
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106175                       # Number of seconds simulated
sim_ticks                                106174652241                       # Number of ticks simulated
final_tick                               633950028786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162902                       # Simulator instruction rate (inst/s)
host_op_rate                                   204540                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1953361                       # Simulator tick rate (ticks/s)
host_mem_usage                               67372480                       # Number of bytes of host memory used
host_seconds                                 54354.85                       # Real time elapsed on the host
sim_insts                                  8854523699                       # Number of instructions simulated
sim_ops                                   11117764359                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1076992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3513216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1747456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1739648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       805760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       805888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       805504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1078016                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11611648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5315968                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5315968                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8414                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        27447                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13652                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13591                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         6295                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         6296                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         6293                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8422                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 90716                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           41531                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                41531                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33089028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16458316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16384777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7589005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7590211                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7586594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        49428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10153233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109363655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        49428                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             368902                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50068146                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50068146                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50068146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33089028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16458316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16384777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7589005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7590211                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7586594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        49428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10153233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              159431801                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20643724                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16890552                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025798                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8655781                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136994                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2136229                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92361                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199171005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115387749                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20643724                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10273223                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24100510                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5503924                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5384256                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12185429                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2027005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232107659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208007149     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1125485      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1786201      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2422129      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2489119      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2104061      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1172543      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1755460      0.76%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11245512      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232107659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081078                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.453184                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197127956                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7444687                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24056275                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        27221                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3451515                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398154                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141619153                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3451515                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197664858                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1461595                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4735838                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23553046                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1240802                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141568707                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          184                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        182514                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       533580                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197564200                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658555681                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658555681                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26018668                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35504                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18641                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3687941                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13266571                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84784                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1759944                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141407034                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134419236                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18422                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15429326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36772681                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1616                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232107659                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579125                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269981                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175157511     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23472352     10.11%     85.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11878481      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8914425      3.84%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7004469      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2834110      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1790241      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       931785      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       124285      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232107659                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25194     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81812     36.63%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116367     52.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113057358     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001714      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12182639      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160663      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134419236                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527930                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223373                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501187925                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156872517                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132392191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134642609                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271623                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2122290                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          536                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94230                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3451515                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1162547                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121530                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141442800                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        22399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13266571                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183833                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18642                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        102397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          536                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182830                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315390                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132552191                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11462506                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1867044                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18622886                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18844182                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160380                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.520598                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132392406                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132392191                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75995708                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204764125                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519969                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371138                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048947                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18393863                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2051304                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228656144                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538140                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.385913                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178136309     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25057154     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9451939      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4503869      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3823899      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2180999      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888947      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       862189      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2750839      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228656144                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048947                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233884                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144281                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2750839                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367347426                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286337203                       # The number of ROB writes
system.switch_cpus0.timesIdled                3022172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22507815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.546155                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.546155                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392749                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392749                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596597807                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184430624                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131275102                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33978                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus1.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18859608                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17018043                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       989717                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7322758                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         6751519                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1042379                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        43797                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    200064571                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118590313                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18859608                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      7793898                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23455721                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3103764                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      13525579                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11481261                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       994444                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    239135137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.581775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.898965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       215679416     90.19%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          837338      0.35%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1710703      0.72%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          723128      0.30%     91.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3900691      1.63%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3473141      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          676986      0.28%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1405478      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10728256      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    239135137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074071                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.465762                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198692149                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     14910311                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23369159                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74751                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2088762                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1655157                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          504                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     139057344                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2811                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2088762                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       198912656                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       13144278                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1042342                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23241546                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       705546                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     138982682                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          217                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        321070                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       246372                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         9236                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    163164917                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    654605750                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    654605750                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    144816505                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        18348387                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16133                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8141                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1705113                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     32802804                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     16595002                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       151881                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       805913                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         138714612                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16183                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133408326                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        73522                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     10630750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     25426494                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           78                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    239135137                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.557878                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.352999                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    191530331     80.09%     80.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14372471      6.01%     86.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11720035      4.90%     91.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5068661      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6378665      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6133676      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3484164      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       275294      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       171840      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    239135137                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         337362     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2605362     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        75720      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     83687581     62.73%     62.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1164398      0.87%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7990      0.01%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     31992125     23.98%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     16556232     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133408326                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.523960                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            3018444                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022626                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    509043755                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    149365010                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132272715                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136426770                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       239713                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1260003                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          513                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3472                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       102181                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        11781                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2088762                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       12691235                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       202050                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    138730877                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1336                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     32802804                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     16595002                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8143                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        133781                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          105                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3472                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       579027                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       581631                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1160658                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132476151                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     31884919                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       932175                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   82                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            48439438                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17359778                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          16554519                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520299                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132276372                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132272715                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71444853                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        140854216                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519500                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507226                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107488159                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126316440                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     12429729                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16105                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1011492                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    237046375                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.532876                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.354954                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    191175887     80.65%     80.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16787554      7.08%     87.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7859667      3.32%     91.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      7753078      3.27%     94.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2121232      0.89%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      8962454      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       673463      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       491978      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1221062      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    237046375                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107488159                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126316440                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              48035620                       # Number of memory references committed
system.switch_cpus1.commit.loads             31542799                       # Number of loads committed
system.switch_cpus1.commit.membars               8040                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16681006                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112325608                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1223604                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1221062                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           374571157                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          279581296                       # The number of ROB writes
system.switch_cpus1.timesIdled                4352666                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15480337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107488159                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126316440                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107488159                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.368777                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.368777                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.422159                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.422159                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654944940                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      153605553                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      165609336                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16080                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus2.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20062822                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16450879                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1966933                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8241523                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7831226                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2058214                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87824                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    191480965                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             114080399                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20062822                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9889440                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25088071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5595505                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      10123055                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11799352                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1952913                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230289205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.605689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.952516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       205201134     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2721395      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3145249      1.37%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1728315      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1984390      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1094700      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          745995      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1944341      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11723686      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230289205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078797                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.448050                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       189915630                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     11717787                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24878336                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       198687                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3578764                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3258699                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18350                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     139259816                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        91023                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3578764                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       190221961                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4231691                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6631049                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24781758                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       843973                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     139174323                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          232                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        216464                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       391344                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    193405426                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    648028885                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    648028885                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165054563                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        28350845                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36305                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20206                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2259187                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13285563                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7241815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       189659                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1607957                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         138961011                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36383                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        131282101                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       185711                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17433245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40381557                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3965                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230289205                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.570075                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.260888                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    174980797     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22242914      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11947279      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8279264      3.60%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7233643      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3699349      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       898328      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       575496      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       432135      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230289205                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          34325     12.14%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        121393     42.95%     55.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       126944     44.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109884241     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2053285      1.56%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16074      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12141229      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7187272      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     131282101                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.515609                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             282662                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002153                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    493321779                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    156431877                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    129094653                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     131564763                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       328830                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2348546                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          831                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1242                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       165119                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8040                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         1146                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3578764                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3741661                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       145528                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    138997517                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        59286                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13285563                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7241815                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20194                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        101935                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1242                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1138031                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1105606                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2243637                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    129341752                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11399317                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1940348                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18584857                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18094146                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7185540                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.507989                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             129096587                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            129094653                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76723894                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        200986652                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.507018                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381736                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96925596                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118915863                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20083062                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32418                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1978130                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    226710441                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524528                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.342842                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    178132872     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22526719      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9442007      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5672767      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3924616      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2537522      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1315957      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1058835      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2099146      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    226710441                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96925596                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118915863                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18013713                       # Number of memory references committed
system.switch_cpus2.commit.loads             10937017                       # Number of loads committed
system.switch_cpus2.commit.membars              16174                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17018775                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107207561                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2419365                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2099146                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           363609570                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          281576689                       # The number of ROB writes
system.switch_cpus2.timesIdled                2937146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               24326269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96925596                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118915863                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96925596                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.626917                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.626917                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.380674                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.380674                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       583445410                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      179163932                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      129964660                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32388                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus3.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20033119                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16425905                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1964196                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8320960                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7825055                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2057423                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88497                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    191313243                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             113869634                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20033119                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9882478                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25049059                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5574319                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      10371180                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11786328                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1950234                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230312015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.950694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       205262956     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2717947      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3142430      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1727242      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1980661      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1097855      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          742381      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1942260      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11698283      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230312015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078680                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.447222                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       189756826                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     11956749                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24840375                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       197846                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3560218                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3253983                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18315                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     139008785                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        91189                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3560218                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       190060642                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4327279                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6777835                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24745229                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       840803                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     138924171                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          225                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        217829                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       388206                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    193078397                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    646833285                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    646833285                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164934987                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        28143405                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36520                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20419                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2242892                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13270922                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7228821                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       190022                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1600868                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         138717726                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36597                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        131131391                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       187053                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17281233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     39902753                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4203                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230312015                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569364                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260182                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    175053595     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22233103      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11941206      5.18%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8263483      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7220562      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3695608      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       897410      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       575705      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       431343      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230312015                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          34643     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        120995     42.79%     55.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       127138     44.96%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    109756714     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2050081      1.56%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16063      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12132191      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7176342      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     131131391                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515017                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282776                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002156                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    493044626                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    156036795                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128946760                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     131414167                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       331266                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2341835                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          800                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1243                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       157294                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8030                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1209                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3560218                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3847079                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       146293                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    138754444                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        58123                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13270922                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7228821                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20416                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        102055                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1243                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1138949                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1102138                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2241087                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    129193630                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11392947                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1937761                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  121                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18567832                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18079397                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7174885                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507407                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128948805                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128946760                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76641030                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        200713148                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506437                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381844                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96855205                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118829699                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19926020                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32394                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1975488                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    226751797                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524052                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342298                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    178207261     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22512415      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9434677      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5671029      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3920900      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2535366      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1314564      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1057651      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2097934      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    226751797                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96855205                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118829699                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18000614                       # Number of memory references committed
system.switch_cpus3.commit.loads             10929087                       # Number of loads committed
system.switch_cpus3.commit.membars              16162                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17006512                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107129855                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2417630                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2097934                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           363408932                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          281071733                       # The number of ROB writes
system.switch_cpus3.timesIdled                2933665                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               24303459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96855205                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118829699                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96855205                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.628826                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.628826                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380398                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380398                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       582789996                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      178965482                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      129738968                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32364                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus4.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        22797560                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     18985234                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2075346                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8993645                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8360973                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2456134                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        96769                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    198586322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             125090934                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           22797560                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10817107                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             26083533                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5759991                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       9869556                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12329340                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1983435                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    238205314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.016384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       212121781     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1598942      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2029115      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3218217      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1340089      0.56%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1729294      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         2021886      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          921252      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        13224738      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    238205314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089537                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491294                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       197421838                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     11146321                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25959549                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        12142                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3665457                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3465291                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          446                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     152870582                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2126                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3665457                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       197621160                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         634705                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      9957082                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         25772565                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       554339                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     151926432                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          145                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         80293                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       386935                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    212251840                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    706572688                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    706572688                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    177787005                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        34464829                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37538                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19905                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1952626                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     14203016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7435811                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        82906                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1683492                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         148352315                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37669                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        142406272                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       139360                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17877848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     36251383                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         2105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    238205314                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.597830                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.319696                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    177846726     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     27547315     11.56%     86.23% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11249752      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      6302375      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8543136      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2626084      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2588982      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1392080      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       108864      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    238205314                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         981290     79.19%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        130842     10.56%     89.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       126975     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    119976292     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1947991      1.37%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17632      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     13051694      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7412663      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     142406272                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.559299                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1239107                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008701                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    524396325                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    166268516                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    138705278                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     143645379                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       105085                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2647604                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          685                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        92882                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3665457                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         483342                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        61578                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    148389991                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       115568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     14203016                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7435811                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19906                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         53867                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           67                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          685                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1235976                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1155830                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2391806                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    139927792                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     12838480                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2478480                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            20250694                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19788787                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7412214                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549565                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             138705549                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            138705278                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         83115658                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        223276833                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.544764                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372254                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    103433037                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    127453898                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20936709                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        35564                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2093151                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    234539857                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.543421                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.363318                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    180591013     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     27339413     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9927532      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4949305      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4523072      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1902285      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1877125      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       895853      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2534259      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    234539857                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    103433037                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     127453898                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18898337                       # Number of memory references committed
system.switch_cpus4.commit.loads             11555408                       # Number of loads committed
system.switch_cpus4.commit.membars              17742                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          18474380                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        114749861                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2631950                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2534259                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           380395490                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          300446690                       # The number of ROB writes
system.switch_cpus4.timesIdled                3010268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               16410160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          103433037                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            127453898                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    103433037                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.461646                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.461646                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.406232                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.406232                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       629656363                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      193843725                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      141417771                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         35534                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus5.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        22803001                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     18989955                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2077338                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9005882                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8364495                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2456665                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        96752                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    198685564                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             125119203                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           22803001                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10821160                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             26090881                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5764197                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       9739017                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12336494                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1986084                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    238183592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.645433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.016646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       212092711     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1599665      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2030703      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3219092      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1340012      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1730615      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         2022810      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          920580      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13227404      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    238183592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089559                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491405                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       197521541                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     11014609                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         25967660                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        12091                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3667684                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3466005                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          446                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     152909765                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3667684                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       197720195                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         635361                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      9826034                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         25781313                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       552999                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     151971449                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         80133                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       385642                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    212315441                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    706791699                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    706791699                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    177833819                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        34481610                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        37487                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19849                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1947213                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     14206764                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7436976                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        83003                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1677917                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         148392699                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        37616                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        142444424                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       139411                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17887096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     36265008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         2044                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    238183592                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.598045                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.319938                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    177811770     74.65%     74.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     27553691     11.57%     86.22% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11250461      4.72%     90.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      6302305      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8547081      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2625531      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2591347      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1392413      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       108993      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    238183592                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         982688     79.23%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        130550     10.53%     89.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       127063     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    120010622     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1947998      1.37%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        17637      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     13054410      9.16%     94.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7413757      5.20%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     142444424                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.559449                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1240301                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008707                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    524452152                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    166318089                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    138741796                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     143684725                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       104929                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2648283                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        92085                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3667684                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         483921                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        61716                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    148430320                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       114511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     14206764                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7436976                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19850                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         53992                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           59                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          679                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1237683                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1155641                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2393324                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    139963954                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     12840797                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2480470                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            20254113                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19793620                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7413316                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.549707                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             138742074                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            138741796                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         83132226                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        223331392                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.544907                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372237                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    103460291                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    127487570                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20943343                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        35572                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2095138                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    234515908                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.543620                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.363553                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    180554928     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     27345171     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9929488      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4948183      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4526162      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1903706      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1877374      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       895716      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2535180      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    234515908                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    103460291                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     127487570                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18903372                       # Number of memory references committed
system.switch_cpus5.commit.loads             11558481                       # Number of loads committed
system.switch_cpus5.commit.membars              17746                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          18479286                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        114780178                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2632658                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2535180                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           380410926                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          300529525                       # The number of ROB writes
system.switch_cpus5.timesIdled                3013081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               16431882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          103460291                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            127487570                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    103460291                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.460997                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.460997                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.406339                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.406339                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       629823886                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      193893919                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      141449091                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         35542                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus6.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22809856                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     18990835                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2074084                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8950453                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8360271                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2456001                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        96781                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    198607134                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             125158605                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22809856                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10816272                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             26092263                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5759836                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       9841492                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12329917                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1982030                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    238207907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.016968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       212115644     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1600606      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2019821      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3218665      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1343171      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1732019      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         2021857      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          924569      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13231555      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    238207907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089586                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491559                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       197443065                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     11117696                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25968500                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        12063                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3666576                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3471875                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          442                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     152957557                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2445                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3666576                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       197641896                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         634258                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      9929575                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25782021                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       553575                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     152014726                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          141                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         80031                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       386769                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    212346655                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    706948804                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    706948804                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    177842234                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        34504371                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        37546                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19908                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1947763                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     14213651                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7442486                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        82543                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1683519                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         148433597                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        37678                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        142466404                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       142048                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17896364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     36342893                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         2105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    238207907                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.598076                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319951                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    177832852     74.65%     74.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     27544863     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11257844      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      6303432      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8549430      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2629722      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2587778      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1393329      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       108657      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    238207907                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         981950     79.15%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        131662     10.61%     89.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       127032     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    120025160     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1948516      1.37%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        17637      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     13056030      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7419061      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     142466404                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.559536                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1240644                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008708                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    524523407                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    166368313                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    138766255                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     143707048                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       104590                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2654602                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          677                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        97263                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3666576                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         483223                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        61209                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    148471278                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       114975                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     14213651                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7442486                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19909                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         53469                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          677                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1232358                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1157664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2390022                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139989512                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     12843075                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2476892                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            20261695                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19800445                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7418620                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549808                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             138766542                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            138766255                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         83139499                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        223333357                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.545003                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372266                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    103465149                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    127493598                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20978154                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        35572                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2091896                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    234541331                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543587                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.363567                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    180579353     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     27345212     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9929764      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4949928      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4524673      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1902419      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1877892      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       895785      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2536305      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    234541331                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    103465149                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     127493598                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18904247                       # Number of memory references committed
system.switch_cpus6.commit.loads             11559036                       # Number of loads committed
system.switch_cpus6.commit.membars              17746                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          18480182                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        114785596                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2632787                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2536305                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           380476063                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          300610157                       # The number of ROB writes
system.switch_cpus6.timesIdled                3008836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16407567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          103465149                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            127493598                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    103465149                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.460882                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.460882                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.406358                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.406358                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       629918444                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      193910138                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      141494850                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         35542                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus7.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20655178                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16900928                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2025817                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8693672                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8145569                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2137390                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        92427                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    199229106                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             115444092                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20655178                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10282959                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24114723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5504047                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5390805                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12189345                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2026922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    232186618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       208071895     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1126752      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1789188      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2422053      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2491169      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2104322      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1178504      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1753393      0.76%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11249342      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    232186618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081123                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.453406                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       197185026                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7452234                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24070271                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        27472                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3451610                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3398968                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     141688227                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1961                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3451610                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       197724730                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1468131                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4732989                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23564268                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1244885                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     141635593                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          182                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        183445                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       535003                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    197646504                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    658872280                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    658872280                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    171616192                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26030309                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35611                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18739                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3693079                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13273187                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7186756                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        84694                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1689435                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         141471449                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35733                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        134476574                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18391                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15448182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36804807                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1708                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    232186618                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579175                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270429                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    175271148     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     23413693     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11859270      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8935164      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7024290      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2837439      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1788793      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       932832      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       123989      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    232186618                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          25261     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         81875     36.63%     47.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       116362     52.06%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    113106577     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2001921      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16869      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12187475      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7163732      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     134476574                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528156                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             223498                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    501381655                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    156955900                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    132450896                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     134700072                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       272766                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2124320                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          537                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        94219                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3451610                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1169176                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       121277                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    141507324                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        31473                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13273187                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7186756                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18742                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        102141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          537                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1183066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1132691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2315757                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    132611499                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11466976                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1865075                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18630426                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18850466                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7163450                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.520830                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             132451140                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            132450896                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         76030282                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        204867671                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520200                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371119                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    100041253                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    123099651                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18407684                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34025                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2051331                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    228735008                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538176                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386821                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    178243348     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     25019708     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9459943      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4506381      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3796326      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2179786      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1909428      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       860592      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2759496      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    228735008                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    100041253                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     123099651                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18241402                       # Number of memory references committed
system.switch_cpus7.commit.loads             11148865                       # Number of loads committed
system.switch_cpus7.commit.membars              16974                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17751177                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        110911285                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2534878                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2759496                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           367482158                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          286466339                       # The number of ROB writes
system.switch_cpus7.timesIdled                3022475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               22428856                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          100041253                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            123099651                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    100041253                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.545105                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.545105                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392911                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392911                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       596869418                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      184511201                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      131337368                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         33996                       # number of misc regfile writes
system.l20.replacements                          8455                       # number of replacements
system.l20.tagsinuse                      4095.359070                       # Cycle average of tags in use
system.l20.total_refs                          304346                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12551                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.248745                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.588107                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.826918                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2482.727080                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1522.216965                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002887                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.606135                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.371635                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        32300                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32302                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10010                       # number of Writeback hits
system.l20.Writeback_hits::total                10010                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          155                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  155                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        32455                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32457                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        32455                       # number of overall hits
system.l20.overall_hits::total                  32457                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8415                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8454                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8415                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8454                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8415                       # number of overall misses
system.l20.overall_misses::total                 8454                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35440380                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3822358450                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3857798830                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35440380                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3822358450                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3857798830                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35440380                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3822358450                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3857798830                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        40715                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              40756                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10010                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10010                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          155                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              155                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        40870                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               40911                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        40870                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              40911                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.206681                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.207430                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.205897                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.206644                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.205897                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.206644                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 908727.692308                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 454231.544860                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 456328.226875                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 908727.692308                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 454231.544860                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 456328.226875                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 908727.692308                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 454231.544860                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 456328.226875                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4448                       # number of writebacks
system.l20.writebacks::total                     4448                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8414                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8453                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8414                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8453                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8414                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8453                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     32639187                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3217360382                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3249999569                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     32639187                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3217360382                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3249999569                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     32639187                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3217360382                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3249999569                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.206656                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.207405                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.206619                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.206619                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 836902.230769                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 382381.790112                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 384478.832249                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 836902.230769                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 382381.790112                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 384478.832249                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 836902.230769                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 382381.790112                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 384478.832249                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         27486                       # number of replacements
system.l21.tagsinuse                      4095.910371                       # Cycle average of tags in use
system.l21.total_refs                          389856                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31582                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.344247                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.063740                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.374651                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3343.419293                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           738.052687                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002457                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001068                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.816264                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.180189                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        50213                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  50214                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20479                       # number of Writeback hits
system.l21.Writeback_hits::total                20479                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           76                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   76                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        50289                       # number of demand (read+write) hits
system.l21.demand_hits::total                   50290                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        50289                       # number of overall hits
system.l21.overall_hits::total                  50290                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        27447                       # number of ReadReq misses
system.l21.ReadReq_misses::total                27486                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        27447                       # number of demand (read+write) misses
system.l21.demand_misses::total                 27486                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        27447                       # number of overall misses
system.l21.overall_misses::total                27486                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     36620888                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  14756359926                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    14792980814                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     36620888                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  14756359926                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     14792980814                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     36620888                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  14756359926                       # number of overall miss cycles
system.l21.overall_miss_latency::total    14792980814                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77660                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77700                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20479                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20479                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           76                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               76                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77736                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77776                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77736                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77776                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.353425                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.353745                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.353080                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.353400                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.353080                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.353400                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 938997.128205                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 537631.068095                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 538200.568071                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 938997.128205                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 537631.068095                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 538200.568071                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 938997.128205                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 537631.068095                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 538200.568071                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5025                       # number of writebacks
system.l21.writebacks::total                     5025                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        27447                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           27486                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        27447                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            27486                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        27447                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           27486                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     33807336                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  12783653737                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  12817461073                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     33807336                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  12783653737                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  12817461073                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     33807336                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  12783653737                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  12817461073                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.353425                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.353745                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.353080                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.353400                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.353080                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.353400                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 866854.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 465757.778154                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 466326.896347                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 866854.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 465757.778154                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 466326.896347                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 866854.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 465757.778154                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 466326.896347                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         13694                       # number of replacements
system.l22.tagsinuse                      4095.452541                       # Cycle average of tags in use
system.l22.total_refs                          404506                       # Total number of references to valid blocks.
system.l22.sampled_refs                         17790                       # Sample count of references to valid blocks.
system.l22.avg_refs                         22.737830                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           84.073855                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.718254                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2789.199209                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1213.461223                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020526                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002128                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.680957                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.296255                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        40599                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40600                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           23033                       # number of Writeback hits
system.l22.Writeback_hits::total                23033                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          150                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        40749                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40750                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        40749                       # number of overall hits
system.l22.overall_hits::total                  40750                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        13644                       # number of ReadReq misses
system.l22.ReadReq_misses::total                13683                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            8                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        13652                       # number of demand (read+write) misses
system.l22.demand_misses::total                 13691                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        13652                       # number of overall misses
system.l22.overall_misses::total                13691                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     31873026                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6778519821                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6810392847                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      4671718                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      4671718                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     31873026                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6783191539                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6815064565                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     31873026                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6783191539                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6815064565                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        54243                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              54283                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        23033                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            23033                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          158                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              158                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        54401                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               54441                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        54401                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              54441                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.251535                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.252068                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.050633                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.050633                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.250951                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.251483                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.250951                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.251483                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 817257.076923                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 496813.238127                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 497726.583863                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 583964.750000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 583964.750000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 817257.076923                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 496864.308453                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 497776.975020                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 817257.076923                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 496864.308453                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 497776.975020                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                8252                       # number of writebacks
system.l22.writebacks::total                     8252                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        13644                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           13683                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            8                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        13652                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            13691                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        13652                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           13691                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     29072127                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5798563973                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5827636100                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      4097318                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      4097318                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     29072127                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5802661291                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5831733418                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     29072127                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5802661291                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5831733418                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.251535                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.252068                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.050633                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.050633                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.250951                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.251483                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.250951                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.251483                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 745439.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 424990.030270                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 425903.391069                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 512164.750000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 512164.750000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 745439.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 425041.114196                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 425953.795778                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 745439.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 425041.114196                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 425953.795778                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         13631                       # number of replacements
system.l23.tagsinuse                      4095.452488                       # Cycle average of tags in use
system.l23.total_refs                          404507                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17727                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.818695                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           84.121918                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.105059                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2782.677612                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1220.547899                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020538                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001979                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.679365                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.297985                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        40639                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40640                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           22995                       # number of Writeback hits
system.l23.Writeback_hits::total                22995                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          150                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        40789                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40790                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        40789                       # number of overall hits
system.l23.overall_hits::total                  40790                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        13582                       # number of ReadReq misses
system.l23.ReadReq_misses::total                13619                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            9                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  9                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        13591                       # number of demand (read+write) misses
system.l23.demand_misses::total                 13628                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        13591                       # number of overall misses
system.l23.overall_misses::total                13628                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35859569                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6853180353                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6889039922                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      4965712                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      4965712                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35859569                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6858146065                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6894005634                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35859569                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6858146065                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6894005634                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        54221                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              54259                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        22995                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            22995                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          159                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              159                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        54380                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               54418                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        54380                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              54418                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.250493                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.251000                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.056604                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.056604                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.249926                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.250432                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.249926                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.250432                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 969177.540541                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 504578.144088                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 505840.364344                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 551745.777778                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 551745.777778                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 969177.540541                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 504609.378633                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 505870.680511                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 969177.540541                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 504609.378633                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 505870.680511                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8253                       # number of writebacks
system.l23.writebacks::total                     8253                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        13582                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           13619                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            9                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             9                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        13591                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            13628                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        13591                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           13628                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     33200080                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5877144522                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5910344602                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      4318263                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      4318263                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     33200080                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5881462785                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5914662865                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     33200080                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5881462785                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5914662865                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.250493                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.251000                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.056604                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.056604                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.249926                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.250432                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.249926                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.250432                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 897299.459459                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 432715.691503                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 433977.869300                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       479807                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       479807                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 897299.459459                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 432746.875506                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 434008.135090                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 897299.459459                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 432746.875506                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 434008.135090                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          6332                       # number of replacements
system.l24.tagsinuse                      4095.199149                       # Cycle average of tags in use
system.l24.total_refs                          289405                       # Total number of references to valid blocks.
system.l24.sampled_refs                         10428                       # Sample count of references to valid blocks.
system.l24.avg_refs                         27.752685                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          121.111242                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    18.103187                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2249.069634                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1706.915085                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029568                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.004420                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.549089                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.416727                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999804                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        29947                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  29949                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            9533                       # number of Writeback hits
system.l24.Writeback_hits::total                 9533                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          207                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  207                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        30154                       # number of demand (read+write) hits
system.l24.demand_hits::total                   30156                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        30154                       # number of overall hits
system.l24.overall_hits::total                  30156                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         6295                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 6332                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         6295                       # number of demand (read+write) misses
system.l24.demand_misses::total                  6332                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         6295                       # number of overall misses
system.l24.overall_misses::total                 6332                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     43062248                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   2897604639                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     2940666887                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     43062248                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   2897604639                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      2940666887                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     43062248                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   2897604639                       # number of overall miss cycles
system.l24.overall_miss_latency::total     2940666887                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        36242                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              36281                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         9533                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             9533                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          207                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              207                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        36449                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               36488                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        36449                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              36488                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.173694                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.174527                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.172707                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.173537                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.172707                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.173537                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1163844.540541                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 460302.563781                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 464413.595546                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1163844.540541                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 460302.563781                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 464413.595546                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1163844.540541                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 460302.563781                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 464413.595546                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                3701                       # number of writebacks
system.l24.writebacks::total                     3701                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         6295                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            6332                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         6295                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             6332                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         6295                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            6332                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     40405648                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   2445381395                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   2485787043                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     40405648                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   2445381395                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   2485787043                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     40405648                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   2445381395                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   2485787043                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.173694                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.174527                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.172707                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.173537                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.172707                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.173537                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1092044.540541                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 388464.081811                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 392575.338440                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1092044.540541                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 388464.081811                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 392575.338440                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1092044.540541                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 388464.081811                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 392575.338440                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          6333                       # number of replacements
system.l25.tagsinuse                      4095.200926                       # Cycle average of tags in use
system.l25.total_refs                          289391                       # Total number of references to valid blocks.
system.l25.sampled_refs                         10429                       # Sample count of references to valid blocks.
system.l25.avg_refs                         27.748682                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          121.113150                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    18.099229                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2249.176937                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1706.811609                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029569                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004419                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.549115                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.416702                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999805                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        29941                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  29943                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            9525                       # number of Writeback hits
system.l25.Writeback_hits::total                 9525                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          206                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  206                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        30147                       # number of demand (read+write) hits
system.l25.demand_hits::total                   30149                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        30147                       # number of overall hits
system.l25.overall_hits::total                  30149                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         6296                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 6333                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         6296                       # number of demand (read+write) misses
system.l25.demand_misses::total                  6333                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         6296                       # number of overall misses
system.l25.overall_misses::total                 6333                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     45240833                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   2830641798                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     2875882631                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     45240833                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   2830641798                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      2875882631                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     45240833                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   2830641798                       # number of overall miss cycles
system.l25.overall_miss_latency::total     2875882631                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        36237                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              36276                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         9525                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             9525                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          206                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              206                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        36443                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               36482                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        36443                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              36482                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.173745                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.174578                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.172763                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.173592                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.172763                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.173592                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1222725.216216                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 449593.678208                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 454110.631770                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1222725.216216                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 449593.678208                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 454110.631770                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1222725.216216                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 449593.678208                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 454110.631770                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                3701                       # number of writebacks
system.l25.writebacks::total                     3701                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         6296                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            6333                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         6296                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             6333                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         6296                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            6333                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     42584233                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   2378404089                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   2420988322                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     42584233                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   2378404089                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   2420988322                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     42584233                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   2378404089                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   2420988322                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.173745                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.174578                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.172763                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.173592                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.172763                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.173592                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1150925.216216                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 377764.308926                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 382281.434075                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1150925.216216                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 377764.308926                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 382281.434075                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1150925.216216                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 377764.308926                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 382281.434075                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          6330                       # number of replacements
system.l26.tagsinuse                      4095.188369                       # Cycle average of tags in use
system.l26.total_refs                          289424                       # Total number of references to valid blocks.
system.l26.sampled_refs                         10426                       # Sample count of references to valid blocks.
system.l26.avg_refs                         27.759831                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          121.104296                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    18.467105                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2247.526453                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1708.090515                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029566                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.004509                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.548713                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.417014                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999802                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        29962                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  29964                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            9537                       # number of Writeback hits
system.l26.Writeback_hits::total                 9537                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          207                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  207                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        30169                       # number of demand (read+write) hits
system.l26.demand_hits::total                   30171                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        30169                       # number of overall hits
system.l26.overall_hits::total                  30171                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         6294                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 6331                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         6294                       # number of demand (read+write) misses
system.l26.demand_misses::total                  6331                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         6294                       # number of overall misses
system.l26.overall_misses::total                 6331                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     42279545                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   2889461100                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     2931740645                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     42279545                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   2889461100                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      2931740645                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     42279545                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   2889461100                       # number of overall miss cycles
system.l26.overall_miss_latency::total     2931740645                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        36256                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              36295                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         9537                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             9537                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          207                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              207                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        36463                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               36502                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        36463                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              36502                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.173599                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.174432                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.172613                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.173443                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.172613                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.173443                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1142690.405405                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 459081.839847                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 463077.024957                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1142690.405405                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 459081.839847                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 463077.024957                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1142690.405405                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 459081.839847                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 463077.024957                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                3701                       # number of writebacks
system.l26.writebacks::total                     3701                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         6294                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            6331                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         6294                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             6331                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         6294                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            6331                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     39621451                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   2437296257                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   2476917708                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     39621451                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   2437296257                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   2476917708                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     39621451                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   2437296257                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   2476917708                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.173599                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.174432                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.172613                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.173443                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.172613                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.173443                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1070850.027027                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 387241.222911                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 391236.409414                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1070850.027027                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 387241.222911                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 391236.409414                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1070850.027027                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 387241.222911                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 391236.409414                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          8465                       # number of replacements
system.l27.tagsinuse                      4095.370364                       # Cycle average of tags in use
system.l27.total_refs                          304367                       # Total number of references to valid blocks.
system.l27.sampled_refs                         12561                       # Sample count of references to valid blocks.
system.l27.avg_refs                         24.231112                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.597427                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.487942                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2484.392136                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1519.892859                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019189                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003049                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.606541                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.371068                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        32319                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  32321                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           10012                       # number of Writeback hits
system.l27.Writeback_hits::total                10012                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          153                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  153                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        32472                       # number of demand (read+write) hits
system.l27.demand_hits::total                   32474                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        32472                       # number of overall hits
system.l27.overall_hits::total                  32474                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         8423                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 8464                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         8423                       # number of demand (read+write) misses
system.l27.demand_misses::total                  8464                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         8423                       # number of overall misses
system.l27.overall_misses::total                 8464                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     35288450                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3794242615                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3829531065                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     35288450                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3794242615                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3829531065                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     35288450                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3794242615                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3829531065                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        40742                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              40785                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        10012                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            10012                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          153                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              153                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        40895                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               40938                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        40895                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              40938                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.206740                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.207527                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.205966                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.206752                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.205966                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.206752                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 860693.902439                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 450462.141161                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 452449.322424                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 860693.902439                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 450462.141161                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 452449.322424                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 860693.902439                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 450462.141161                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 452449.322424                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4450                       # number of writebacks
system.l27.writebacks::total                     4450                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         8422                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            8463                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         8422                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             8463                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         8422                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            8463                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     32343664                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   3188582475                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   3220926139                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     32343664                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   3188582475                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   3220926139                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     32343664                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   3188582475                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   3220926139                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206715                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.207503                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.205942                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.206727                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.205942                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.206727                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 788869.853659                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 378601.576229                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 380589.169207                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 788869.853659                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 378601.576229                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 380589.169207                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 788869.853659                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 378601.576229                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 380589.169207                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.945293                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012193473                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1961615.257752                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.945293                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064015                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825233                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12185377                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12185377                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12185377                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12185377                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12185377                       # number of overall hits
system.cpu0.icache.overall_hits::total       12185377                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     44474445                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44474445                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     44474445                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44474445                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     44474445                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44474445                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12185429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12185429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12185429                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12185429                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12185429                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12185429                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 855277.788462                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 855277.788462                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 855277.788462                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 855277.788462                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 855277.788462                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 855277.788462                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35964609                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35964609                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35964609                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35964609                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35964609                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35964609                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 877185.585366                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 877185.585366                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 877185.585366                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 877185.585366                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 877185.585366                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 877185.585366                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40870                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166568646                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41126                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4050.202937                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.149221                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.850779                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910739                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089261                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8382705                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8382705                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056044                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16989                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15438749                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15438749                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15438749                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15438749                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130792                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130792                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          918                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131710                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131710                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131710                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131710                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24348238050                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24348238050                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     77432677                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     77432677                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24425670727                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24425670727                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24425670727                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24425670727                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186159.994877                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186159.994877                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84349.321351                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84349.321351                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185450.388938                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185450.388938                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185450.388938                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185450.388938                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10010                       # number of writebacks
system.cpu0.dcache.writebacks::total            10010                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90077                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90077                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90840                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90840                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90840                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90840                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40870                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40870                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5997248019                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5997248019                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6007239682                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6007239682                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6007239682                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6007239682                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147298.244357                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 147298.244357                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 146984.088133                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 146984.088133                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 146984.088133                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 146984.088133                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               580.465579                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1042437966                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1788058.260720                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.459303                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   542.006276                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061633                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.868600                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.930233                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11481201                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11481201                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11481201                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11481201                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11481201                       # number of overall hits
system.cpu1.icache.overall_hits::total       11481201                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total           60                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     49689038                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     49689038                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     49689038                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     49689038                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     49689038                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     49689038                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11481261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11481261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11481261                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11481261                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11481261                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11481261                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 828150.633333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 828150.633333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 828150.633333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 828150.633333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 828150.633333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 828150.633333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           20                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           20                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     37028551                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37028551                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     37028551                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37028551                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     37028551                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37028551                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 925713.775000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 925713.775000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 925713.775000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 925713.775000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 925713.775000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 925713.775000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77736                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               448716259                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 77992                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5753.362640                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.896738                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.103262                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437097                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562903                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     30085453                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       30085453                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     16476236                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      16476236                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8054                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8054                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8040                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8040                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     46561689                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        46561689                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     46561689                       # number of overall hits
system.cpu1.dcache.overall_hits::total       46561689                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       279890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       279890                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          270                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          270                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       280160                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        280160                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       280160                       # number of overall misses
system.cpu1.dcache.overall_misses::total       280160                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  71654105919                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  71654105919                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     25115970                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     25115970                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  71679221889                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  71679221889                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  71679221889                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  71679221889                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     30365343                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     30365343                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     16476506                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     16476506                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8040                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8040                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     46841849                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46841849                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     46841849                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46841849                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009217                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009217                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000016                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005981                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005981                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005981                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005981                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 256008.095748                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 256008.095748                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 93022.111111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93022.111111                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 255851.020449                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 255851.020449                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 255851.020449                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 255851.020449                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20479                       # number of writebacks
system.cpu1.dcache.writebacks::total            20479                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       202230                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       202230                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          194                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          194                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       202424                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       202424                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       202424                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       202424                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77660                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77660                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           76                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77736                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77736                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77736                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77736                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  18422630386                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18422630386                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5143451                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5143451                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  18427773837                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18427773837                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  18427773837                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18427773837                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001660                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001660                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001660                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001660                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 237221.611975                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 237221.611975                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67676.986842                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67676.986842                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 237055.853620                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 237055.853620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 237055.853620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 237055.853620                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               519.181574                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013123449                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1940849.519157                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.045883                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   481.135690                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060971                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.771051                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.832022                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11799298                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11799298                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11799298                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11799298                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11799298                       # number of overall hits
system.cpu2.icache.overall_hits::total       11799298                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     48501757                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     48501757                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     48501757                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     48501757                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     48501757                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     48501757                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11799352                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11799352                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11799352                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11799352                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11799352                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11799352                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 898180.685185                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 898180.685185                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 898180.685185                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 898180.685185                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 898180.685185                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 898180.685185                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     32284760                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     32284760                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     32284760                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     32284760                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     32284760                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     32284760                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       807119                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       807119                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       807119                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       807119                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       807119                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       807119                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 54401                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172382095                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54657                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3153.888706                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.957142                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.042858                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.913895                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.086105                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8324105                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8324105                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7036514                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7036514                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17242                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17242                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16194                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15360619                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15360619                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15360619                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15360619                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       185311                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       185311                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         5472                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5472                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       190783                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        190783                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       190783                       # number of overall misses
system.cpu2.dcache.overall_misses::total       190783                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  43149655986                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43149655986                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   2114802134                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2114802134                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  45264458120                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  45264458120                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  45264458120                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  45264458120                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8509416                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8509416                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7041986                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7041986                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16194                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16194                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15551402                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15551402                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15551402                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15551402                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021777                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021777                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000777                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000777                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012268                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012268                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012268                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012268                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 232849.944072                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 232849.944072                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 386476.998173                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 386476.998173                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 237256.244634                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 237256.244634                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 237256.244634                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 237256.244634                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets     13050357                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             86                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 151748.337209                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23033                       # number of writebacks
system.cpu2.dcache.writebacks::total            23033                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       131068                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       131068                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         5314                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5314                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       136382                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       136382                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       136382                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       136382                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        54243                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        54243                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        54401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        54401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        54401                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        54401                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9558182316                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9558182316                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     14477805                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     14477805                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9572660121                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9572660121                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9572660121                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9572660121                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003498                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003498                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003498                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003498                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 176210.429290                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 176210.429290                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 91631.677215                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 91631.677215                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 175964.782283                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 175964.782283                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 175964.782283                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 175964.782283                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               519.125733                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1013110427                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1948289.282692                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.125733                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.059496                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.831932                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11786276                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11786276                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11786276                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11786276                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11786276                       # number of overall hits
system.cpu3.icache.overall_hits::total       11786276                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     54967217                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     54967217                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     54967217                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     54967217                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     54967217                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     54967217                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11786328                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11786328                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11786328                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11786328                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11786328                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11786328                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1057061.865385                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1057061.865385                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1057061.865385                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1057061.865385                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1057061.865385                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1057061.865385                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     36255418                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36255418                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     36255418                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36255418                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     36255418                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36255418                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 954089.947368                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 954089.947368                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 954089.947368                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 954089.947368                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 954089.947368                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 954089.947368                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 54380                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172368882                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 54636                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3154.859104                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.956544                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.043456                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913893                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086107                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8315877                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8315877                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7031398                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7031398                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17385                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17385                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16182                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16182                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15347275                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15347275                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15347275                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15347275                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       186349                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       186349                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5447                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5447                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       191796                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        191796                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       191796                       # number of overall misses
system.cpu3.dcache.overall_misses::total       191796                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  43906942937                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  43906942937                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2086155581                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2086155581                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  45993098518                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  45993098518                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  45993098518                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  45993098518                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8502226                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8502226                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7036845                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7036845                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16182                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16182                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15539071                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15539071                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15539071                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15539071                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021918                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021918                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000774                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000774                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012343                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012343                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012343                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012343                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 235616.734927                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 235616.734927                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 382991.661649                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 382991.661649                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 239802.177929                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 239802.177929                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 239802.177929                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 239802.177929                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     13773374                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             85                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 162039.694118                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22995                       # number of writebacks
system.cpu3.dcache.writebacks::total            22995                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       132128                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       132128                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5288                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5288                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       137416                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       137416                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       137416                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       137416                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        54221                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        54221                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          159                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        54380                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        54380                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        54380                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        54380                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9634934329                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9634934329                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     14770657                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     14770657                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9649704986                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9649704986                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9649704986                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9649704986                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006377                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006377                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003500                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003500                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003500                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003500                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 177697.466461                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 177697.466461                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 92897.213836                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 92897.213836                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 177449.521626                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 177449.521626                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 177449.521626                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 177449.521626                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               493.376726                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1015428724                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2055523.732794                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.376726                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061501                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.790668                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12329284                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12329284                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12329284                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12329284                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12329284                       # number of overall hits
system.cpu4.icache.overall_hits::total       12329284                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           56                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           56                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           56                       # number of overall misses
system.cpu4.icache.overall_misses::total           56                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     69642293                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     69642293                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     69642293                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     69642293                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     69642293                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     69642293                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12329340                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12329340                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12329340                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12329340                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12329340                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12329340                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1243612.375000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1243612.375000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1243612.375000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1243612.375000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1243612.375000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1243612.375000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           17                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           17                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     43499572                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     43499572                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     43499572                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     43499572                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     43499572                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     43499572                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1115373.641026                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1115373.641026                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1115373.641026                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1115373.641026                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1115373.641026                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1115373.641026                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 36449                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               164408203                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 36705                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4479.177306                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.439799                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.560201                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.911874                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.088126                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9829772                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9829772                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7304956                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7304956                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19627                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19627                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17767                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17767                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17134728                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17134728                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17134728                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17134728                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        93728                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        93728                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2079                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2079                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        95807                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         95807                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        95807                       # number of overall misses
system.cpu4.dcache.overall_misses::total        95807                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  12867465473                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  12867465473                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    134166992                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    134166992                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  13001632465                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  13001632465                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  13001632465                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  13001632465                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9923500                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9923500                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7307035                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7307035                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17767                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17767                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     17230535                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     17230535                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     17230535                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     17230535                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009445                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009445                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000285                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000285                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005560                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005560                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005560                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005560                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 137285.181301                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 137285.181301                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 64534.387686                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 64534.387686                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 135706.498116                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 135706.498116                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 135706.498116                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 135706.498116                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets        13489                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets  6744.500000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9533                       # number of writebacks
system.cpu4.dcache.writebacks::total             9533                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        57486                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        57486                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         1872                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1872                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        59358                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        59358                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        59358                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        59358                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        36242                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        36242                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          207                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          207                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        36449                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        36449                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        36449                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        36449                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   4898374016                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   4898374016                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     15119847                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     15119847                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   4913493863                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4913493863                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   4913493863                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4913493863                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002115                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002115                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 135157.386899                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 135157.386899                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 73042.739130                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 73042.739130                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 134804.627370                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 134804.627370                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 134804.627370                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 134804.627370                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               493.377068                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1015435879                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2055538.216599                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.377068                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.061502                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.790668                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12336439                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12336439                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12336439                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12336439                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12336439                       # number of overall hits
system.cpu5.icache.overall_hits::total       12336439                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     70888287                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     70888287                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     70888287                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     70888287                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     70888287                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     70888287                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12336494                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12336494                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12336494                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12336494                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12336494                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12336494                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1288877.945455                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1288877.945455                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1288877.945455                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1288877.945455                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1288877.945455                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1288877.945455                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           16                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           16                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     45679266                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     45679266                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     45679266                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     45679266                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     45679266                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     45679266                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1171263.230769                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1171263.230769                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1171263.230769                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1171263.230769                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1171263.230769                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1171263.230769                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 36443                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               164411908                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 36699                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4480.010572                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.440187                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.559813                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911876                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088124                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9831597                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9831597                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7306888                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7306888                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19571                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19571                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        17771                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17771                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17138485                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17138485                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17138485                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17138485                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        93676                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        93676                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2100                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2100                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        95776                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         95776                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        95776                       # number of overall misses
system.cpu5.dcache.overall_misses::total        95776                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  12730633117                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  12730633117                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    134662052                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    134662052                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  12865295169                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  12865295169                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  12865295169                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  12865295169                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9925273                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9925273                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7308988                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7308988                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17771                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17771                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     17234261                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17234261                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     17234261                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     17234261                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009438                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009438                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000287                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000287                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005557                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005557                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005557                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005557                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 135900.690860                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 135900.690860                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 64124.786667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 64124.786667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 134326.920826                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 134326.920826                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 134326.920826                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 134326.920826                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        27807                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets         9269                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9525                       # number of writebacks
system.cpu5.dcache.writebacks::total             9525                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        57439                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        57439                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1894                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1894                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        59333                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        59333                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        59333                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        59333                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        36237                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        36237                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          206                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        36443                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        36443                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        36443                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        36443                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   4831124926                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   4831124926                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     14980288                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     14980288                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   4846105214                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4846105214                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   4846105214                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   4846105214                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002115                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002115                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 133320.223142                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 133320.223142                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 72719.844660                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 72719.844660                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 132977.669621                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 132977.669621                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 132977.669621                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 132977.669621                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               493.195932                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1015429303                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2055524.904858                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.195932                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061211                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.790378                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12329863                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12329863                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12329863                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12329863                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12329863                       # number of overall hits
system.cpu6.icache.overall_hits::total       12329863                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     63829750                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     63829750                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     63829750                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     63829750                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     63829750                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     63829750                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12329917                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12329917                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12329917                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12329917                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12329917                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12329917                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1182032.407407                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1182032.407407                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1182032.407407                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1182032.407407                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1182032.407407                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1182032.407407                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     42730644                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     42730644                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     42730644                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     42730644                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     42730644                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     42730644                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1095657.538462                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1095657.538462                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1095657.538462                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1095657.538462                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1095657.538462                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1095657.538462                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 36462                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               164414660                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 36718                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4477.767308                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.440511                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.559489                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911877                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088123                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9833988                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9833988                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7307198                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7307198                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        19622                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        19622                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17771                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17771                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17141186                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17141186                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17141186                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17141186                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        93726                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        93726                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         2110                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2110                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        95836                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         95836                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        95836                       # number of overall misses
system.cpu6.dcache.overall_misses::total        95836                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  12848500503                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  12848500503                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    135646537                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    135646537                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  12984147040                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  12984147040                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  12984147040                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  12984147040                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9927714                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9927714                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7309308                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7309308                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        19622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        19622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17771                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17771                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17237022                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17237022                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17237022                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17237022                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009441                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009441                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000289                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000289                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005560                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005560                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005560                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005560                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 137085.765988                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 137085.765988                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 64287.458294                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 64287.458294                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 135482.981761                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 135482.981761                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 135482.981761                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 135482.981761                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         9537                       # number of writebacks
system.cpu6.dcache.writebacks::total             9537                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        57470                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        57470                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1903                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1903                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        59373                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        59373                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        59373                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        59373                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        36256                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        36256                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          207                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          207                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        36463                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        36463                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        36463                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        36463                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4891157858                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4891157858                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     15084330                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     15084330                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   4906242188                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   4906242188                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   4906242188                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4906242188                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002115                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002115                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 134906.163338                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 134906.163338                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72871.159420                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72871.159420                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 134553.991389                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 134553.991389                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 134553.991389                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 134553.991389                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               516.948017                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1012197387                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1954049.009653                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.948017                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067224                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828442                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12189291                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12189291                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12189291                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12189291                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12189291                       # number of overall hits
system.cpu7.icache.overall_hits::total       12189291                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           54                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           54                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           54                       # number of overall misses
system.cpu7.icache.overall_misses::total           54                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     44681442                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     44681442                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     44681442                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     44681442                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     44681442                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     44681442                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12189345                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12189345                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12189345                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12189345                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12189345                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12189345                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 827434.111111                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 827434.111111                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 827434.111111                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 827434.111111                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 827434.111111                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 827434.111111                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     35763003                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     35763003                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     35763003                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     35763003                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     35763003                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     35763003                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 831697.744186                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 831697.744186                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 831697.744186                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 831697.744186                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 831697.744186                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 831697.744186                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 40895                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166573720                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 41151                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4047.865665                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.152340                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.847660                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.910751                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.089249                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8384739                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8384739                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7058978                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7058978                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18612                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18612                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16998                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16998                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15443717                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15443717                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15443717                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15443717                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       130909                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       130909                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          902                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          902                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       131811                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        131811                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       131811                       # number of overall misses
system.cpu7.dcache.overall_misses::total       131811                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  24247441370                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  24247441370                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     75986902                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     75986902                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  24323428272                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  24323428272                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  24323428272                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  24323428272                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8515648                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8515648                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7059880                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7059880                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16998                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16998                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15575528                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15575528                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15575528                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15575528                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015373                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015373                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000128                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008463                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008463                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008463                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008463                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 185223.639093                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 185223.639093                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84242.685144                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84242.685144                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 184532.613151                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 184532.613151                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 184532.613151                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 184532.613151                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10012                       # number of writebacks
system.cpu7.dcache.writebacks::total            10012                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        90167                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        90167                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          749                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          749                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        90916                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        90916                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        90916                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        90916                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        40742                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        40742                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          153                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        40895                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        40895                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        40895                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        40895                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5970501921                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5970501921                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9868431                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9868431                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5980370352                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5980370352                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5980370352                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5980370352                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002626                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002626                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146544.153969                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146544.153969                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64499.549020                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64499.549020                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 146237.201418                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 146237.201418                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 146237.201418                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 146237.201418                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
