{"core": {
  "data": [
    {"id": "node0","text":"HSPICE/SPICE Interface Reference","parent":"#","href":"hspicerefTOC.html","pdfref":"hspiceref.pdf","type":"User Guide","state":{"selected":false,"opened":false}},
        {"id":"chap1.html#pgfId-918677","text":"Introduction","parent":"node0","href":"chap1.html#pgfId-918677","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-277918","text":"Product Overview","parent":"chap1.html#pgfId-918677","href":"chap1.html#pgfId-277918","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-920768","text":"SPICE","parent":"chap1.html#pgfId-277918","href":"chap1.html#pgfId-920768","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-918691","text":"HSPICE","parent":"chap1.html#pgfId-277918","href":"chap1.html#pgfId-918691","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-918694","text":"Simulation Flow","parent":"chap1.html#pgfId-918677","href":"chap1.html#pgfId-918694","state":{"selected":false,"opened":false}},
        {"id":"chap2.html#pgfId-918677","text":"SPICE Circuit Simulation Interface","parent":"node0","href":"chap2.html#pgfId-918677","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-918696","text":"Overview","parent":"chap2.html#pgfId-918677","href":"chap2.html#pgfId-918696","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-918776","text":"control file","parent":"chap2.html#pgfId-918696","href":"chap2.html#pgfId-918776","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-918780","text":" netlist file","parent":"chap2.html#pgfId-918696","href":"chap2.html#pgfId-918780","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-918783","text":" spice.inp file","parent":"chap2.html#pgfId-918696","href":"chap2.html#pgfId-918783","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-918786","text":" spice.sim file","parent":"chap2.html#pgfId-918696","href":"chap2.html#pgfId-918786","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-920060","text":" si.inp file: Used as Input to SPICE","parent":"chap2.html#pgfId-918696","href":"chap2.html#pgfId-920060","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-920524","text":" si.log file: Produced from the Simulation Run","parent":"chap2.html#pgfId-918696","href":"chap2.html#pgfId-920524","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-918795","text":" si.out file: Output of a SPICE Simulation Run","parent":"chap2.html#pgfId-918696","href":"chap2.html#pgfId-918795","state":{"selected":false,"opened":false}},
        {"id":"chap3.html#pgfId-1032578","text":"HSPICE Circuit Simulation Interface","parent":"node0","href":"chap3.html#pgfId-1032578","state":{"selected":false,"opened":false}},
            {"id":"chap3.html#pgfId-1032593","text":"Overview","parent":"chap3.html#pgfId-1032578","href":"chap3.html#pgfId-1032593","state":{"selected":false,"opened":false}},
            {"id":"chap3.html#pgfId-1032610","text":"Running HSPICE","parent":"chap3.html#pgfId-1032578","href":"chap3.html#pgfId-1032610","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1032622","text":"Creating the Schematic","parent":"chap3.html#pgfId-1032610","href":"chap3.html#pgfId-1032622","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1032752","text":"Generating the Run Directory","parent":"chap3.html#pgfId-1032610","href":"chap3.html#pgfId-1032752","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1032626","text":"Editing the Control File","parent":"chap3.html#pgfId-1032610","href":"chap3.html#pgfId-1032626","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1032633","text":"Starting the Analysis Run","parent":"chap3.html#pgfId-1032610","href":"chap3.html#pgfId-1032633","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1032635","text":"Generating the Netlist","parent":"chap3.html#pgfId-1032610","href":"chap3.html#pgfId-1032635","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1035457","text":"Creating the Input File","parent":"chap3.html#pgfId-1032610","href":"chap3.html#pgfId-1035457","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1032641","text":"Running the Simulation","parent":"chap3.html#pgfId-1032610","href":"chap3.html#pgfId-1032641","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1034200","text":"Translating the Output","parent":"chap3.html#pgfId-1032610","href":"chap3.html#pgfId-1034200","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1032652","text":"Viewing the Results","parent":"chap3.html#pgfId-1032610","href":"chap3.html#pgfId-1032652","state":{"selected":false,"opened":false}},
            {"id":"chap3.html#pgfId-1032657","text":"Hierarchical Netlisting","parent":"chap3.html#pgfId-1032578","href":"chap3.html#pgfId-1032657","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1032667","text":"Primitive Cell Requirements","parent":"chap3.html#pgfId-1032657","href":"chap3.html#pgfId-1032667","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1032682","text":"Example","parent":"chap3.html#pgfId-1032657","href":"chap3.html#pgfId-1032682","state":{"selected":false,"opened":false}},
        {"id":"chap4.html#pgfId-918677","text":"HSPICE/SPICE Elements","parent":"node0","href":"chap4.html#pgfId-918677","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-918883","text":"HSPICE/SPICE Model and Element Parameters","parent":"chap4.html#pgfId-918677","href":"chap4.html#pgfId-918883","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-918884","text":"Resistor","parent":"chap4.html#pgfId-918883","href":"chap4.html#pgfId-918884","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-918924","text":"Capacitor","parent":"chap4.html#pgfId-918883","href":"chap4.html#pgfId-918924","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-918964","text":"Inductor","parent":"chap4.html#pgfId-918883","href":"chap4.html#pgfId-918964","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-919004","text":"Transmission Line","parent":"chap4.html#pgfId-918883","href":"chap4.html#pgfId-919004","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-919074","text":"Diode","parent":"chap4.html#pgfId-918883","href":"chap4.html#pgfId-919074","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-919211","text":"BJT","parent":"chap4.html#pgfId-918883","href":"chap4.html#pgfId-919211","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-919516","text":"JFET","parent":"chap4.html#pgfId-918883","href":"chap4.html#pgfId-919516","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-919647","text":"MOSFET","parent":"chap4.html#pgfId-918883","href":"chap4.html#pgfId-919647","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-920016","text":"Element Formats","parent":"chap4.html#pgfId-918883","href":"chap4.html#pgfId-920016","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-920060","text":"Model Format","parent":"chap4.html#pgfId-918883","href":"chap4.html#pgfId-920060","state":{"selected":false,"opened":false}},
        {"id":"hspicerefIX.html#pgfId-1036761","text":"Index","parent":"node0","href":"hspicerefIX.html#pgfId-1036761","state":{"selected":false,"opened":false}}
  ]
 }
}