<profile>

<section name = "Vitis HLS Report for 'conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3'" level="0">
<item name = "Date">Mon Oct 30 23:01:51 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">194214, 194214, 1.942 ms, 1.942 ms, 194214, 194214, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3">194212, 194212, 26, 21, 1, 9248, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 726, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 6, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 279, -</column>
<column name="Register">-, -, 425, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_6ns_19ns_24_1_1_U58">mul_6ns_19ns_24_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln136_1_fu_393_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln136_2_fu_324_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln136_fu_339_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln137_1_fu_665_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln137_fu_476_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln138_fu_757_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln140_1_fu_607_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln140_2_fu_624_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln140_3_fu_639_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln140_4_fu_629_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln140_5_fu_383_p2">+, 0, 0, 17, 11, 11</column>
<column name="add_ln140_6_fu_508_p2">+, 0, 0, 17, 11, 11</column>
<column name="add_ln140_7_fu_530_p2">+, 0, 0, 16, 14, 14</column>
<column name="add_ln140_8_fu_587_p2">+, 0, 0, 16, 14, 14</column>
<column name="add_ln140_fu_598_p2">+, 0, 0, 12, 5, 5</column>
<column name="empty_fu_283_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_mid140_fu_540_p2">+, 0, 0, 15, 8, 8</column>
<column name="sub_ln140_1_fu_444_p2">-, 0, 0, 26, 19, 19</column>
<column name="sub_ln140_2_fu_569_p2">-, 0, 0, 26, 19, 19</column>
<column name="sub_ln140_fu_312_p2">-, 0, 0, 26, 19, 19</column>
<column name="and_ln136_fu_470_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln141_fu_743_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage20_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage10_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln136_fu_318_p2">icmp, 0, 0, 21, 14, 14</column>
<column name="icmp_ln137_fu_345_p2">icmp, 0, 0, 17, 10, 9</column>
<column name="icmp_ln138_fu_464_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="icmp_ln141_1_fu_731_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln141_fu_725_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="or_ln137_fu_482_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln141_fu_737_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln136_1_fu_359_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln136_2_fu_450_p3">select, 0, 0, 18, 1, 19</column>
<column name="select_ln136_fu_351_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln137_1_fu_496_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln137_2_fu_575_p3">select, 0, 0, 18, 1, 19</column>
<column name="select_ln137_3_fu_671_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln137_fu_488_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln141_fu_749_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln136_fu_458_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">111, 22, 1, 22</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_225_p0">14, 3, 32, 96</column>
<column name="grp_fu_225_p1">14, 3, 32, 96</column>
<column name="indvar_flatten42_fu_136">9, 2, 10, 20</column>
<column name="indvar_flatten80_fu_144">9, 2, 14, 28</column>
<column name="m_axi_gmem_ARADDR">14, 3, 64, 192</column>
<column name="nout_fu_140">9, 2, 6, 12</column>
<column name="tx_fu_128">9, 2, 5, 10</column>
<column name="ty_fu_132">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">21, 0, 21, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="gmem_addr_15_read_reg_872">32, 0, 32, 0</column>
<column name="gmem_addr_15_reg_850">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_862">32, 0, 32, 0</column>
<column name="gmem_addr_reg_834">64, 0, 64, 0</column>
<column name="icmp_ln136_reg_830">1, 0, 1, 0</column>
<column name="indvar_flatten42_fu_136">10, 0, 10, 0</column>
<column name="indvar_flatten80_fu_144">14, 0, 14, 0</column>
<column name="nout_fu_140">6, 0, 6, 0</column>
<column name="output_fm_buffer_load_reg_857">32, 0, 32, 0</column>
<column name="reg_234">32, 0, 32, 0</column>
<column name="select_ln137_reg_840">5, 0, 5, 0</column>
<column name="select_ln141_reg_882">32, 0, 32, 0</column>
<column name="sext_ln30_cast_reg_825">63, 0, 63, 0</column>
<column name="ti_cast14_cast_reg_820">4, 0, 5, 1</column>
<column name="tx_fu_128">5, 0, 5, 0</column>
<column name="ty_fu_132">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="grp_fu_500_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="grp_fu_500_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="grp_fu_500_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="grp_fu_500_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="grp_fu_500_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="grp_fu_508_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="grp_fu_508_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="grp_fu_508_p_opcode">out, 5, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="grp_fu_508_p_dout0">in, 1, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="grp_fu_508_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="select_ln30_2">in, 8, ap_none, select_ln30_2, scalar</column>
<column name="sext_ln30">in, 62, ap_none, sext_ln30, scalar</column>
<column name="ti_cast14">in, 4, ap_none, ti_cast14, scalar</column>
<column name="tmp_9">in, 8, ap_none, tmp_9, scalar</column>
<column name="output_ftmap">in, 64, ap_none, output_ftmap, scalar</column>
<column name="output_fm_buffer_address0">out, 14, ap_memory, output_fm_buffer, array</column>
<column name="output_fm_buffer_ce0">out, 1, ap_memory, output_fm_buffer, array</column>
<column name="output_fm_buffer_q0">in, 32, ap_memory, output_fm_buffer, array</column>
</table>
</item>
</section>
</profile>
