<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/rp2040-pac-0.6.0/src/ppb.rs`."><title>ppb.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">rp2040_pac/</div>ppb.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="attr">#[doc = <span class="string">r"Register block"</span>]
<a href=#2 id=2 data-nosnippet>2</a>#[repr(C)]
<a href=#3 id=3 data-nosnippet>3</a></span><span class="kw">pub struct </span>RegisterBlock {
<a href=#4 id=4 data-nosnippet>4</a>    _reserved0: [u8; <span class="number">0xe010</span>],
<a href=#5 id=5 data-nosnippet>5</a>    syst_csr: SYST_CSR,
<a href=#6 id=6 data-nosnippet>6</a>    syst_rvr: SYST_RVR,
<a href=#7 id=7 data-nosnippet>7</a>    syst_cvr: SYST_CVR,
<a href=#8 id=8 data-nosnippet>8</a>    syst_calib: SYST_CALIB,
<a href=#9 id=9 data-nosnippet>9</a>    _reserved4: [u8; <span class="number">0xe0</span>],
<a href=#10 id=10 data-nosnippet>10</a>    nvic_iser: NVIC_ISER,
<a href=#11 id=11 data-nosnippet>11</a>    _reserved5: [u8; <span class="number">0x7c</span>],
<a href=#12 id=12 data-nosnippet>12</a>    nvic_icer: NVIC_ICER,
<a href=#13 id=13 data-nosnippet>13</a>    _reserved6: [u8; <span class="number">0x7c</span>],
<a href=#14 id=14 data-nosnippet>14</a>    nvic_ispr: NVIC_ISPR,
<a href=#15 id=15 data-nosnippet>15</a>    _reserved7: [u8; <span class="number">0x7c</span>],
<a href=#16 id=16 data-nosnippet>16</a>    nvic_icpr: NVIC_ICPR,
<a href=#17 id=17 data-nosnippet>17</a>    _reserved8: [u8; <span class="number">0x017c</span>],
<a href=#18 id=18 data-nosnippet>18</a>    nvic_ipr0: NVIC_IPR0,
<a href=#19 id=19 data-nosnippet>19</a>    nvic_ipr1: NVIC_IPR1,
<a href=#20 id=20 data-nosnippet>20</a>    nvic_ipr2: NVIC_IPR2,
<a href=#21 id=21 data-nosnippet>21</a>    nvic_ipr3: NVIC_IPR3,
<a href=#22 id=22 data-nosnippet>22</a>    nvic_ipr4: NVIC_IPR4,
<a href=#23 id=23 data-nosnippet>23</a>    nvic_ipr5: NVIC_IPR5,
<a href=#24 id=24 data-nosnippet>24</a>    nvic_ipr6: NVIC_IPR6,
<a href=#25 id=25 data-nosnippet>25</a>    nvic_ipr7: NVIC_IPR7,
<a href=#26 id=26 data-nosnippet>26</a>    _reserved16: [u8; <span class="number">0x08e0</span>],
<a href=#27 id=27 data-nosnippet>27</a>    cpuid: CPUID,
<a href=#28 id=28 data-nosnippet>28</a>    icsr: ICSR,
<a href=#29 id=29 data-nosnippet>29</a>    vtor: VTOR,
<a href=#30 id=30 data-nosnippet>30</a>    aircr: AIRCR,
<a href=#31 id=31 data-nosnippet>31</a>    scr: SCR,
<a href=#32 id=32 data-nosnippet>32</a>    ccr: CCR,
<a href=#33 id=33 data-nosnippet>33</a>    _reserved22: [u8; <span class="number">0x04</span>],
<a href=#34 id=34 data-nosnippet>34</a>    shpr2: SHPR2,
<a href=#35 id=35 data-nosnippet>35</a>    shpr3: SHPR3,
<a href=#36 id=36 data-nosnippet>36</a>    shcsr: SHCSR,
<a href=#37 id=37 data-nosnippet>37</a>    _reserved25: [u8; <span class="number">0x68</span>],
<a href=#38 id=38 data-nosnippet>38</a>    mpu_type: MPU_TYPE,
<a href=#39 id=39 data-nosnippet>39</a>    mpu_ctrl: MPU_CTRL,
<a href=#40 id=40 data-nosnippet>40</a>    mpu_rnr: MPU_RNR,
<a href=#41 id=41 data-nosnippet>41</a>    mpu_rbar: MPU_RBAR,
<a href=#42 id=42 data-nosnippet>42</a>    mpu_rasr: MPU_RASR,
<a href=#43 id=43 data-nosnippet>43</a>}
<a href=#44 id=44 data-nosnippet>44</a><span class="kw">impl </span>RegisterBlock {
<a href=#45 id=45 data-nosnippet>45</a>    <span class="attr">#[doc = <span class="string">"0xe010 - Use the SysTick Control and Status Register to enable the SysTick features."</span>]
<a href=#46 id=46 data-nosnippet>46</a>    #[inline(always)]
<a href=#47 id=47 data-nosnippet>47</a>    </span><span class="kw">pub const fn </span>syst_csr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>SYST_CSR {
<a href=#48 id=48 data-nosnippet>48</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.syst_csr
<a href=#49 id=49 data-nosnippet>49</a>    }
<a href=#50 id=50 data-nosnippet>50</a>    <span class="attr">#[doc = <span class="string">"0xe014 - Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 0 and 0x00FFFFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0. The reset value of this register is UNKNOWN.  
<a href=#51 id=51 data-nosnippet>51</a> To generate a multi-shot timer with a period of N processor clock cycles, use a RELOAD value of N-1. For example, if the SysTick interrupt is required every 100 clock pulses, set RELOAD to 99."</span>]
<a href=#52 id=52 data-nosnippet>52</a>    #[inline(always)]
<a href=#53 id=53 data-nosnippet>53</a>    </span><span class="kw">pub const fn </span>syst_rvr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>SYST_RVR {
<a href=#54 id=54 data-nosnippet>54</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.syst_rvr
<a href=#55 id=55 data-nosnippet>55</a>    }
<a href=#56 id=56 data-nosnippet>56</a>    <span class="attr">#[doc = <span class="string">"0xe018 - Use the SysTick Current Value Register to find the current value in the register. The reset value of this register is UNKNOWN."</span>]
<a href=#57 id=57 data-nosnippet>57</a>    #[inline(always)]
<a href=#58 id=58 data-nosnippet>58</a>    </span><span class="kw">pub const fn </span>syst_cvr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>SYST_CVR {
<a href=#59 id=59 data-nosnippet>59</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.syst_cvr
<a href=#60 id=60 data-nosnippet>60</a>    }
<a href=#61 id=61 data-nosnippet>61</a>    <span class="attr">#[doc = <span class="string">"0xe01c - Use the SysTick Calibration Value Register to enable software to scale to any required speed using divide and multiply."</span>]
<a href=#62 id=62 data-nosnippet>62</a>    #[inline(always)]
<a href=#63 id=63 data-nosnippet>63</a>    </span><span class="kw">pub const fn </span>syst_calib(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>SYST_CALIB {
<a href=#64 id=64 data-nosnippet>64</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.syst_calib
<a href=#65 id=65 data-nosnippet>65</a>    }
<a href=#66 id=66 data-nosnippet>66</a>    <span class="attr">#[doc = <span class="string">"0xe100 - Use the Interrupt Set-Enable Register to enable interrupts and determine which interrupts are currently enabled.  
<a href=#67 id=67 data-nosnippet>67</a> If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority."</span>]
<a href=#68 id=68 data-nosnippet>68</a>    #[inline(always)]
<a href=#69 id=69 data-nosnippet>69</a>    </span><span class="kw">pub const fn </span>nvic_iser(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>NVIC_ISER {
<a href=#70 id=70 data-nosnippet>70</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.nvic_iser
<a href=#71 id=71 data-nosnippet>71</a>    }
<a href=#72 id=72 data-nosnippet>72</a>    <span class="attr">#[doc = <span class="string">"0xe180 - Use the Interrupt Clear-Enable Registers to disable interrupts and determine which interrupts are currently enabled."</span>]
<a href=#73 id=73 data-nosnippet>73</a>    #[inline(always)]
<a href=#74 id=74 data-nosnippet>74</a>    </span><span class="kw">pub const fn </span>nvic_icer(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>NVIC_ICER {
<a href=#75 id=75 data-nosnippet>75</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.nvic_icer
<a href=#76 id=76 data-nosnippet>76</a>    }
<a href=#77 id=77 data-nosnippet>77</a>    <span class="attr">#[doc = <span class="string">"0xe200 - The NVIC_ISPR forces interrupts into the pending state, and shows which interrupts are pending."</span>]
<a href=#78 id=78 data-nosnippet>78</a>    #[inline(always)]
<a href=#79 id=79 data-nosnippet>79</a>    </span><span class="kw">pub const fn </span>nvic_ispr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>NVIC_ISPR {
<a href=#80 id=80 data-nosnippet>80</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.nvic_ispr
<a href=#81 id=81 data-nosnippet>81</a>    }
<a href=#82 id=82 data-nosnippet>82</a>    <span class="attr">#[doc = <span class="string">"0xe280 - Use the Interrupt Clear-Pending Register to clear pending interrupts and determine which interrupts are currently pending."</span>]
<a href=#83 id=83 data-nosnippet>83</a>    #[inline(always)]
<a href=#84 id=84 data-nosnippet>84</a>    </span><span class="kw">pub const fn </span>nvic_icpr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>NVIC_ICPR {
<a href=#85 id=85 data-nosnippet>85</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.nvic_icpr
<a href=#86 id=86 data-nosnippet>86</a>    }
<a href=#87 id=87 data-nosnippet>87</a>    <span class="attr">#[doc = <span class="string">"0xe400 - Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.  
<a href=#88 id=88 data-nosnippet>88</a> Note: Writing 1 to an NVIC_ICPR bit does not affect the active state of the corresponding interrupt.  
<a href=#89 id=89 data-nosnippet>89</a> These registers are only word-accessible"</span>]
<a href=#90 id=90 data-nosnippet>90</a>    #[inline(always)]
<a href=#91 id=91 data-nosnippet>91</a>    </span><span class="kw">pub const fn </span>nvic_ipr0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>NVIC_IPR0 {
<a href=#92 id=92 data-nosnippet>92</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.nvic_ipr0
<a href=#93 id=93 data-nosnippet>93</a>    }
<a href=#94 id=94 data-nosnippet>94</a>    <span class="attr">#[doc = <span class="string">"0xe404 - Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest."</span>]
<a href=#95 id=95 data-nosnippet>95</a>    #[inline(always)]
<a href=#96 id=96 data-nosnippet>96</a>    </span><span class="kw">pub const fn </span>nvic_ipr1(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>NVIC_IPR1 {
<a href=#97 id=97 data-nosnippet>97</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.nvic_ipr1
<a href=#98 id=98 data-nosnippet>98</a>    }
<a href=#99 id=99 data-nosnippet>99</a>    <span class="attr">#[doc = <span class="string">"0xe408 - Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest."</span>]
<a href=#100 id=100 data-nosnippet>100</a>    #[inline(always)]
<a href=#101 id=101 data-nosnippet>101</a>    </span><span class="kw">pub const fn </span>nvic_ipr2(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>NVIC_IPR2 {
<a href=#102 id=102 data-nosnippet>102</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.nvic_ipr2
<a href=#103 id=103 data-nosnippet>103</a>    }
<a href=#104 id=104 data-nosnippet>104</a>    <span class="attr">#[doc = <span class="string">"0xe40c - Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest."</span>]
<a href=#105 id=105 data-nosnippet>105</a>    #[inline(always)]
<a href=#106 id=106 data-nosnippet>106</a>    </span><span class="kw">pub const fn </span>nvic_ipr3(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>NVIC_IPR3 {
<a href=#107 id=107 data-nosnippet>107</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.nvic_ipr3
<a href=#108 id=108 data-nosnippet>108</a>    }
<a href=#109 id=109 data-nosnippet>109</a>    <span class="attr">#[doc = <span class="string">"0xe410 - Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest."</span>]
<a href=#110 id=110 data-nosnippet>110</a>    #[inline(always)]
<a href=#111 id=111 data-nosnippet>111</a>    </span><span class="kw">pub const fn </span>nvic_ipr4(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>NVIC_IPR4 {
<a href=#112 id=112 data-nosnippet>112</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.nvic_ipr4
<a href=#113 id=113 data-nosnippet>113</a>    }
<a href=#114 id=114 data-nosnippet>114</a>    <span class="attr">#[doc = <span class="string">"0xe414 - Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest."</span>]
<a href=#115 id=115 data-nosnippet>115</a>    #[inline(always)]
<a href=#116 id=116 data-nosnippet>116</a>    </span><span class="kw">pub const fn </span>nvic_ipr5(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>NVIC_IPR5 {
<a href=#117 id=117 data-nosnippet>117</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.nvic_ipr5
<a href=#118 id=118 data-nosnippet>118</a>    }
<a href=#119 id=119 data-nosnippet>119</a>    <span class="attr">#[doc = <span class="string">"0xe418 - Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest."</span>]
<a href=#120 id=120 data-nosnippet>120</a>    #[inline(always)]
<a href=#121 id=121 data-nosnippet>121</a>    </span><span class="kw">pub const fn </span>nvic_ipr6(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>NVIC_IPR6 {
<a href=#122 id=122 data-nosnippet>122</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.nvic_ipr6
<a href=#123 id=123 data-nosnippet>123</a>    }
<a href=#124 id=124 data-nosnippet>124</a>    <span class="attr">#[doc = <span class="string">"0xe41c - Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest."</span>]
<a href=#125 id=125 data-nosnippet>125</a>    #[inline(always)]
<a href=#126 id=126 data-nosnippet>126</a>    </span><span class="kw">pub const fn </span>nvic_ipr7(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>NVIC_IPR7 {
<a href=#127 id=127 data-nosnippet>127</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.nvic_ipr7
<a href=#128 id=128 data-nosnippet>128</a>    }
<a href=#129 id=129 data-nosnippet>129</a>    <span class="attr">#[doc = <span class="string">"0xed00 - Read the CPU ID Base Register to determine: the ID number of the processor core, the version number of the processor core, the implementation details of the processor core."</span>]
<a href=#130 id=130 data-nosnippet>130</a>    #[inline(always)]
<a href=#131 id=131 data-nosnippet>131</a>    </span><span class="kw">pub const fn </span>cpuid(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CPUID {
<a href=#132 id=132 data-nosnippet>132</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.cpuid
<a href=#133 id=133 data-nosnippet>133</a>    }
<a href=#134 id=134 data-nosnippet>134</a>    <span class="attr">#[doc = <span class="string">"0xed04 - Use the Interrupt Control State Register to set a pending Non-Maskable Interrupt (NMI), set or clear a pending PendSV, set or clear a pending SysTick, check for pending exceptions, check the vector number of the highest priority pended exception, check the vector number of the active exception."</span>]
<a href=#135 id=135 data-nosnippet>135</a>    #[inline(always)]
<a href=#136 id=136 data-nosnippet>136</a>    </span><span class="kw">pub const fn </span>icsr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>ICSR {
<a href=#137 id=137 data-nosnippet>137</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.icsr
<a href=#138 id=138 data-nosnippet>138</a>    }
<a href=#139 id=139 data-nosnippet>139</a>    <span class="attr">#[doc = <span class="string">"0xed08 - The VTOR holds the vector table offset address."</span>]
<a href=#140 id=140 data-nosnippet>140</a>    #[inline(always)]
<a href=#141 id=141 data-nosnippet>141</a>    </span><span class="kw">pub const fn </span>vtor(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>VTOR {
<a href=#142 id=142 data-nosnippet>142</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.vtor
<a href=#143 id=143 data-nosnippet>143</a>    }
<a href=#144 id=144 data-nosnippet>144</a>    <span class="attr">#[doc = <span class="string">"0xed0c - Use the Application Interrupt and Reset Control Register to: determine data endianness, clear all active state information from debug halt mode, request a system reset."</span>]
<a href=#145 id=145 data-nosnippet>145</a>    #[inline(always)]
<a href=#146 id=146 data-nosnippet>146</a>    </span><span class="kw">pub const fn </span>aircr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>AIRCR {
<a href=#147 id=147 data-nosnippet>147</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.aircr
<a href=#148 id=148 data-nosnippet>148</a>    }
<a href=#149 id=149 data-nosnippet>149</a>    <span class="attr">#[doc = <span class="string">"0xed10 - System Control Register. Use the System Control Register for power-management functions: signal to the system when the processor can enter a low power state, control how the processor enters and exits low power states."</span>]
<a href=#150 id=150 data-nosnippet>150</a>    #[inline(always)]
<a href=#151 id=151 data-nosnippet>151</a>    </span><span class="kw">pub const fn </span>scr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>SCR {
<a href=#152 id=152 data-nosnippet>152</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.scr
<a href=#153 id=153 data-nosnippet>153</a>    }
<a href=#154 id=154 data-nosnippet>154</a>    <span class="attr">#[doc = <span class="string">"0xed14 - The Configuration and Control Register permanently enables stack alignment and causes unaligned accesses to result in a Hard Fault."</span>]
<a href=#155 id=155 data-nosnippet>155</a>    #[inline(always)]
<a href=#156 id=156 data-nosnippet>156</a>    </span><span class="kw">pub const fn </span>ccr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CCR {
<a href=#157 id=157 data-nosnippet>157</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ccr
<a href=#158 id=158 data-nosnippet>158</a>    }
<a href=#159 id=159 data-nosnippet>159</a>    <span class="attr">#[doc = <span class="string">"0xed1c - System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 2 to set the priority of SVCall."</span>]
<a href=#160 id=160 data-nosnippet>160</a>    #[inline(always)]
<a href=#161 id=161 data-nosnippet>161</a>    </span><span class="kw">pub const fn </span>shpr2(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>SHPR2 {
<a href=#162 id=162 data-nosnippet>162</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.shpr2
<a href=#163 id=163 data-nosnippet>163</a>    }
<a href=#164 id=164 data-nosnippet>164</a>    <span class="attr">#[doc = <span class="string">"0xed20 - System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 3 to set the priority of PendSV and SysTick."</span>]
<a href=#165 id=165 data-nosnippet>165</a>    #[inline(always)]
<a href=#166 id=166 data-nosnippet>166</a>    </span><span class="kw">pub const fn </span>shpr3(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>SHPR3 {
<a href=#167 id=167 data-nosnippet>167</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.shpr3
<a href=#168 id=168 data-nosnippet>168</a>    }
<a href=#169 id=169 data-nosnippet>169</a>    <span class="attr">#[doc = <span class="string">"0xed24 - Use the System Handler Control and State Register to determine or clear the pending status of SVCall."</span>]
<a href=#170 id=170 data-nosnippet>170</a>    #[inline(always)]
<a href=#171 id=171 data-nosnippet>171</a>    </span><span class="kw">pub const fn </span>shcsr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>SHCSR {
<a href=#172 id=172 data-nosnippet>172</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.shcsr
<a href=#173 id=173 data-nosnippet>173</a>    }
<a href=#174 id=174 data-nosnippet>174</a>    <span class="attr">#[doc = <span class="string">"0xed90 - Read the MPU Type Register to determine if the processor implements an MPU, and how many regions the MPU supports."</span>]
<a href=#175 id=175 data-nosnippet>175</a>    #[inline(always)]
<a href=#176 id=176 data-nosnippet>176</a>    </span><span class="kw">pub const fn </span>mpu_type(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>MPU_TYPE {
<a href=#177 id=177 data-nosnippet>177</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.mpu_type
<a href=#178 id=178 data-nosnippet>178</a>    }
<a href=#179 id=179 data-nosnippet>179</a>    <span class="attr">#[doc = <span class="string">"0xed94 - Use the MPU Control Register to enable and disable the MPU, and to control whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults and NMIs."</span>]
<a href=#180 id=180 data-nosnippet>180</a>    #[inline(always)]
<a href=#181 id=181 data-nosnippet>181</a>    </span><span class="kw">pub const fn </span>mpu_ctrl(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>MPU_CTRL {
<a href=#182 id=182 data-nosnippet>182</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.mpu_ctrl
<a href=#183 id=183 data-nosnippet>183</a>    }
<a href=#184 id=184 data-nosnippet>184</a>    <span class="attr">#[doc = <span class="string">"0xed98 - Use the MPU Region Number Register to select the region currently accessed by MPU_RBAR and MPU_RASR."</span>]
<a href=#185 id=185 data-nosnippet>185</a>    #[inline(always)]
<a href=#186 id=186 data-nosnippet>186</a>    </span><span class="kw">pub const fn </span>mpu_rnr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>MPU_RNR {
<a href=#187 id=187 data-nosnippet>187</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.mpu_rnr
<a href=#188 id=188 data-nosnippet>188</a>    }
<a href=#189 id=189 data-nosnippet>189</a>    <span class="attr">#[doc = <span class="string">"0xed9c - Read the MPU Region Base Address Register to determine the base address of the region identified by MPU_RNR. Write to update the base address of said region or that of a specified region, with whose number MPU_RNR will also be updated."</span>]
<a href=#190 id=190 data-nosnippet>190</a>    #[inline(always)]
<a href=#191 id=191 data-nosnippet>191</a>    </span><span class="kw">pub const fn </span>mpu_rbar(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>MPU_RBAR {
<a href=#192 id=192 data-nosnippet>192</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.mpu_rbar
<a href=#193 id=193 data-nosnippet>193</a>    }
<a href=#194 id=194 data-nosnippet>194</a>    <span class="attr">#[doc = <span class="string">"0xeda0 - Use the MPU Region Attribute and Size Register to define the size, access behaviour and memory type of the region identified by MPU_RNR, and enable that region."</span>]
<a href=#195 id=195 data-nosnippet>195</a>    #[inline(always)]
<a href=#196 id=196 data-nosnippet>196</a>    </span><span class="kw">pub const fn </span>mpu_rasr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>MPU_RASR {
<a href=#197 id=197 data-nosnippet>197</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.mpu_rasr
<a href=#198 id=198 data-nosnippet>198</a>    }
<a href=#199 id=199 data-nosnippet>199</a>}
<a href=#200 id=200 data-nosnippet>200</a><span class="attr">#[doc = <span class="string">"SYST_CSR (rw) register accessor: Use the SysTick Control and Status Register to enable the SysTick features.  
<a href=#201 id=201 data-nosnippet>201</a>
<a href=#202 id=202 data-nosnippet>202</a>You can [`read`](crate::generic::Reg::read) this register and get [`syst_csr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`syst_csr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#203 id=203 data-nosnippet>203</a>
<a href=#204 id=204 data-nosnippet>204</a>For information about available fields see [`mod@syst_csr`]
<a href=#205 id=205 data-nosnippet>205</a>module"</span>]
<a href=#206 id=206 data-nosnippet>206</a></span><span class="kw">pub type </span>SYST_CSR = <span class="kw">crate</span>::Reg&lt;syst_csr::SYST_CSR_SPEC&gt;;
<a href=#207 id=207 data-nosnippet>207</a><span class="attr">#[doc = <span class="string">"Use the SysTick Control and Status Register to enable the SysTick features."</span>]
<a href=#208 id=208 data-nosnippet>208</a></span><span class="kw">pub mod </span>syst_csr;
<a href=#209 id=209 data-nosnippet>209</a><span class="attr">#[doc = <span class="string">"SYST_RVR (rw) register accessor: Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 0 and 0x00FFFFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0. The reset value of this register is UNKNOWN.  
<a href=#210 id=210 data-nosnippet>210</a> To generate a multi-shot timer with a period of N processor clock cycles, use a RELOAD value of N-1. For example, if the SysTick interrupt is required every 100 clock pulses, set RELOAD to 99.  
<a href=#211 id=211 data-nosnippet>211</a>
<a href=#212 id=212 data-nosnippet>212</a>You can [`read`](crate::generic::Reg::read) this register and get [`syst_rvr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`syst_rvr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#213 id=213 data-nosnippet>213</a>
<a href=#214 id=214 data-nosnippet>214</a>For information about available fields see [`mod@syst_rvr`]
<a href=#215 id=215 data-nosnippet>215</a>module"</span>]
<a href=#216 id=216 data-nosnippet>216</a></span><span class="kw">pub type </span>SYST_RVR = <span class="kw">crate</span>::Reg&lt;syst_rvr::SYST_RVR_SPEC&gt;;
<a href=#217 id=217 data-nosnippet>217</a><span class="attr">#[doc = <span class="string">"Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 0 and 0x00FFFFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0. The reset value of this register is UNKNOWN.  
<a href=#218 id=218 data-nosnippet>218</a> To generate a multi-shot timer with a period of N processor clock cycles, use a RELOAD value of N-1. For example, if the SysTick interrupt is required every 100 clock pulses, set RELOAD to 99."</span>]
<a href=#219 id=219 data-nosnippet>219</a></span><span class="kw">pub mod </span>syst_rvr;
<a href=#220 id=220 data-nosnippet>220</a><span class="attr">#[doc = <span class="string">"SYST_CVR (rw) register accessor: Use the SysTick Current Value Register to find the current value in the register. The reset value of this register is UNKNOWN.  
<a href=#221 id=221 data-nosnippet>221</a>
<a href=#222 id=222 data-nosnippet>222</a>You can [`read`](crate::generic::Reg::read) this register and get [`syst_cvr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`syst_cvr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#223 id=223 data-nosnippet>223</a>
<a href=#224 id=224 data-nosnippet>224</a>For information about available fields see [`mod@syst_cvr`]
<a href=#225 id=225 data-nosnippet>225</a>module"</span>]
<a href=#226 id=226 data-nosnippet>226</a></span><span class="kw">pub type </span>SYST_CVR = <span class="kw">crate</span>::Reg&lt;syst_cvr::SYST_CVR_SPEC&gt;;
<a href=#227 id=227 data-nosnippet>227</a><span class="attr">#[doc = <span class="string">"Use the SysTick Current Value Register to find the current value in the register. The reset value of this register is UNKNOWN."</span>]
<a href=#228 id=228 data-nosnippet>228</a></span><span class="kw">pub mod </span>syst_cvr;
<a href=#229 id=229 data-nosnippet>229</a><span class="attr">#[doc = <span class="string">"SYST_CALIB (r) register accessor: Use the SysTick Calibration Value Register to enable software to scale to any required speed using divide and multiply.  
<a href=#230 id=230 data-nosnippet>230</a>
<a href=#231 id=231 data-nosnippet>231</a>You can [`read`](crate::generic::Reg::read) this register and get [`syst_calib::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#232 id=232 data-nosnippet>232</a>
<a href=#233 id=233 data-nosnippet>233</a>For information about available fields see [`mod@syst_calib`]
<a href=#234 id=234 data-nosnippet>234</a>module"</span>]
<a href=#235 id=235 data-nosnippet>235</a></span><span class="kw">pub type </span>SYST_CALIB = <span class="kw">crate</span>::Reg&lt;syst_calib::SYST_CALIB_SPEC&gt;;
<a href=#236 id=236 data-nosnippet>236</a><span class="attr">#[doc = <span class="string">"Use the SysTick Calibration Value Register to enable software to scale to any required speed using divide and multiply."</span>]
<a href=#237 id=237 data-nosnippet>237</a></span><span class="kw">pub mod </span>syst_calib;
<a href=#238 id=238 data-nosnippet>238</a><span class="attr">#[doc = <span class="string">"NVIC_ISER (rw) register accessor: Use the Interrupt Set-Enable Register to enable interrupts and determine which interrupts are currently enabled.  
<a href=#239 id=239 data-nosnippet>239</a> If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.  
<a href=#240 id=240 data-nosnippet>240</a>
<a href=#241 id=241 data-nosnippet>241</a>You can [`read`](crate::generic::Reg::read) this register and get [`nvic_iser::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`nvic_iser::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#242 id=242 data-nosnippet>242</a>
<a href=#243 id=243 data-nosnippet>243</a>For information about available fields see [`mod@nvic_iser`]
<a href=#244 id=244 data-nosnippet>244</a>module"</span>]
<a href=#245 id=245 data-nosnippet>245</a></span><span class="kw">pub type </span>NVIC_ISER = <span class="kw">crate</span>::Reg&lt;nvic_iser::NVIC_ISER_SPEC&gt;;
<a href=#246 id=246 data-nosnippet>246</a><span class="attr">#[doc = <span class="string">"Use the Interrupt Set-Enable Register to enable interrupts and determine which interrupts are currently enabled.  
<a href=#247 id=247 data-nosnippet>247</a> If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority."</span>]
<a href=#248 id=248 data-nosnippet>248</a></span><span class="kw">pub mod </span>nvic_iser;
<a href=#249 id=249 data-nosnippet>249</a><span class="attr">#[doc = <span class="string">"NVIC_ICER (rw) register accessor: Use the Interrupt Clear-Enable Registers to disable interrupts and determine which interrupts are currently enabled.  
<a href=#250 id=250 data-nosnippet>250</a>
<a href=#251 id=251 data-nosnippet>251</a>You can [`read`](crate::generic::Reg::read) this register and get [`nvic_icer::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`nvic_icer::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#252 id=252 data-nosnippet>252</a>
<a href=#253 id=253 data-nosnippet>253</a>For information about available fields see [`mod@nvic_icer`]
<a href=#254 id=254 data-nosnippet>254</a>module"</span>]
<a href=#255 id=255 data-nosnippet>255</a></span><span class="kw">pub type </span>NVIC_ICER = <span class="kw">crate</span>::Reg&lt;nvic_icer::NVIC_ICER_SPEC&gt;;
<a href=#256 id=256 data-nosnippet>256</a><span class="attr">#[doc = <span class="string">"Use the Interrupt Clear-Enable Registers to disable interrupts and determine which interrupts are currently enabled."</span>]
<a href=#257 id=257 data-nosnippet>257</a></span><span class="kw">pub mod </span>nvic_icer;
<a href=#258 id=258 data-nosnippet>258</a><span class="attr">#[doc = <span class="string">"NVIC_ISPR (rw) register accessor: The NVIC_ISPR forces interrupts into the pending state, and shows which interrupts are pending.  
<a href=#259 id=259 data-nosnippet>259</a>
<a href=#260 id=260 data-nosnippet>260</a>You can [`read`](crate::generic::Reg::read) this register and get [`nvic_ispr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`nvic_ispr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#261 id=261 data-nosnippet>261</a>
<a href=#262 id=262 data-nosnippet>262</a>For information about available fields see [`mod@nvic_ispr`]
<a href=#263 id=263 data-nosnippet>263</a>module"</span>]
<a href=#264 id=264 data-nosnippet>264</a></span><span class="kw">pub type </span>NVIC_ISPR = <span class="kw">crate</span>::Reg&lt;nvic_ispr::NVIC_ISPR_SPEC&gt;;
<a href=#265 id=265 data-nosnippet>265</a><span class="attr">#[doc = <span class="string">"The NVIC_ISPR forces interrupts into the pending state, and shows which interrupts are pending."</span>]
<a href=#266 id=266 data-nosnippet>266</a></span><span class="kw">pub mod </span>nvic_ispr;
<a href=#267 id=267 data-nosnippet>267</a><span class="attr">#[doc = <span class="string">"NVIC_ICPR (rw) register accessor: Use the Interrupt Clear-Pending Register to clear pending interrupts and determine which interrupts are currently pending.  
<a href=#268 id=268 data-nosnippet>268</a>
<a href=#269 id=269 data-nosnippet>269</a>You can [`read`](crate::generic::Reg::read) this register and get [`nvic_icpr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`nvic_icpr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#270 id=270 data-nosnippet>270</a>
<a href=#271 id=271 data-nosnippet>271</a>For information about available fields see [`mod@nvic_icpr`]
<a href=#272 id=272 data-nosnippet>272</a>module"</span>]
<a href=#273 id=273 data-nosnippet>273</a></span><span class="kw">pub type </span>NVIC_ICPR = <span class="kw">crate</span>::Reg&lt;nvic_icpr::NVIC_ICPR_SPEC&gt;;
<a href=#274 id=274 data-nosnippet>274</a><span class="attr">#[doc = <span class="string">"Use the Interrupt Clear-Pending Register to clear pending interrupts and determine which interrupts are currently pending."</span>]
<a href=#275 id=275 data-nosnippet>275</a></span><span class="kw">pub mod </span>nvic_icpr;
<a href=#276 id=276 data-nosnippet>276</a><span class="attr">#[doc = <span class="string">"NVIC_IPR0 (rw) register accessor: Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.  
<a href=#277 id=277 data-nosnippet>277</a> Note: Writing 1 to an NVIC_ICPR bit does not affect the active state of the corresponding interrupt.  
<a href=#278 id=278 data-nosnippet>278</a> These registers are only word-accessible  
<a href=#279 id=279 data-nosnippet>279</a>
<a href=#280 id=280 data-nosnippet>280</a>You can [`read`](crate::generic::Reg::read) this register and get [`nvic_ipr0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`nvic_ipr0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#281 id=281 data-nosnippet>281</a>
<a href=#282 id=282 data-nosnippet>282</a>For information about available fields see [`mod@nvic_ipr0`]
<a href=#283 id=283 data-nosnippet>283</a>module"</span>]
<a href=#284 id=284 data-nosnippet>284</a></span><span class="kw">pub type </span>NVIC_IPR0 = <span class="kw">crate</span>::Reg&lt;nvic_ipr0::NVIC_IPR0_SPEC&gt;;
<a href=#285 id=285 data-nosnippet>285</a><span class="attr">#[doc = <span class="string">"Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.  
<a href=#286 id=286 data-nosnippet>286</a> Note: Writing 1 to an NVIC_ICPR bit does not affect the active state of the corresponding interrupt.  
<a href=#287 id=287 data-nosnippet>287</a> These registers are only word-accessible"</span>]
<a href=#288 id=288 data-nosnippet>288</a></span><span class="kw">pub mod </span>nvic_ipr0;
<a href=#289 id=289 data-nosnippet>289</a><span class="attr">#[doc = <span class="string">"NVIC_IPR1 (rw) register accessor: Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.  
<a href=#290 id=290 data-nosnippet>290</a>
<a href=#291 id=291 data-nosnippet>291</a>You can [`read`](crate::generic::Reg::read) this register and get [`nvic_ipr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`nvic_ipr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#292 id=292 data-nosnippet>292</a>
<a href=#293 id=293 data-nosnippet>293</a>For information about available fields see [`mod@nvic_ipr1`]
<a href=#294 id=294 data-nosnippet>294</a>module"</span>]
<a href=#295 id=295 data-nosnippet>295</a></span><span class="kw">pub type </span>NVIC_IPR1 = <span class="kw">crate</span>::Reg&lt;nvic_ipr1::NVIC_IPR1_SPEC&gt;;
<a href=#296 id=296 data-nosnippet>296</a><span class="attr">#[doc = <span class="string">"Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest."</span>]
<a href=#297 id=297 data-nosnippet>297</a></span><span class="kw">pub mod </span>nvic_ipr1;
<a href=#298 id=298 data-nosnippet>298</a><span class="attr">#[doc = <span class="string">"NVIC_IPR2 (rw) register accessor: Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.  
<a href=#299 id=299 data-nosnippet>299</a>
<a href=#300 id=300 data-nosnippet>300</a>You can [`read`](crate::generic::Reg::read) this register and get [`nvic_ipr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`nvic_ipr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#301 id=301 data-nosnippet>301</a>
<a href=#302 id=302 data-nosnippet>302</a>For information about available fields see [`mod@nvic_ipr2`]
<a href=#303 id=303 data-nosnippet>303</a>module"</span>]
<a href=#304 id=304 data-nosnippet>304</a></span><span class="kw">pub type </span>NVIC_IPR2 = <span class="kw">crate</span>::Reg&lt;nvic_ipr2::NVIC_IPR2_SPEC&gt;;
<a href=#305 id=305 data-nosnippet>305</a><span class="attr">#[doc = <span class="string">"Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest."</span>]
<a href=#306 id=306 data-nosnippet>306</a></span><span class="kw">pub mod </span>nvic_ipr2;
<a href=#307 id=307 data-nosnippet>307</a><span class="attr">#[doc = <span class="string">"NVIC_IPR3 (rw) register accessor: Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.  
<a href=#308 id=308 data-nosnippet>308</a>
<a href=#309 id=309 data-nosnippet>309</a>You can [`read`](crate::generic::Reg::read) this register and get [`nvic_ipr3::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`nvic_ipr3::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#310 id=310 data-nosnippet>310</a>
<a href=#311 id=311 data-nosnippet>311</a>For information about available fields see [`mod@nvic_ipr3`]
<a href=#312 id=312 data-nosnippet>312</a>module"</span>]
<a href=#313 id=313 data-nosnippet>313</a></span><span class="kw">pub type </span>NVIC_IPR3 = <span class="kw">crate</span>::Reg&lt;nvic_ipr3::NVIC_IPR3_SPEC&gt;;
<a href=#314 id=314 data-nosnippet>314</a><span class="attr">#[doc = <span class="string">"Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest."</span>]
<a href=#315 id=315 data-nosnippet>315</a></span><span class="kw">pub mod </span>nvic_ipr3;
<a href=#316 id=316 data-nosnippet>316</a><span class="attr">#[doc = <span class="string">"NVIC_IPR4 (rw) register accessor: Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.  
<a href=#317 id=317 data-nosnippet>317</a>
<a href=#318 id=318 data-nosnippet>318</a>You can [`read`](crate::generic::Reg::read) this register and get [`nvic_ipr4::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`nvic_ipr4::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#319 id=319 data-nosnippet>319</a>
<a href=#320 id=320 data-nosnippet>320</a>For information about available fields see [`mod@nvic_ipr4`]
<a href=#321 id=321 data-nosnippet>321</a>module"</span>]
<a href=#322 id=322 data-nosnippet>322</a></span><span class="kw">pub type </span>NVIC_IPR4 = <span class="kw">crate</span>::Reg&lt;nvic_ipr4::NVIC_IPR4_SPEC&gt;;
<a href=#323 id=323 data-nosnippet>323</a><span class="attr">#[doc = <span class="string">"Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest."</span>]
<a href=#324 id=324 data-nosnippet>324</a></span><span class="kw">pub mod </span>nvic_ipr4;
<a href=#325 id=325 data-nosnippet>325</a><span class="attr">#[doc = <span class="string">"NVIC_IPR5 (rw) register accessor: Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.  
<a href=#326 id=326 data-nosnippet>326</a>
<a href=#327 id=327 data-nosnippet>327</a>You can [`read`](crate::generic::Reg::read) this register and get [`nvic_ipr5::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`nvic_ipr5::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#328 id=328 data-nosnippet>328</a>
<a href=#329 id=329 data-nosnippet>329</a>For information about available fields see [`mod@nvic_ipr5`]
<a href=#330 id=330 data-nosnippet>330</a>module"</span>]
<a href=#331 id=331 data-nosnippet>331</a></span><span class="kw">pub type </span>NVIC_IPR5 = <span class="kw">crate</span>::Reg&lt;nvic_ipr5::NVIC_IPR5_SPEC&gt;;
<a href=#332 id=332 data-nosnippet>332</a><span class="attr">#[doc = <span class="string">"Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest."</span>]
<a href=#333 id=333 data-nosnippet>333</a></span><span class="kw">pub mod </span>nvic_ipr5;
<a href=#334 id=334 data-nosnippet>334</a><span class="attr">#[doc = <span class="string">"NVIC_IPR6 (rw) register accessor: Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.  
<a href=#335 id=335 data-nosnippet>335</a>
<a href=#336 id=336 data-nosnippet>336</a>You can [`read`](crate::generic::Reg::read) this register and get [`nvic_ipr6::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`nvic_ipr6::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#337 id=337 data-nosnippet>337</a>
<a href=#338 id=338 data-nosnippet>338</a>For information about available fields see [`mod@nvic_ipr6`]
<a href=#339 id=339 data-nosnippet>339</a>module"</span>]
<a href=#340 id=340 data-nosnippet>340</a></span><span class="kw">pub type </span>NVIC_IPR6 = <span class="kw">crate</span>::Reg&lt;nvic_ipr6::NVIC_IPR6_SPEC&gt;;
<a href=#341 id=341 data-nosnippet>341</a><span class="attr">#[doc = <span class="string">"Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest."</span>]
<a href=#342 id=342 data-nosnippet>342</a></span><span class="kw">pub mod </span>nvic_ipr6;
<a href=#343 id=343 data-nosnippet>343</a><span class="attr">#[doc = <span class="string">"NVIC_IPR7 (rw) register accessor: Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.  
<a href=#344 id=344 data-nosnippet>344</a>
<a href=#345 id=345 data-nosnippet>345</a>You can [`read`](crate::generic::Reg::read) this register and get [`nvic_ipr7::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`nvic_ipr7::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#346 id=346 data-nosnippet>346</a>
<a href=#347 id=347 data-nosnippet>347</a>For information about available fields see [`mod@nvic_ipr7`]
<a href=#348 id=348 data-nosnippet>348</a>module"</span>]
<a href=#349 id=349 data-nosnippet>349</a></span><span class="kw">pub type </span>NVIC_IPR7 = <span class="kw">crate</span>::Reg&lt;nvic_ipr7::NVIC_IPR7_SPEC&gt;;
<a href=#350 id=350 data-nosnippet>350</a><span class="attr">#[doc = <span class="string">"Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest."</span>]
<a href=#351 id=351 data-nosnippet>351</a></span><span class="kw">pub mod </span>nvic_ipr7;
<a href=#352 id=352 data-nosnippet>352</a><span class="attr">#[doc = <span class="string">"CPUID (r) register accessor: Read the CPU ID Base Register to determine: the ID number of the processor core, the version number of the processor core, the implementation details of the processor core.  
<a href=#353 id=353 data-nosnippet>353</a>
<a href=#354 id=354 data-nosnippet>354</a>You can [`read`](crate::generic::Reg::read) this register and get [`cpuid::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#355 id=355 data-nosnippet>355</a>
<a href=#356 id=356 data-nosnippet>356</a>For information about available fields see [`mod@cpuid`]
<a href=#357 id=357 data-nosnippet>357</a>module"</span>]
<a href=#358 id=358 data-nosnippet>358</a></span><span class="kw">pub type </span>CPUID = <span class="kw">crate</span>::Reg&lt;cpuid::CPUID_SPEC&gt;;
<a href=#359 id=359 data-nosnippet>359</a><span class="attr">#[doc = <span class="string">"Read the CPU ID Base Register to determine: the ID number of the processor core, the version number of the processor core, the implementation details of the processor core."</span>]
<a href=#360 id=360 data-nosnippet>360</a></span><span class="kw">pub mod </span>cpuid;
<a href=#361 id=361 data-nosnippet>361</a><span class="attr">#[doc = <span class="string">"ICSR (rw) register accessor: Use the Interrupt Control State Register to set a pending Non-Maskable Interrupt (NMI), set or clear a pending PendSV, set or clear a pending SysTick, check for pending exceptions, check the vector number of the highest priority pended exception, check the vector number of the active exception.  
<a href=#362 id=362 data-nosnippet>362</a>
<a href=#363 id=363 data-nosnippet>363</a>You can [`read`](crate::generic::Reg::read) this register and get [`icsr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`icsr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#364 id=364 data-nosnippet>364</a>
<a href=#365 id=365 data-nosnippet>365</a>For information about available fields see [`mod@icsr`]
<a href=#366 id=366 data-nosnippet>366</a>module"</span>]
<a href=#367 id=367 data-nosnippet>367</a></span><span class="kw">pub type </span>ICSR = <span class="kw">crate</span>::Reg&lt;icsr::ICSR_SPEC&gt;;
<a href=#368 id=368 data-nosnippet>368</a><span class="attr">#[doc = <span class="string">"Use the Interrupt Control State Register to set a pending Non-Maskable Interrupt (NMI), set or clear a pending PendSV, set or clear a pending SysTick, check for pending exceptions, check the vector number of the highest priority pended exception, check the vector number of the active exception."</span>]
<a href=#369 id=369 data-nosnippet>369</a></span><span class="kw">pub mod </span>icsr;
<a href=#370 id=370 data-nosnippet>370</a><span class="attr">#[doc = <span class="string">"VTOR (rw) register accessor: The VTOR holds the vector table offset address.  
<a href=#371 id=371 data-nosnippet>371</a>
<a href=#372 id=372 data-nosnippet>372</a>You can [`read`](crate::generic::Reg::read) this register and get [`vtor::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`vtor::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#373 id=373 data-nosnippet>373</a>
<a href=#374 id=374 data-nosnippet>374</a>For information about available fields see [`mod@vtor`]
<a href=#375 id=375 data-nosnippet>375</a>module"</span>]
<a href=#376 id=376 data-nosnippet>376</a></span><span class="kw">pub type </span>VTOR = <span class="kw">crate</span>::Reg&lt;vtor::VTOR_SPEC&gt;;
<a href=#377 id=377 data-nosnippet>377</a><span class="attr">#[doc = <span class="string">"The VTOR holds the vector table offset address."</span>]
<a href=#378 id=378 data-nosnippet>378</a></span><span class="kw">pub mod </span>vtor;
<a href=#379 id=379 data-nosnippet>379</a><span class="attr">#[doc = <span class="string">"AIRCR (rw) register accessor: Use the Application Interrupt and Reset Control Register to: determine data endianness, clear all active state information from debug halt mode, request a system reset.  
<a href=#380 id=380 data-nosnippet>380</a>
<a href=#381 id=381 data-nosnippet>381</a>You can [`read`](crate::generic::Reg::read) this register and get [`aircr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`aircr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#382 id=382 data-nosnippet>382</a>
<a href=#383 id=383 data-nosnippet>383</a>For information about available fields see [`mod@aircr`]
<a href=#384 id=384 data-nosnippet>384</a>module"</span>]
<a href=#385 id=385 data-nosnippet>385</a></span><span class="kw">pub type </span>AIRCR = <span class="kw">crate</span>::Reg&lt;aircr::AIRCR_SPEC&gt;;
<a href=#386 id=386 data-nosnippet>386</a><span class="attr">#[doc = <span class="string">"Use the Application Interrupt and Reset Control Register to: determine data endianness, clear all active state information from debug halt mode, request a system reset."</span>]
<a href=#387 id=387 data-nosnippet>387</a></span><span class="kw">pub mod </span>aircr;
<a href=#388 id=388 data-nosnippet>388</a><span class="attr">#[doc = <span class="string">"SCR (rw) register accessor: System Control Register. Use the System Control Register for power-management functions: signal to the system when the processor can enter a low power state, control how the processor enters and exits low power states.  
<a href=#389 id=389 data-nosnippet>389</a>
<a href=#390 id=390 data-nosnippet>390</a>You can [`read`](crate::generic::Reg::read) this register and get [`scr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`scr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#391 id=391 data-nosnippet>391</a>
<a href=#392 id=392 data-nosnippet>392</a>For information about available fields see [`mod@scr`]
<a href=#393 id=393 data-nosnippet>393</a>module"</span>]
<a href=#394 id=394 data-nosnippet>394</a></span><span class="kw">pub type </span>SCR = <span class="kw">crate</span>::Reg&lt;scr::SCR_SPEC&gt;;
<a href=#395 id=395 data-nosnippet>395</a><span class="attr">#[doc = <span class="string">"System Control Register. Use the System Control Register for power-management functions: signal to the system when the processor can enter a low power state, control how the processor enters and exits low power states."</span>]
<a href=#396 id=396 data-nosnippet>396</a></span><span class="kw">pub mod </span>scr;
<a href=#397 id=397 data-nosnippet>397</a><span class="attr">#[doc = <span class="string">"CCR (r) register accessor: The Configuration and Control Register permanently enables stack alignment and causes unaligned accesses to result in a Hard Fault.  
<a href=#398 id=398 data-nosnippet>398</a>
<a href=#399 id=399 data-nosnippet>399</a>You can [`read`](crate::generic::Reg::read) this register and get [`ccr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#400 id=400 data-nosnippet>400</a>
<a href=#401 id=401 data-nosnippet>401</a>For information about available fields see [`mod@ccr`]
<a href=#402 id=402 data-nosnippet>402</a>module"</span>]
<a href=#403 id=403 data-nosnippet>403</a></span><span class="kw">pub type </span>CCR = <span class="kw">crate</span>::Reg&lt;ccr::CCR_SPEC&gt;;
<a href=#404 id=404 data-nosnippet>404</a><span class="attr">#[doc = <span class="string">"The Configuration and Control Register permanently enables stack alignment and causes unaligned accesses to result in a Hard Fault."</span>]
<a href=#405 id=405 data-nosnippet>405</a></span><span class="kw">pub mod </span>ccr;
<a href=#406 id=406 data-nosnippet>406</a><span class="attr">#[doc = <span class="string">"SHPR2 (rw) register accessor: System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 2 to set the priority of SVCall.  
<a href=#407 id=407 data-nosnippet>407</a>
<a href=#408 id=408 data-nosnippet>408</a>You can [`read`](crate::generic::Reg::read) this register and get [`shpr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`shpr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#409 id=409 data-nosnippet>409</a>
<a href=#410 id=410 data-nosnippet>410</a>For information about available fields see [`mod@shpr2`]
<a href=#411 id=411 data-nosnippet>411</a>module"</span>]
<a href=#412 id=412 data-nosnippet>412</a></span><span class="kw">pub type </span>SHPR2 = <span class="kw">crate</span>::Reg&lt;shpr2::SHPR2_SPEC&gt;;
<a href=#413 id=413 data-nosnippet>413</a><span class="attr">#[doc = <span class="string">"System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 2 to set the priority of SVCall."</span>]
<a href=#414 id=414 data-nosnippet>414</a></span><span class="kw">pub mod </span>shpr2;
<a href=#415 id=415 data-nosnippet>415</a><span class="attr">#[doc = <span class="string">"SHPR3 (rw) register accessor: System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 3 to set the priority of PendSV and SysTick.  
<a href=#416 id=416 data-nosnippet>416</a>
<a href=#417 id=417 data-nosnippet>417</a>You can [`read`](crate::generic::Reg::read) this register and get [`shpr3::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`shpr3::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#418 id=418 data-nosnippet>418</a>
<a href=#419 id=419 data-nosnippet>419</a>For information about available fields see [`mod@shpr3`]
<a href=#420 id=420 data-nosnippet>420</a>module"</span>]
<a href=#421 id=421 data-nosnippet>421</a></span><span class="kw">pub type </span>SHPR3 = <span class="kw">crate</span>::Reg&lt;shpr3::SHPR3_SPEC&gt;;
<a href=#422 id=422 data-nosnippet>422</a><span class="attr">#[doc = <span class="string">"System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 3 to set the priority of PendSV and SysTick."</span>]
<a href=#423 id=423 data-nosnippet>423</a></span><span class="kw">pub mod </span>shpr3;
<a href=#424 id=424 data-nosnippet>424</a><span class="attr">#[doc = <span class="string">"SHCSR (rw) register accessor: Use the System Handler Control and State Register to determine or clear the pending status of SVCall.  
<a href=#425 id=425 data-nosnippet>425</a>
<a href=#426 id=426 data-nosnippet>426</a>You can [`read`](crate::generic::Reg::read) this register and get [`shcsr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`shcsr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#427 id=427 data-nosnippet>427</a>
<a href=#428 id=428 data-nosnippet>428</a>For information about available fields see [`mod@shcsr`]
<a href=#429 id=429 data-nosnippet>429</a>module"</span>]
<a href=#430 id=430 data-nosnippet>430</a></span><span class="kw">pub type </span>SHCSR = <span class="kw">crate</span>::Reg&lt;shcsr::SHCSR_SPEC&gt;;
<a href=#431 id=431 data-nosnippet>431</a><span class="attr">#[doc = <span class="string">"Use the System Handler Control and State Register to determine or clear the pending status of SVCall."</span>]
<a href=#432 id=432 data-nosnippet>432</a></span><span class="kw">pub mod </span>shcsr;
<a href=#433 id=433 data-nosnippet>433</a><span class="attr">#[doc = <span class="string">"MPU_TYPE (r) register accessor: Read the MPU Type Register to determine if the processor implements an MPU, and how many regions the MPU supports.  
<a href=#434 id=434 data-nosnippet>434</a>
<a href=#435 id=435 data-nosnippet>435</a>You can [`read`](crate::generic::Reg::read) this register and get [`mpu_type::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#436 id=436 data-nosnippet>436</a>
<a href=#437 id=437 data-nosnippet>437</a>For information about available fields see [`mod@mpu_type`]
<a href=#438 id=438 data-nosnippet>438</a>module"</span>]
<a href=#439 id=439 data-nosnippet>439</a></span><span class="kw">pub type </span>MPU_TYPE = <span class="kw">crate</span>::Reg&lt;mpu_type::MPU_TYPE_SPEC&gt;;
<a href=#440 id=440 data-nosnippet>440</a><span class="attr">#[doc = <span class="string">"Read the MPU Type Register to determine if the processor implements an MPU, and how many regions the MPU supports."</span>]
<a href=#441 id=441 data-nosnippet>441</a></span><span class="kw">pub mod </span>mpu_type;
<a href=#442 id=442 data-nosnippet>442</a><span class="attr">#[doc = <span class="string">"MPU_CTRL (rw) register accessor: Use the MPU Control Register to enable and disable the MPU, and to control whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults and NMIs.  
<a href=#443 id=443 data-nosnippet>443</a>
<a href=#444 id=444 data-nosnippet>444</a>You can [`read`](crate::generic::Reg::read) this register and get [`mpu_ctrl::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`mpu_ctrl::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#445 id=445 data-nosnippet>445</a>
<a href=#446 id=446 data-nosnippet>446</a>For information about available fields see [`mod@mpu_ctrl`]
<a href=#447 id=447 data-nosnippet>447</a>module"</span>]
<a href=#448 id=448 data-nosnippet>448</a></span><span class="kw">pub type </span>MPU_CTRL = <span class="kw">crate</span>::Reg&lt;mpu_ctrl::MPU_CTRL_SPEC&gt;;
<a href=#449 id=449 data-nosnippet>449</a><span class="attr">#[doc = <span class="string">"Use the MPU Control Register to enable and disable the MPU, and to control whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults and NMIs."</span>]
<a href=#450 id=450 data-nosnippet>450</a></span><span class="kw">pub mod </span>mpu_ctrl;
<a href=#451 id=451 data-nosnippet>451</a><span class="attr">#[doc = <span class="string">"MPU_RNR (rw) register accessor: Use the MPU Region Number Register to select the region currently accessed by MPU_RBAR and MPU_RASR.  
<a href=#452 id=452 data-nosnippet>452</a>
<a href=#453 id=453 data-nosnippet>453</a>You can [`read`](crate::generic::Reg::read) this register and get [`mpu_rnr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`mpu_rnr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#454 id=454 data-nosnippet>454</a>
<a href=#455 id=455 data-nosnippet>455</a>For information about available fields see [`mod@mpu_rnr`]
<a href=#456 id=456 data-nosnippet>456</a>module"</span>]
<a href=#457 id=457 data-nosnippet>457</a></span><span class="kw">pub type </span>MPU_RNR = <span class="kw">crate</span>::Reg&lt;mpu_rnr::MPU_RNR_SPEC&gt;;
<a href=#458 id=458 data-nosnippet>458</a><span class="attr">#[doc = <span class="string">"Use the MPU Region Number Register to select the region currently accessed by MPU_RBAR and MPU_RASR."</span>]
<a href=#459 id=459 data-nosnippet>459</a></span><span class="kw">pub mod </span>mpu_rnr;
<a href=#460 id=460 data-nosnippet>460</a><span class="attr">#[doc = <span class="string">"MPU_RBAR (rw) register accessor: Read the MPU Region Base Address Register to determine the base address of the region identified by MPU_RNR. Write to update the base address of said region or that of a specified region, with whose number MPU_RNR will also be updated.  
<a href=#461 id=461 data-nosnippet>461</a>
<a href=#462 id=462 data-nosnippet>462</a>You can [`read`](crate::generic::Reg::read) this register and get [`mpu_rbar::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`mpu_rbar::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#463 id=463 data-nosnippet>463</a>
<a href=#464 id=464 data-nosnippet>464</a>For information about available fields see [`mod@mpu_rbar`]
<a href=#465 id=465 data-nosnippet>465</a>module"</span>]
<a href=#466 id=466 data-nosnippet>466</a></span><span class="kw">pub type </span>MPU_RBAR = <span class="kw">crate</span>::Reg&lt;mpu_rbar::MPU_RBAR_SPEC&gt;;
<a href=#467 id=467 data-nosnippet>467</a><span class="attr">#[doc = <span class="string">"Read the MPU Region Base Address Register to determine the base address of the region identified by MPU_RNR. Write to update the base address of said region or that of a specified region, with whose number MPU_RNR will also be updated."</span>]
<a href=#468 id=468 data-nosnippet>468</a></span><span class="kw">pub mod </span>mpu_rbar;
<a href=#469 id=469 data-nosnippet>469</a><span class="attr">#[doc = <span class="string">"MPU_RASR (rw) register accessor: Use the MPU Region Attribute and Size Register to define the size, access behaviour and memory type of the region identified by MPU_RNR, and enable that region.  
<a href=#470 id=470 data-nosnippet>470</a>
<a href=#471 id=471 data-nosnippet>471</a>You can [`read`](crate::generic::Reg::read) this register and get [`mpu_rasr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`mpu_rasr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#472 id=472 data-nosnippet>472</a>
<a href=#473 id=473 data-nosnippet>473</a>For information about available fields see [`mod@mpu_rasr`]
<a href=#474 id=474 data-nosnippet>474</a>module"</span>]
<a href=#475 id=475 data-nosnippet>475</a></span><span class="kw">pub type </span>MPU_RASR = <span class="kw">crate</span>::Reg&lt;mpu_rasr::MPU_RASR_SPEC&gt;;
<a href=#476 id=476 data-nosnippet>476</a><span class="attr">#[doc = <span class="string">"Use the MPU Region Attribute and Size Register to define the size, access behaviour and memory type of the region identified by MPU_RNR, and enable that region."</span>]
<a href=#477 id=477 data-nosnippet>477</a></span><span class="kw">pub mod </span>mpu_rasr;</code></pre></div></section></main></body></html>