

================================================================
== Vivado HLS Report for 'compose_mac_frame'
================================================================
* Date:           Mon Nov  2 20:52:09 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.316 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1215|     1215| 12.150 us | 12.150 us |  1215|  1215|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                   |      140|      140|         2|          -|          -|    70|    no    |
        |- char_array_loop          |     1056|     1056|        11|          -|          -|    96|    no    |
        | + iter_through_byte_loop  |        8|        8|         1|          -|          -|     8|    no    |
        |- Loop 3                   |        4|        4|         1|          -|          -|     4|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 16 
15 --> 14 
16 --> 17 19 
17 --> 18 
18 --> 18 16 
19 --> 19 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.22>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mac_frame_addr_2 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 0" [fyp/compose_mac_frame.c:8->fyp/compose_mac_frame.c:63]   --->   Operation 20 'getelementptr' 'mac_frame_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.22ns)   --->   "store i8 17, i8* %mac_frame_addr_2, align 1" [fyp/compose_mac_frame.c:16->fyp/compose_mac_frame.c:63]   --->   Operation 21 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mac_frame_addr_3 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 1" [fyp/compose_mac_frame.c:17->fyp/compose_mac_frame.c:63]   --->   Operation 22 'getelementptr' 'mac_frame_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.22ns)   --->   "store i8 0, i8* %mac_frame_addr_3, align 1" [fyp/compose_mac_frame.c:17->fyp/compose_mac_frame.c:63]   --->   Operation 23 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%mac_frame_addr_4 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 2" [fyp/compose_mac_frame.c:19->fyp/compose_mac_frame.c:63]   --->   Operation 24 'getelementptr' 'mac_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.22ns)   --->   "store i8 0, i8* %mac_frame_addr_4, align 1" [fyp/compose_mac_frame.c:19->fyp/compose_mac_frame.c:63]   --->   Operation 25 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%mac_frame_addr_5 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 3" [fyp/compose_mac_frame.c:20->fyp/compose_mac_frame.c:63]   --->   Operation 26 'getelementptr' 'mac_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.22ns)   --->   "store i8 0, i8* %mac_frame_addr_5, align 1" [fyp/compose_mac_frame.c:20->fyp/compose_mac_frame.c:63]   --->   Operation 27 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 2.22>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%mac_frame_addr_6 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 4" [fyp/compose_mac_frame.c:22->fyp/compose_mac_frame.c:63]   --->   Operation 28 'getelementptr' 'mac_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.22ns)   --->   "store i8 -1, i8* %mac_frame_addr_6, align 1" [fyp/compose_mac_frame.c:22->fyp/compose_mac_frame.c:63]   --->   Operation 29 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%mac_frame_addr_7 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 5" [fyp/compose_mac_frame.c:23->fyp/compose_mac_frame.c:63]   --->   Operation 30 'getelementptr' 'mac_frame_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.22ns)   --->   "store i8 -1, i8* %mac_frame_addr_7, align 1" [fyp/compose_mac_frame.c:23->fyp/compose_mac_frame.c:63]   --->   Operation 31 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 2.22>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%mac_frame_addr_8 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 6" [fyp/compose_mac_frame.c:24->fyp/compose_mac_frame.c:63]   --->   Operation 32 'getelementptr' 'mac_frame_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (2.22ns)   --->   "store i8 -1, i8* %mac_frame_addr_8, align 1" [fyp/compose_mac_frame.c:24->fyp/compose_mac_frame.c:63]   --->   Operation 33 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%mac_frame_addr_9 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 7" [fyp/compose_mac_frame.c:25->fyp/compose_mac_frame.c:63]   --->   Operation 34 'getelementptr' 'mac_frame_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.22ns)   --->   "store i8 -1, i8* %mac_frame_addr_9, align 1" [fyp/compose_mac_frame.c:25->fyp/compose_mac_frame.c:63]   --->   Operation 35 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 2.22>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%mac_frame_addr_10 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 8" [fyp/compose_mac_frame.c:26->fyp/compose_mac_frame.c:63]   --->   Operation 36 'getelementptr' 'mac_frame_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (2.22ns)   --->   "store i8 -1, i8* %mac_frame_addr_10, align 1" [fyp/compose_mac_frame.c:26->fyp/compose_mac_frame.c:63]   --->   Operation 37 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%mac_frame_addr_11 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 9" [fyp/compose_mac_frame.c:27->fyp/compose_mac_frame.c:63]   --->   Operation 38 'getelementptr' 'mac_frame_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (2.22ns)   --->   "store i8 -1, i8* %mac_frame_addr_11, align 1" [fyp/compose_mac_frame.c:27->fyp/compose_mac_frame.c:63]   --->   Operation 39 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 2.22>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%mac_frame_addr_12 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 10" [fyp/compose_mac_frame.c:29->fyp/compose_mac_frame.c:63]   --->   Operation 40 'getelementptr' 'mac_frame_addr_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (2.22ns)   --->   "store i8 -1, i8* %mac_frame_addr_12, align 1" [fyp/compose_mac_frame.c:29->fyp/compose_mac_frame.c:63]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%mac_frame_addr_13 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 11" [fyp/compose_mac_frame.c:30->fyp/compose_mac_frame.c:63]   --->   Operation 42 'getelementptr' 'mac_frame_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (2.22ns)   --->   "store i8 -85, i8* %mac_frame_addr_13, align 1" [fyp/compose_mac_frame.c:30->fyp/compose_mac_frame.c:63]   --->   Operation 43 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 2.22>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%mac_frame_addr_14 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 12" [fyp/compose_mac_frame.c:31->fyp/compose_mac_frame.c:63]   --->   Operation 44 'getelementptr' 'mac_frame_addr_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (2.22ns)   --->   "store i8 -68, i8* %mac_frame_addr_14, align 1" [fyp/compose_mac_frame.c:31->fyp/compose_mac_frame.c:63]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%mac_frame_addr_15 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 13" [fyp/compose_mac_frame.c:32->fyp/compose_mac_frame.c:63]   --->   Operation 46 'getelementptr' 'mac_frame_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (2.22ns)   --->   "store i8 -51, i8* %mac_frame_addr_15, align 1" [fyp/compose_mac_frame.c:32->fyp/compose_mac_frame.c:63]   --->   Operation 47 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 8 <SV = 7> <Delay = 2.22>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%mac_frame_addr_16 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 14" [fyp/compose_mac_frame.c:33->fyp/compose_mac_frame.c:63]   --->   Operation 48 'getelementptr' 'mac_frame_addr_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (2.22ns)   --->   "store i8 -34, i8* %mac_frame_addr_16, align 1" [fyp/compose_mac_frame.c:33->fyp/compose_mac_frame.c:63]   --->   Operation 49 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%mac_frame_addr_17 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 15" [fyp/compose_mac_frame.c:34->fyp/compose_mac_frame.c:63]   --->   Operation 50 'getelementptr' 'mac_frame_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (2.22ns)   --->   "store i8 -17, i8* %mac_frame_addr_17, align 1" [fyp/compose_mac_frame.c:34->fyp/compose_mac_frame.c:63]   --->   Operation 51 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 9 <SV = 8> <Delay = 2.22>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%mac_frame_addr_18 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 16" [fyp/compose_mac_frame.c:36->fyp/compose_mac_frame.c:63]   --->   Operation 52 'getelementptr' 'mac_frame_addr_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (2.22ns)   --->   "store i8 -1, i8* %mac_frame_addr_18, align 1" [fyp/compose_mac_frame.c:36->fyp/compose_mac_frame.c:63]   --->   Operation 53 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%mac_frame_addr_19 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 17" [fyp/compose_mac_frame.c:37->fyp/compose_mac_frame.c:63]   --->   Operation 54 'getelementptr' 'mac_frame_addr_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (2.22ns)   --->   "store i8 -1, i8* %mac_frame_addr_19, align 1" [fyp/compose_mac_frame.c:37->fyp/compose_mac_frame.c:63]   --->   Operation 55 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 10 <SV = 9> <Delay = 2.22>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%mac_frame_addr_20 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 18" [fyp/compose_mac_frame.c:38->fyp/compose_mac_frame.c:63]   --->   Operation 56 'getelementptr' 'mac_frame_addr_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (2.22ns)   --->   "store i8 -1, i8* %mac_frame_addr_20, align 1" [fyp/compose_mac_frame.c:38->fyp/compose_mac_frame.c:63]   --->   Operation 57 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%mac_frame_addr_21 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 19" [fyp/compose_mac_frame.c:39->fyp/compose_mac_frame.c:63]   --->   Operation 58 'getelementptr' 'mac_frame_addr_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (2.22ns)   --->   "store i8 -1, i8* %mac_frame_addr_21, align 1" [fyp/compose_mac_frame.c:39->fyp/compose_mac_frame.c:63]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 11 <SV = 10> <Delay = 2.22>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%mac_frame_addr_22 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 20" [fyp/compose_mac_frame.c:40->fyp/compose_mac_frame.c:63]   --->   Operation 60 'getelementptr' 'mac_frame_addr_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (2.22ns)   --->   "store i8 -1, i8* %mac_frame_addr_22, align 1" [fyp/compose_mac_frame.c:40->fyp/compose_mac_frame.c:63]   --->   Operation 61 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%mac_frame_addr_23 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 21" [fyp/compose_mac_frame.c:41->fyp/compose_mac_frame.c:63]   --->   Operation 62 'getelementptr' 'mac_frame_addr_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (2.22ns)   --->   "store i8 -1, i8* %mac_frame_addr_23, align 1" [fyp/compose_mac_frame.c:41->fyp/compose_mac_frame.c:63]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 12 <SV = 11> <Delay = 2.22>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%seqnumber_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %seqnumber)" [fyp/compose_mac_frame.c:60]   --->   Operation 64 'read' 'seqnumber_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%seq_num_l = trunc i12 %seqnumber_read to i8" [fyp/compose_mac_frame.c:43->fyp/compose_mac_frame.c:63]   --->   Operation 65 'trunc' 'seq_num_l' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %seqnumber_read, i32 8, i32 11)" [fyp/compose_mac_frame.c:44->fyp/compose_mac_frame.c:63]   --->   Operation 66 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%seq_num_h = zext i4 %tmp to i8" [fyp/compose_mac_frame.c:44->fyp/compose_mac_frame.c:63]   --->   Operation 67 'zext' 'seq_num_h' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%mac_frame_addr_24 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 22" [fyp/compose_mac_frame.c:46->fyp/compose_mac_frame.c:63]   --->   Operation 68 'getelementptr' 'mac_frame_addr_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (2.22ns)   --->   "store i8 %seq_num_h, i8* %mac_frame_addr_24, align 1" [fyp/compose_mac_frame.c:46->fyp/compose_mac_frame.c:63]   --->   Operation 69 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%mac_frame_addr_25 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 23" [fyp/compose_mac_frame.c:47->fyp/compose_mac_frame.c:63]   --->   Operation 70 'getelementptr' 'mac_frame_addr_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (2.22ns)   --->   "store i8 %seq_num_l, i8* %mac_frame_addr_25, align 1" [fyp/compose_mac_frame.c:47->fyp/compose_mac_frame.c:63]   --->   Operation 71 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 13 <SV = 12> <Delay = 2.22>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%up_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %up)" [fyp/compose_mac_frame.c:60]   --->   Operation 72 'read' 'up_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i4 %up_read to i3" [fyp/compose_mac_frame.c:50->fyp/compose_mac_frame.c:63]   --->   Operation 73 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%qos_h = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln50, i4 0)" [fyp/compose_mac_frame.c:50->fyp/compose_mac_frame.c:63]   --->   Operation 74 'bitconcatenate' 'qos_h' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%qos_h_1 = or i7 %qos_h, 4" [fyp/compose_mac_frame.c:51->fyp/compose_mac_frame.c:63]   --->   Operation 75 'or' 'qos_h_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i7 %qos_h_1 to i8" [fyp/compose_mac_frame.c:51->fyp/compose_mac_frame.c:63]   --->   Operation 76 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%mac_frame_addr_26 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 24" [fyp/compose_mac_frame.c:53->fyp/compose_mac_frame.c:63]   --->   Operation 77 'getelementptr' 'mac_frame_addr_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (2.22ns)   --->   "store i8 %zext_ln51, i8* %mac_frame_addr_26, align 1" [fyp/compose_mac_frame.c:53->fyp/compose_mac_frame.c:63]   --->   Operation 78 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%mac_frame_addr_27 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 25" [fyp/compose_mac_frame.c:54->fyp/compose_mac_frame.c:63]   --->   Operation 79 'getelementptr' 'mac_frame_addr_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (2.22ns)   --->   "store i8 0, i8* %mac_frame_addr_27, align 1" [fyp/compose_mac_frame.c:54->fyp/compose_mac_frame.c:63]   --->   Operation 80 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_13 : Operation 81 [1/1] (1.66ns)   --->   "br label %1" [fyp/compose_mac_frame.c:65]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.66>

State 14 <SV = 13> <Delay = 2.16>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 82 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (1.46ns)   --->   "%icmp_ln65 = icmp eq i7 %j_0, -58" [fyp/compose_mac_frame.c:65]   --->   Operation 83 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)"   --->   Operation 84 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (2.03ns)   --->   "%j = add i7 %j_0, 1" [fyp/compose_mac_frame.c:65]   --->   Operation 85 'add' 'j' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %.preheader.preheader, label %2" [fyp/compose_mac_frame.c:65]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i7 %j_0 to i64" [fyp/compose_mac_frame.c:66]   --->   Operation 87 'zext' 'zext_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [70 x i8]* %data, i64 0, i64 %zext_ln66" [fyp/compose_mac_frame.c:66]   --->   Operation 88 'getelementptr' 'data_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 89 [2/2] (2.16ns)   --->   "%data_load = load i8* %data_addr, align 1" [fyp/compose_mac_frame.c:66]   --->   Operation 89 'load' 'data_load' <Predicate = (!icmp_ln65)> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%crc = alloca i32"   --->   Operation 90 'alloca' 'crc' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (1.70ns)   --->   "store i32 -1, i32* %crc" [fyp/crc_32.c:8->fyp/compose_mac_frame.c:69]   --->   Operation 91 'store' <Predicate = (icmp_ln65)> <Delay = 1.70>
ST_14 : Operation 92 [1/1] (1.66ns)   --->   "br label %.preheader" [fyp/crc_32.c:8->fyp/compose_mac_frame.c:69]   --->   Operation 92 'br' <Predicate = (icmp_ln65)> <Delay = 1.66>

State 15 <SV = 14> <Delay = 4.39>
ST_15 : Operation 93 [1/2] (2.16ns)   --->   "%data_load = load i8* %data_addr, align 1" [fyp/compose_mac_frame.c:66]   --->   Operation 93 'load' 'data_load' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_15 : Operation 94 [1/1] (2.03ns)   --->   "%add_ln66 = add i7 %j_0, 26" [fyp/compose_mac_frame.c:66]   --->   Operation 94 'add' 'add_ln66' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i7 %add_ln66 to i64" [fyp/compose_mac_frame.c:66]   --->   Operation 95 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%mac_frame_addr = getelementptr [100 x i8]* %mac_frame, i64 0, i64 %zext_ln66_1" [fyp/compose_mac_frame.c:66]   --->   Operation 96 'getelementptr' 'mac_frame_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (2.22ns)   --->   "store i8 %data_load, i8* %mac_frame_addr, align 1" [fyp/compose_mac_frame.c:66]   --->   Operation 97 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "br label %1" [fyp/compose_mac_frame.c:65]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 14> <Delay = 2.22>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%i_0_i = phi i7 [ %i, %char_array_loop_end ], [ 0, %.preheader.preheader ]"   --->   Operation 99 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (1.46ns)   --->   "%icmp_ln8 = icmp eq i7 %i_0_i, -32" [fyp/crc_32.c:8->fyp/compose_mac_frame.c:69]   --->   Operation 100 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 101 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (2.03ns)   --->   "%i = add i7 %i_0_i, 1" [fyp/crc_32.c:8->fyp/compose_mac_frame.c:69]   --->   Operation 102 'add' 'i' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %calc_crc.exit, label %char_array_loop_begin" [fyp/crc_32.c:8->fyp/compose_mac_frame.c:69]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i7 %i_0_i to i64" [fyp/crc_32.c:9->fyp/compose_mac_frame.c:69]   --->   Operation 104 'zext' 'zext_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%mac_frame_addr_28 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 %zext_ln9" [fyp/crc_32.c:9->fyp/compose_mac_frame.c:69]   --->   Operation 105 'getelementptr' 'mac_frame_addr_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 106 [2/2] (2.22ns)   --->   "%mac_frame_load = load i8* %mac_frame_addr_28, align 1" [fyp/crc_32.c:9->fyp/compose_mac_frame.c:69]   --->   Operation 106 'load' 'mac_frame_load' <Predicate = (!icmp_ln8)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%crc_load_1 = load i32* %crc" [fyp/compose_mac_frame.c:70]   --->   Operation 107 'load' 'crc_load_1' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.99ns)   --->   "%crc_1 = xor i32 %crc_load_1, -1" [fyp/compose_mac_frame.c:70]   --->   Operation 108 'xor' 'crc_1' <Predicate = (icmp_ln8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/1] (1.66ns)   --->   "br label %5" [fyp/compose_mac_frame.c:72]   --->   Operation 109 'br' <Predicate = (icmp_ln8)> <Delay = 1.66>

State 17 <SV = 15> <Delay = 4.93>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%crc_load = load i32* %crc" [fyp/crc_32.c:10->fyp/compose_mac_frame.c:69]   --->   Operation 110 'load' 'crc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str) nounwind" [fyp/crc_32.c:8->fyp/compose_mac_frame.c:69]   --->   Operation 111 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str)" [fyp/crc_32.c:8->fyp/compose_mac_frame.c:69]   --->   Operation 112 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/2] (2.22ns)   --->   "%mac_frame_load = load i8* %mac_frame_addr_28, align 1" [fyp/crc_32.c:9->fyp/compose_mac_frame.c:69]   --->   Operation 113 'load' 'mac_frame_load' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %mac_frame_load, i24 0)" [fyp/crc_32.c:10->fyp/compose_mac_frame.c:69]   --->   Operation 114 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (0.99ns)   --->   "%remainder = xor i32 %shl_ln, %crc_load" [fyp/crc_32.c:10->fyp/compose_mac_frame.c:69]   --->   Operation 115 'xor' 'remainder' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 116 [1/1] (1.70ns)   --->   "store i32 %remainder, i32* %crc" [fyp/crc_32.c:11->fyp/compose_mac_frame.c:69]   --->   Operation 116 'store' <Predicate = true> <Delay = 1.70>
ST_17 : Operation 117 [1/1] (1.66ns)   --->   "br label %3" [fyp/crc_32.c:11->fyp/compose_mac_frame.c:69]   --->   Operation 117 'br' <Predicate = true> <Delay = 1.66>

State 18 <SV = 16> <Delay = 2.70>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%j_0_i = phi i4 [ 0, %char_array_loop_begin ], [ %j_1, %4 ]"   --->   Operation 118 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (1.44ns)   --->   "%icmp_ln11 = icmp eq i4 %j_0_i, -8" [fyp/crc_32.c:11->fyp/compose_mac_frame.c:69]   --->   Operation 119 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 120 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (1.77ns)   --->   "%j_1 = add i4 %j_0_i, 1" [fyp/crc_32.c:11->fyp/compose_mac_frame.c:69]   --->   Operation 121 'add' 'j_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %char_array_loop_end, label %4" [fyp/crc_32.c:11->fyp/compose_mac_frame.c:69]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%crc_load_2 = load i32* %crc" [fyp/crc_32.c:13->fyp/compose_mac_frame.c:69]   --->   Operation 123 'load' 'crc_load_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str1) nounwind" [fyp/crc_32.c:11->fyp/compose_mac_frame.c:69]   --->   Operation 124 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node remainder_3)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %crc_load_2, i32 31)" [fyp/crc_32.c:12->fyp/compose_mac_frame.c:69]   --->   Operation 125 'bitselect' 'tmp_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%remainder_1 = shl i32 %crc_load_2, 1" [fyp/crc_32.c:13->fyp/compose_mac_frame.c:69]   --->   Operation 126 'shl' 'remainder_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node remainder_3)   --->   "%remainder_2 = xor i32 %remainder_1, 79764919" [fyp/crc_32.c:13->fyp/compose_mac_frame.c:69]   --->   Operation 127 'xor' 'remainder_2' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 128 [1/1] (0.99ns) (out node of the LUT)   --->   "%remainder_3 = select i1 %tmp_7, i32 %remainder_2, i32 %remainder_1" [fyp/crc_32.c:12->fyp/compose_mac_frame.c:69]   --->   Operation 128 'select' 'remainder_3' <Predicate = (!icmp_ln11)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 129 [1/1] (1.70ns)   --->   "store i32 %remainder_3, i32* %crc" [fyp/crc_32.c:11->fyp/compose_mac_frame.c:69]   --->   Operation 129 'store' <Predicate = (!icmp_ln11)> <Delay = 1.70>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "br label %3" [fyp/crc_32.c:11->fyp/compose_mac_frame.c:69]   --->   Operation 130 'br' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str, i32 %tmp_i)" [fyp/crc_32.c:20->fyp/compose_mac_frame.c:69]   --->   Operation 131 'specregionend' 'empty_41' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "br label %.preheader" [fyp/crc_32.c:8->fyp/compose_mac_frame.c:69]   --->   Operation 132 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 19 <SV = 15> <Delay = 6.31>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ 0, %calc_crc.exit ], [ %k, %6 ]"   --->   Operation 133 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i3 %k_0 to i6" [fyp/compose_mac_frame.c:72]   --->   Operation 134 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (1.18ns)   --->   "%icmp_ln72 = icmp eq i3 %k_0, -4" [fyp/compose_mac_frame.c:72]   --->   Operation 135 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 136 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (1.68ns)   --->   "%k = add i3 %k_0, 1" [fyp/compose_mac_frame.c:72]   --->   Operation 137 'add' 'k' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %7, label %6" [fyp/compose_mac_frame.c:72]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i3 %k_0 to i2" [fyp/compose_mac_frame.c:73]   --->   Operation 139 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln73, i3 0)" [fyp/compose_mac_frame.c:73]   --->   Operation 140 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i5 %shl_ln1 to i32" [fyp/compose_mac_frame.c:73]   --->   Operation 141 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (4.08ns)   --->   "%lshr_ln73 = lshr i32 %crc_1, %zext_ln73_1" [fyp/compose_mac_frame.c:73]   --->   Operation 142 'lshr' 'lshr_ln73' <Predicate = (!icmp_ln72)> <Delay = 4.08> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i32 %lshr_ln73 to i8" [fyp/compose_mac_frame.c:73]   --->   Operation 143 'trunc' 'trunc_ln73_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (1.94ns)   --->   "%sub_ln73 = sub i6 -29, %zext_ln72" [fyp/compose_mac_frame.c:73]   --->   Operation 144 'sub' 'sub_ln73' <Predicate = (!icmp_ln72)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i6 %sub_ln73 to i7" [fyp/compose_mac_frame.c:73]   --->   Operation 145 'sext' 'sext_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i7 %sext_ln73 to i64" [fyp/compose_mac_frame.c:73]   --->   Operation 146 'zext' 'zext_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%mac_frame_addr_1 = getelementptr [100 x i8]* %mac_frame, i64 0, i64 %zext_ln73" [fyp/compose_mac_frame.c:73]   --->   Operation 147 'getelementptr' 'mac_frame_addr_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (2.22ns)   --->   "store i8 %trunc_ln73_1, i8* %mac_frame_addr_1, align 1" [fyp/compose_mac_frame.c:73]   --->   Operation 148 'store' <Predicate = (!icmp_ln72)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "br label %5" [fyp/compose_mac_frame.c:72]   --->   Operation 149 'br' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "ret void" [fyp/compose_mac_frame.c:76]   --->   Operation 150 'ret' <Predicate = (icmp_ln72)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.23ns
The critical path consists of the following:
	'getelementptr' operation ('mac_frame_addr_2', fyp/compose_mac_frame.c:8->fyp/compose_mac_frame.c:63) [7]  (0 ns)
	'store' operation ('store_ln16', fyp/compose_mac_frame.c:16->fyp/compose_mac_frame.c:63) of constant 17 on array 'mac_frame' [8]  (2.23 ns)

 <State 2>: 2.23ns
The critical path consists of the following:
	'getelementptr' operation ('mac_frame_addr_4', fyp/compose_mac_frame.c:19->fyp/compose_mac_frame.c:63) [11]  (0 ns)
	'store' operation ('store_ln19', fyp/compose_mac_frame.c:19->fyp/compose_mac_frame.c:63) of constant 0 on array 'mac_frame' [12]  (2.23 ns)

 <State 3>: 2.23ns
The critical path consists of the following:
	'getelementptr' operation ('mac_frame_addr_6', fyp/compose_mac_frame.c:22->fyp/compose_mac_frame.c:63) [15]  (0 ns)
	'store' operation ('store_ln22', fyp/compose_mac_frame.c:22->fyp/compose_mac_frame.c:63) of constant 255 on array 'mac_frame' [16]  (2.23 ns)

 <State 4>: 2.23ns
The critical path consists of the following:
	'getelementptr' operation ('mac_frame_addr_8', fyp/compose_mac_frame.c:24->fyp/compose_mac_frame.c:63) [19]  (0 ns)
	'store' operation ('store_ln24', fyp/compose_mac_frame.c:24->fyp/compose_mac_frame.c:63) of constant 255 on array 'mac_frame' [20]  (2.23 ns)

 <State 5>: 2.23ns
The critical path consists of the following:
	'getelementptr' operation ('mac_frame_addr_10', fyp/compose_mac_frame.c:26->fyp/compose_mac_frame.c:63) [23]  (0 ns)
	'store' operation ('store_ln26', fyp/compose_mac_frame.c:26->fyp/compose_mac_frame.c:63) of constant 255 on array 'mac_frame' [24]  (2.23 ns)

 <State 6>: 2.23ns
The critical path consists of the following:
	'getelementptr' operation ('mac_frame_addr_12', fyp/compose_mac_frame.c:29->fyp/compose_mac_frame.c:63) [27]  (0 ns)
	'store' operation ('store_ln29', fyp/compose_mac_frame.c:29->fyp/compose_mac_frame.c:63) of constant 255 on array 'mac_frame' [28]  (2.23 ns)

 <State 7>: 2.23ns
The critical path consists of the following:
	'getelementptr' operation ('mac_frame_addr_14', fyp/compose_mac_frame.c:31->fyp/compose_mac_frame.c:63) [31]  (0 ns)
	'store' operation ('store_ln31', fyp/compose_mac_frame.c:31->fyp/compose_mac_frame.c:63) of constant 188 on array 'mac_frame' [32]  (2.23 ns)

 <State 8>: 2.23ns
The critical path consists of the following:
	'getelementptr' operation ('mac_frame_addr_16', fyp/compose_mac_frame.c:33->fyp/compose_mac_frame.c:63) [35]  (0 ns)
	'store' operation ('store_ln33', fyp/compose_mac_frame.c:33->fyp/compose_mac_frame.c:63) of constant 222 on array 'mac_frame' [36]  (2.23 ns)

 <State 9>: 2.23ns
The critical path consists of the following:
	'getelementptr' operation ('mac_frame_addr_18', fyp/compose_mac_frame.c:36->fyp/compose_mac_frame.c:63) [39]  (0 ns)
	'store' operation ('store_ln36', fyp/compose_mac_frame.c:36->fyp/compose_mac_frame.c:63) of constant 255 on array 'mac_frame' [40]  (2.23 ns)

 <State 10>: 2.23ns
The critical path consists of the following:
	'getelementptr' operation ('mac_frame_addr_20', fyp/compose_mac_frame.c:38->fyp/compose_mac_frame.c:63) [43]  (0 ns)
	'store' operation ('store_ln38', fyp/compose_mac_frame.c:38->fyp/compose_mac_frame.c:63) of constant 255 on array 'mac_frame' [44]  (2.23 ns)

 <State 11>: 2.23ns
The critical path consists of the following:
	'getelementptr' operation ('mac_frame_addr_22', fyp/compose_mac_frame.c:40->fyp/compose_mac_frame.c:63) [47]  (0 ns)
	'store' operation ('store_ln40', fyp/compose_mac_frame.c:40->fyp/compose_mac_frame.c:63) of constant 255 on array 'mac_frame' [48]  (2.23 ns)

 <State 12>: 2.23ns
The critical path consists of the following:
	wire read on port 'seqnumber' (fyp/compose_mac_frame.c:60) [6]  (0 ns)
	'store' operation ('store_ln46', fyp/compose_mac_frame.c:46->fyp/compose_mac_frame.c:63) of variable 'seq_num_h', fyp/compose_mac_frame.c:44->fyp/compose_mac_frame.c:63 on array 'mac_frame' [55]  (2.23 ns)

 <State 13>: 2.23ns
The critical path consists of the following:
	wire read on port 'up' (fyp/compose_mac_frame.c:60) [5]  (0 ns)
	'or' operation ('qos_h', fyp/compose_mac_frame.c:51->fyp/compose_mac_frame.c:63) [60]  (0 ns)
	'store' operation ('store_ln53', fyp/compose_mac_frame.c:53->fyp/compose_mac_frame.c:63) of variable 'zext_ln51', fyp/compose_mac_frame.c:51->fyp/compose_mac_frame.c:63 on array 'mac_frame' [63]  (2.23 ns)

 <State 14>: 2.16ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', fyp/compose_mac_frame.c:65) [68]  (0 ns)
	'getelementptr' operation ('data_addr', fyp/compose_mac_frame.c:66) [75]  (0 ns)
	'load' operation ('data_load', fyp/compose_mac_frame.c:66) on array 'data' [76]  (2.16 ns)

 <State 15>: 4.39ns
The critical path consists of the following:
	'load' operation ('data_load', fyp/compose_mac_frame.c:66) on array 'data' [76]  (2.16 ns)
	'store' operation ('store_ln66', fyp/compose_mac_frame.c:66) of variable 'data_load', fyp/compose_mac_frame.c:66 on array 'mac_frame' [80]  (2.23 ns)

 <State 16>: 2.23ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fyp/crc_32.c:8->fyp/compose_mac_frame.c:69) [87]  (0 ns)
	'getelementptr' operation ('mac_frame_addr_28', fyp/crc_32.c:9->fyp/compose_mac_frame.c:69) [97]  (0 ns)
	'load' operation ('mac_frame_load', fyp/crc_32.c:9->fyp/compose_mac_frame.c:69) on array 'mac_frame' [98]  (2.23 ns)

 <State 17>: 4.93ns
The critical path consists of the following:
	'load' operation ('mac_frame_load', fyp/crc_32.c:9->fyp/compose_mac_frame.c:69) on array 'mac_frame' [98]  (2.23 ns)
	'xor' operation ('remainder', fyp/crc_32.c:10->fyp/compose_mac_frame.c:69) [100]  (0.995 ns)
	'store' operation ('store_ln11', fyp/crc_32.c:11->fyp/compose_mac_frame.c:69) of variable 'remainder', fyp/crc_32.c:10->fyp/compose_mac_frame.c:69 on local variable 'crc' [101]  (1.71 ns)

 <State 18>: 2.7ns
The critical path consists of the following:
	'load' operation ('crc_load_2', fyp/crc_32.c:13->fyp/compose_mac_frame.c:69) on local variable 'crc' [110]  (0 ns)
	'shl' operation ('remainder', fyp/crc_32.c:13->fyp/compose_mac_frame.c:69) [113]  (0 ns)
	'select' operation ('remainder', fyp/crc_32.c:12->fyp/compose_mac_frame.c:69) [115]  (0.995 ns)
	'store' operation ('store_ln11', fyp/crc_32.c:11->fyp/compose_mac_frame.c:69) of variable 'remainder', fyp/crc_32.c:12->fyp/compose_mac_frame.c:69 on local variable 'crc' [116]  (1.71 ns)

 <State 19>: 6.32ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', fyp/compose_mac_frame.c:72) [126]  (0 ns)
	'lshr' operation ('lshr_ln73', fyp/compose_mac_frame.c:73) [136]  (4.09 ns)
	'store' operation ('store_ln73', fyp/compose_mac_frame.c:73) of variable 'trunc_ln73_1', fyp/compose_mac_frame.c:73 on array 'mac_frame' [142]  (2.23 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
