vhdl xil_defaultlib  \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_proc_sys_reset_0_1/sim/UFBmod_TRX_TRX_proc_sys_reset_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_io_reset_counter_binary_0_1/sim/UFBmod_TRX_TRX_io_reset_counter_binary_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_blank_tx_c_shift_ram_0_1/sim/UFBmod_TRX_TRX_blank_tx_c_shift_ram_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_LVDS_util_ds_buf_0_1/util_ds_buf.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_LVDS_util_ds_buf_0_1/sim/UFBmod_TRX_TRX_LVDS_util_ds_buf_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_c_shift_ram_dly386_1_1/sim/UFBmod_TRX_c_shift_ram_dly386_1_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_cordic_rx09_1/sim/UFBmod_TRX_cordic_rx09_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_xfft_rx09_dly3459_1/sim/UFBmod_TRX_xfft_rx09_dly3459_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_window_rx09_re_mult_gen_0_1/sim/UFBmod_TRX_window_rx09_re_mult_gen_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_window_rx09_im_mult_gen_0_1/sim/UFBmod_TRX_window_rx09_im_mult_gen_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_PLL_util_ds_buf_0_1/sim/UFBmod_TRX_TRX_PLL_util_ds_buf_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx_4to1_c_counter_binary_0_1/sim/UFBmod_TRX_TRX_tx_4to1_c_counter_binary_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx0_re_xbip_multadd_0_1/sim/UFBmod_TRX_TRX_tx0_re_xbip_multadd_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx0_im_xbip_multadd_0_1/sim/UFBmod_TRX_TRX_tx0_im_xbip_multadd_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_CDC_dds_tx0_c_shift_ram_0_1/sim/UFBmod_TRX_TRX_CDC_dds_tx0_c_shift_ram_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_CDC_dds_tx1_c_shift_ram_0_1/sim/UFBmod_TRX_TRX_CDC_dds_tx1_c_shift_ram_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx1_re_xbip_multadd_0_1/sim/UFBmod_TRX_TRX_tx1_re_xbip_multadd_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx1_im_xbip_multadd_0_1/sim/UFBmod_TRX_TRX_tx1_im_xbip_multadd_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx1_dds_compiler_0_1/sim/UFBmod_TRX_TRX_tx1_dds_compiler_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_tx0_dds_compiler_0_1/sim/UFBmod_TRX_TRX_tx0_dds_compiler_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_CDC_ampt_tx0_c_shift_ram_0_1/sim/UFBmod_TRX_TRX_CDC_ampt_tx0_c_shift_ram_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_CDC_ampt_tx1_c_shift_ram_0_1/sim/UFBmod_TRX_TRX_CDC_ampt_tx1_c_shift_ram_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_pulldata_tx09_c_shift_ram_0_1/sim/UFBmod_TRX_pulldata_tx09_c_shift_ram_0_1.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_post_fft_rx09_ad_0_0/sim/UFBmod_TRX_TRX_post_fft_rx09_ad_0_0.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_c_shift_ram_0_0/sim/UFBmod_TRX_c_shift_ram_0_0.vhd" \
"../../../bd/UFBmod_TRX/ip/UFBmod_TRX_TRX_FIFO_Arbiter_0_0/sim/UFBmod_TRX_TRX_FIFO_Arbiter_0_0.vhd" \
"../../../bd/UFBmod_TRX/sim/UFBmod_TRX.vhd" \

nosort
