{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734088896646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734088896651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 06:21:36 2024 " "Processing started: Fri Dec 13 06:21:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734088896651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088896651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FINAL_PROJECT -c FINAL_PROJECT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FINAL_PROJECT -c FINAL_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088896651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734088897479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734088897480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE Piece_Mover.v(14) " "Verilog HDL Declaration information at Piece_Mover.v(14): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734088901503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piece_mover.v 1 1 " "Found 1 design units, including 1 entities, in source file piece_mover.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIECE_MOVER " "Found entity 1: PIECE_MOVER" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088901505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088901505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE Selector.v(11) " "Verilog HDL Declaration information at Selector.v(11): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Selector.v" "" { Text "D:/Final Project/Selector.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734088901506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.v 1 1 " "Found 1 design units, including 1 entities, in source file selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "Selector.v" "" { Text "D:/Final Project/Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088901506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088901506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setstatus.v 1 1 " "Found 1 design units, including 1 entities, in source file setstatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 setStatus " "Found entity 1: setStatus" {  } { { "setStatus.v" "" { Text "D:/Final Project/setStatus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088901507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088901507 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_driver.v(60) " "Verilog HDL information at vga_driver.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "vga_driver.v" "" { Text "D:/Final Project/vga_driver.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734088901510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "D:/Final Project/vga_driver.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088901510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088901510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_frame.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_frame.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_frame " "Found entity 1: vga_frame" {  } { { "vga_frame.v" "" { Text "D:/Final Project/vga_frame.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088901511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088901511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_frame_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_frame_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_frame_driver " "Found entity 1: vga_frame_driver" {  } { { "vga_frame_driver.v" "" { Text "D:/Final Project/vga_frame_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088901512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088901512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_drawer.v 1 1 " "Found 1 design units, including 1 entities, in source file board_drawer.v" { { "Info" "ISGN_ENTITY_NAME" "1 BOARD_DRAWER " "Found entity 1: BOARD_DRAWER" {  } { { "BOARD_DRAWER.v" "" { Text "D:/Final Project/BOARD_DRAWER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088901513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088901513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "legal_move_checker.v 0 0 " "Found 0 design units, including 0 entities, in source file legal_move_checker.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088901514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_negative.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_negative.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_negative " "Found entity 1: seven_segment_negative" {  } { { "seven_segment_negative.v" "" { Text "D:/Final Project/seven_segment_negative.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088901514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088901514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "D:/Final Project/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088901515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088901515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_decimal_vals_w_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file three_decimal_vals_w_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_decimal_vals_w_neg " "Found entity 1: three_decimal_vals_w_neg" {  } { { "three_decimal_vals_w_neg.v" "" { Text "D:/Final Project/three_decimal_vals_w_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088901521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088901521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_PROJECT " "Found entity 1: FINAL_PROJECT" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088901522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088901522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getstatus.v 1 1 " "Found 1 design units, including 1 entities, in source file getstatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 getStatus " "Found entity 1: getStatus" {  } { { "getStatus.v" "" { Text "D:/Final Project/getStatus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088901523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088901523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FINAL_PROJECT " "Elaborating entity \"FINAL_PROJECT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734088903711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 10 FINAL_PROJECT.v(109) " "Verilog HDL assignment warning at FINAL_PROJECT.v(109): truncated value with size 15 to match size of target (10)" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734088903712 "|FINAL_PROJECT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FINAL_PROJECT.v(295) " "Verilog HDL assignment warning at FINAL_PROJECT.v(295): truncated value with size 32 to match size of target (21)" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734088903713 "|FINAL_PROJECT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_frame_driver vga_frame_driver:my_frame_driver " "Elaborating entity \"vga_frame_driver\" for hierarchy \"vga_frame_driver:my_frame_driver\"" {  } { { "FINAL_PROJECT.v" "my_frame_driver" { Text "D:/Final Project/FINAL_PROJECT.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088903768 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_frame_driver.v(157) " "Verilog HDL Case Statement information at vga_frame_driver.v(157): all case item expressions in this case statement are onehot" {  } { { "vga_frame_driver.v" "" { Text "D:/Final Project/vga_frame_driver.v" 157 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734088903769 "|FINAL_PROJECT|vga_frame_driver:my_frame_driver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_frame_driver.v(214) " "Verilog HDL Case Statement information at vga_frame_driver.v(214): all case item expressions in this case statement are onehot" {  } { { "vga_frame_driver.v" "" { Text "D:/Final Project/vga_frame_driver.v" 214 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734088903771 "|FINAL_PROJECT|vga_frame_driver:my_frame_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_frame vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0 " "Elaborating entity \"vga_frame\" for hierarchy \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\"" {  } { { "vga_frame_driver.v" "vga_memory0" { Text "D:/Final Project/vga_frame_driver.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088904287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\"" {  } { { "vga_frame.v" "altsyncram_component" { Text "D:/Final Project/vga_frame.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088904363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\"" {  } { { "vga_frame.v" "" { Text "D:/Final Project/vga_frame.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088904405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088904406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088904406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image.mif " "Parameter \"init_file\" = \"image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088904406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088904406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088904406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088904406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088904406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088904406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088904406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088904406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088904406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088904406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088904406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088904406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088904406 ""}  } { { "vga_frame.v" "" { Text "D:/Final Project/vga_frame.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734088904406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1go1 " "Found entity 1: altsyncram_1go1" {  } { { "db/altsyncram_1go1.tdf" "" { Text "D:/Final Project/db/altsyncram_1go1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088904437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088904437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1go1 vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated " "Elaborating entity \"altsyncram_1go1\" for hierarchy \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088904438 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 14400 D:/Final Project/image.mif " "Memory depth (32768) in the design file differs from memory depth (14400) in the Memory Initialization File \"D:/Final Project/image.mif\" -- setting initial value for remaining addresses to 0" {  } { { "vga_frame.v" "" { Text "D:/Final Project/vga_frame.v" 86 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1734088904461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "D:/Final Project/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088905018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088905018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_1go1.tdf" "decode3" { Text "D:/Final Project/db/altsyncram_1go1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088905018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "D:/Final Project/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088905108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088905108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_1go1.tdf" "rden_decode" { Text "D:/Final Project/db/altsyncram_1go1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088905108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6hb " "Found entity 1: mux_6hb" {  } { { "db/mux_6hb.tdf" "" { Text "D:/Final Project/db/mux_6hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088905170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088905170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6hb vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated\|mux_6hb:mux2 " "Elaborating entity \"mux_6hb\" for hierarchy \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated\|mux_6hb:mux2\"" {  } { { "db/altsyncram_1go1.tdf" "mux2" { Text "D:/Final Project/db/altsyncram_1go1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088905171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_frame_driver:my_frame_driver\|vga_driver:the_vga " "Elaborating entity \"vga_driver\" for hierarchy \"vga_frame_driver:my_frame_driver\|vga_driver:the_vga\"" {  } { { "vga_frame_driver.v" "the_vga" { Text "D:/Final Project/vga_frame_driver.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088905227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOARD_DRAWER BOARD_DRAWER:b1 " "Elaborating entity \"BOARD_DRAWER\" for hierarchy \"BOARD_DRAWER:b1\"" {  } { { "FINAL_PROJECT.v" "b1" { Text "D:/Final Project/FINAL_PROJECT.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088905273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 BOARD_DRAWER.v(105) " "Verilog HDL assignment warning at BOARD_DRAWER.v(105): truncated value with size 32 to match size of target (11)" {  } { { "BOARD_DRAWER.v" "" { Text "D:/Final Project/BOARD_DRAWER.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734088905274 "|FINAL_PROJECT|BOARD_DRAWER:b1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getStatus BOARD_DRAWER:b1\|getStatus:g1 " "Elaborating entity \"getStatus\" for hierarchy \"BOARD_DRAWER:b1\|getStatus:g1\"" {  } { { "BOARD_DRAWER.v" "g1" { Text "D:/Final Project/BOARD_DRAWER.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088905328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_decimal_vals_w_neg three_decimal_vals_w_neg:display " "Elaborating entity \"three_decimal_vals_w_neg\" for hierarchy \"three_decimal_vals_w_neg:display\"" {  } { { "FINAL_PROJECT.v" "display" { Text "D:/Final Project/FINAL_PROJECT.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088905382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment three_decimal_vals_w_neg:display\|seven_segment:dig2 " "Elaborating entity \"seven_segment\" for hierarchy \"three_decimal_vals_w_neg:display\|seven_segment:dig2\"" {  } { { "three_decimal_vals_w_neg.v" "dig2" { Text "D:/Final Project/three_decimal_vals_w_neg.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088905444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_negative three_decimal_vals_w_neg:display\|seven_segment_negative:neg " "Elaborating entity \"seven_segment_negative\" for hierarchy \"three_decimal_vals_w_neg:display\|seven_segment_negative:neg\"" {  } { { "three_decimal_vals_w_neg.v" "neg" { Text "D:/Final Project/three_decimal_vals_w_neg.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088905492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIECE_MOVER PIECE_MOVER:p1 " "Elaborating entity \"PIECE_MOVER\" for hierarchy \"PIECE_MOVER:p1\"" {  } { { "FINAL_PROJECT.v" "p1" { Text "D:/Final Project/FINAL_PROJECT.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088905539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isLeft Piece_Mover.v(36) " "Verilog HDL or VHDL warning at Piece_Mover.v(36): object \"isLeft\" assigned a value but never read" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734088905539 "|FINAL_PROJECT|PIECE_MOVER:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Piece_Mover.v(200) " "Verilog HDL assignment warning at Piece_Mover.v(200): truncated value with size 32 to match size of target (6)" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734088905542 "|FINAL_PROJECT|PIECE_MOVER:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Piece_Mover.v(201) " "Verilog HDL assignment warning at Piece_Mover.v(201): truncated value with size 32 to match size of target (6)" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734088905542 "|FINAL_PROJECT|PIECE_MOVER:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Piece_Mover.v(298) " "Verilog HDL assignment warning at Piece_Mover.v(298): truncated value with size 32 to match size of target (6)" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734088905544 "|FINAL_PROJECT|PIECE_MOVER:p1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Piece_Mover.v(198) " "Verilog HDL Case Statement information at Piece_Mover.v(198): all case item expressions in this case statement are onehot" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734088905545 "|FINAL_PROJECT|PIECE_MOVER:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:s1 " "Elaborating entity \"selector\" for hierarchy \"selector:s1\"" {  } { { "FINAL_PROJECT.v" "s1" { Text "D:/Final Project/FINAL_PROJECT.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088906073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_af84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_af84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_af84 " "Found entity 1: altsyncram_af84" {  } { { "db/altsyncram_af84.tdf" "" { Text "D:/Final Project/db/altsyncram_af84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088910430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088910430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "D:/Final Project/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088910757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088910757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/Final Project/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088910884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088910884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ci " "Found entity 1: cntr_9ci" {  } { { "db/cntr_9ci.tdf" "" { Text "D:/Final Project/db/cntr_9ci.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088911058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088911058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "D:/Final Project/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088911119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088911119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "D:/Final Project/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088911229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088911229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "D:/Final Project/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088911595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088911595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/Final Project/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088912103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088912103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/Final Project/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088912649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088912649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/Final Project/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088912708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088912708 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088913492 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1734088914056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.12.13.06:21:55 Progress: Loading sldeb7a92d2/alt_sld_fab_wrapper_hw.tcl " "2024.12.13.06:21:55 Progress: Loading sldeb7a92d2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088915563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088916659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088916746 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088918036 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088918130 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088918216 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088918314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088918337 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088918359 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1734088919047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb7a92d2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb7a92d2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldeb7a92d2/alt_sld_fab.v" "" { Text "D:/Final Project/db/ip/sldeb7a92d2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088919189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088919189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088919240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088919240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088919242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088919242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088919284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088919284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088919337 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088919337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088919337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088919388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088919388 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BOARD_DRAWER:b1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BOARD_DRAWER:b1\|Mod0\"" {  } { { "BOARD_DRAWER.v" "Mod0" { Text "D:/Final Project/BOARD_DRAWER.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734088921581 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1734088921581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BOARD_DRAWER:b1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BOARD_DRAWER:b1\|lpm_divide:Mod0\"" {  } { { "BOARD_DRAWER.v" "" { Text "D:/Final Project/BOARD_DRAWER.v" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088921647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BOARD_DRAWER:b1\|lpm_divide:Mod0 " "Instantiated megafunction \"BOARD_DRAWER:b1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734088921647 ""}  } { { "BOARD_DRAWER.v" "" { Text "D:/Final Project/BOARD_DRAWER.v" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734088921647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p3m " "Found entity 1: lpm_divide_p3m" {  } { { "db/lpm_divide_p3m.tdf" "" { Text "D:/Final Project/db/lpm_divide_p3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088921668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088921668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/Final Project/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088921715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088921715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "D:/Final Project/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734088921776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088921776 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734088922015 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|updated_Player_turn PIECE_MOVER:p1\|updated_Player_turn~_emulated PIECE_MOVER:p1\|updated_Player_turn~1 " "Register \"PIECE_MOVER:p1\|updated_Player_turn\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|updated_Player_turn~_emulated\" and latch \"PIECE_MOVER:p1\|updated_Player_turn~1\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|updated_Player_turn"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[0\]\[0\] PIECE_MOVER:p1\|board_mem\[0\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[0\]\[0\]~1 " "Register \"PIECE_MOVER:p1\|board_mem\[0\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[0\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[0\]\[0\]~1\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[33\]\[1\] PIECE_MOVER:p1\|board_mem\[33\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[33\]\[1\]~5 " "Register \"PIECE_MOVER:p1\|board_mem\[33\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[33\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[33\]\[1\]~5\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[33][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[33\]\[2\] PIECE_MOVER:p1\|board_mem\[33\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[33\]\[2\]~9 " "Register \"PIECE_MOVER:p1\|board_mem\[33\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[33\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[33\]\[2\]~9\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[33][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[34\]\[0\] PIECE_MOVER:p1\|board_mem\[34\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[34\]\[0\]~13 " "Register \"PIECE_MOVER:p1\|board_mem\[34\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[34\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[34\]\[0\]~13\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[34][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[34\]\[1\] PIECE_MOVER:p1\|board_mem\[34\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[34\]\[1\]~17 " "Register \"PIECE_MOVER:p1\|board_mem\[34\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[34\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[34\]\[1\]~17\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[34][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[34\]\[2\] PIECE_MOVER:p1\|board_mem\[34\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[34\]\[2\]~21 " "Register \"PIECE_MOVER:p1\|board_mem\[34\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[34\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[34\]\[2\]~21\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[34][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[35\]\[0\] PIECE_MOVER:p1\|board_mem\[35\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[35\]\[0\]~25 " "Register \"PIECE_MOVER:p1\|board_mem\[35\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[35\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[35\]\[0\]~25\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[35][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[35\]\[1\] PIECE_MOVER:p1\|board_mem\[35\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[35\]\[1\]~29 " "Register \"PIECE_MOVER:p1\|board_mem\[35\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[35\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[35\]\[1\]~29\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[35][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[35\]\[2\] PIECE_MOVER:p1\|board_mem\[35\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[35\]\[2\]~33 " "Register \"PIECE_MOVER:p1\|board_mem\[35\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[35\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[35\]\[2\]~33\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[35][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[36\]\[0\] PIECE_MOVER:p1\|board_mem\[36\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[36\]\[0\]~37 " "Register \"PIECE_MOVER:p1\|board_mem\[36\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[36\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[36\]\[0\]~37\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[36][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[36\]\[1\] PIECE_MOVER:p1\|board_mem\[36\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[36\]\[1\]~41 " "Register \"PIECE_MOVER:p1\|board_mem\[36\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[36\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[36\]\[1\]~41\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[36][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[3\]\[1\] PIECE_MOVER:p1\|board_mem\[3\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[3\]\[1\]~45 " "Register \"PIECE_MOVER:p1\|board_mem\[3\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[3\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[3\]\[1\]~45\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[36\]\[2\] PIECE_MOVER:p1\|board_mem\[36\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[36\]\[2\]~49 " "Register \"PIECE_MOVER:p1\|board_mem\[36\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[36\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[36\]\[2\]~49\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[36][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[37\]\[0\] PIECE_MOVER:p1\|board_mem\[37\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[37\]\[0\]~53 " "Register \"PIECE_MOVER:p1\|board_mem\[37\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[37\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[37\]\[0\]~53\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[37][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[37\]\[1\] PIECE_MOVER:p1\|board_mem\[37\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[37\]\[1\]~57 " "Register \"PIECE_MOVER:p1\|board_mem\[37\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[37\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[37\]\[1\]~57\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[37][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[37\]\[2\] PIECE_MOVER:p1\|board_mem\[37\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[37\]\[2\]~61 " "Register \"PIECE_MOVER:p1\|board_mem\[37\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[37\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[37\]\[2\]~61\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[37][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[38\]\[0\] PIECE_MOVER:p1\|board_mem\[38\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[38\]\[0\]~65 " "Register \"PIECE_MOVER:p1\|board_mem\[38\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[38\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[38\]\[0\]~65\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[38][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[38\]\[1\] PIECE_MOVER:p1\|board_mem\[38\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[38\]\[1\]~69 " "Register \"PIECE_MOVER:p1\|board_mem\[38\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[38\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[38\]\[1\]~69\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[38][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[38\]\[2\] PIECE_MOVER:p1\|board_mem\[38\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[38\]\[2\]~73 " "Register \"PIECE_MOVER:p1\|board_mem\[38\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[38\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[38\]\[2\]~73\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[38][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[39\]\[0\] PIECE_MOVER:p1\|board_mem\[39\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[39\]\[0\]~77 " "Register \"PIECE_MOVER:p1\|board_mem\[39\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[39\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[39\]\[0\]~77\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[39][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[39\]\[1\] PIECE_MOVER:p1\|board_mem\[39\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[39\]\[1\]~81 " "Register \"PIECE_MOVER:p1\|board_mem\[39\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[39\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[39\]\[1\]~81\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[39][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[39\]\[2\] PIECE_MOVER:p1\|board_mem\[39\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[39\]\[2\]~85 " "Register \"PIECE_MOVER:p1\|board_mem\[39\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[39\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[39\]\[2\]~85\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[39][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[3\]\[2\] PIECE_MOVER:p1\|board_mem\[3\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[3\]\[2\]~89 " "Register \"PIECE_MOVER:p1\|board_mem\[3\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[3\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[3\]\[2\]~89\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[40\]\[0\] PIECE_MOVER:p1\|board_mem\[40\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[40\]\[0\]~93 " "Register \"PIECE_MOVER:p1\|board_mem\[40\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[40\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[40\]\[0\]~93\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[40][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[40\]\[1\] PIECE_MOVER:p1\|board_mem\[40\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[40\]\[1\]~97 " "Register \"PIECE_MOVER:p1\|board_mem\[40\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[40\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[40\]\[1\]~97\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[40][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[40\]\[2\] PIECE_MOVER:p1\|board_mem\[40\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[40\]\[2\]~101 " "Register \"PIECE_MOVER:p1\|board_mem\[40\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[40\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[40\]\[2\]~101\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[40][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[41\]\[0\] PIECE_MOVER:p1\|board_mem\[41\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[41\]\[0\]~105 " "Register \"PIECE_MOVER:p1\|board_mem\[41\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[41\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[41\]\[0\]~105\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[41][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[41\]\[1\] PIECE_MOVER:p1\|board_mem\[41\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[41\]\[1\]~109 " "Register \"PIECE_MOVER:p1\|board_mem\[41\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[41\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[41\]\[1\]~109\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[41][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[41\]\[2\] PIECE_MOVER:p1\|board_mem\[41\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[41\]\[2\]~113 " "Register \"PIECE_MOVER:p1\|board_mem\[41\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[41\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[41\]\[2\]~113\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[41][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[42\]\[0\] PIECE_MOVER:p1\|board_mem\[42\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[42\]\[0\]~117 " "Register \"PIECE_MOVER:p1\|board_mem\[42\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[42\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[42\]\[0\]~117\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[42][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[42\]\[1\] PIECE_MOVER:p1\|board_mem\[42\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[42\]\[1\]~121 " "Register \"PIECE_MOVER:p1\|board_mem\[42\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[42\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[42\]\[1\]~121\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[42][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[42\]\[2\] PIECE_MOVER:p1\|board_mem\[42\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[42\]\[2\]~125 " "Register \"PIECE_MOVER:p1\|board_mem\[42\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[42\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[42\]\[2\]~125\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[42][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[43\]\[0\] PIECE_MOVER:p1\|board_mem\[43\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[43\]\[0\]~129 " "Register \"PIECE_MOVER:p1\|board_mem\[43\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[43\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[43\]\[0\]~129\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[43][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[4\]\[0\] PIECE_MOVER:p1\|board_mem\[4\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[4\]\[0\]~133 " "Register \"PIECE_MOVER:p1\|board_mem\[4\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[4\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[4\]\[0\]~133\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[43\]\[1\] PIECE_MOVER:p1\|board_mem\[43\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[43\]\[1\]~137 " "Register \"PIECE_MOVER:p1\|board_mem\[43\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[43\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[43\]\[1\]~137\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[43][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[43\]\[2\] PIECE_MOVER:p1\|board_mem\[43\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[43\]\[2\]~141 " "Register \"PIECE_MOVER:p1\|board_mem\[43\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[43\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[43\]\[2\]~141\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[43][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[44\]\[0\] PIECE_MOVER:p1\|board_mem\[44\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[44\]\[0\]~145 " "Register \"PIECE_MOVER:p1\|board_mem\[44\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[44\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[44\]\[0\]~145\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[44][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[44\]\[1\] PIECE_MOVER:p1\|board_mem\[44\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[44\]\[1\]~149 " "Register \"PIECE_MOVER:p1\|board_mem\[44\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[44\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[44\]\[1\]~149\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[44][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[44\]\[2\] PIECE_MOVER:p1\|board_mem\[44\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[44\]\[2\]~153 " "Register \"PIECE_MOVER:p1\|board_mem\[44\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[44\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[44\]\[2\]~153\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[44][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[45\]\[0\] PIECE_MOVER:p1\|board_mem\[45\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[45\]\[0\]~157 " "Register \"PIECE_MOVER:p1\|board_mem\[45\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[45\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[45\]\[0\]~157\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[45][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[45\]\[1\] PIECE_MOVER:p1\|board_mem\[45\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[45\]\[1\]~161 " "Register \"PIECE_MOVER:p1\|board_mem\[45\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[45\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[45\]\[1\]~161\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[45][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[45\]\[2\] PIECE_MOVER:p1\|board_mem\[45\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[45\]\[2\]~165 " "Register \"PIECE_MOVER:p1\|board_mem\[45\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[45\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[45\]\[2\]~165\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[45][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[46\]\[0\] PIECE_MOVER:p1\|board_mem\[46\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[46\]\[0\]~169 " "Register \"PIECE_MOVER:p1\|board_mem\[46\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[46\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[46\]\[0\]~169\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[46][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[46\]\[1\] PIECE_MOVER:p1\|board_mem\[46\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[46\]\[1\]~173 " "Register \"PIECE_MOVER:p1\|board_mem\[46\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[46\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[46\]\[1\]~173\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[46][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[4\]\[1\] PIECE_MOVER:p1\|board_mem\[4\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[4\]\[1\]~177 " "Register \"PIECE_MOVER:p1\|board_mem\[4\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[4\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[4\]\[1\]~177\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[4][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[46\]\[2\] PIECE_MOVER:p1\|board_mem\[46\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[46\]\[2\]~181 " "Register \"PIECE_MOVER:p1\|board_mem\[46\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[46\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[46\]\[2\]~181\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[46][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[47\]\[0\] PIECE_MOVER:p1\|board_mem\[47\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[47\]\[0\]~185 " "Register \"PIECE_MOVER:p1\|board_mem\[47\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[47\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[47\]\[0\]~185\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[47][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[47\]\[1\] PIECE_MOVER:p1\|board_mem\[47\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[47\]\[1\]~189 " "Register \"PIECE_MOVER:p1\|board_mem\[47\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[47\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[47\]\[1\]~189\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[47][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[47\]\[2\] PIECE_MOVER:p1\|board_mem\[47\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[47\]\[2\]~193 " "Register \"PIECE_MOVER:p1\|board_mem\[47\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[47\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[47\]\[2\]~193\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[47][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[48\]\[0\] PIECE_MOVER:p1\|board_mem\[48\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[48\]\[0\]~197 " "Register \"PIECE_MOVER:p1\|board_mem\[48\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[48\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[48\]\[0\]~197\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[48][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[48\]\[1\] PIECE_MOVER:p1\|board_mem\[48\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[48\]\[1\]~201 " "Register \"PIECE_MOVER:p1\|board_mem\[48\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[48\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[48\]\[1\]~201\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[48][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[48\]\[2\] PIECE_MOVER:p1\|board_mem\[48\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[48\]\[2\]~205 " "Register \"PIECE_MOVER:p1\|board_mem\[48\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[48\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[48\]\[2\]~205\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[48][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[49\]\[0\] PIECE_MOVER:p1\|board_mem\[49\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[49\]\[0\]~209 " "Register \"PIECE_MOVER:p1\|board_mem\[49\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[49\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[49\]\[0\]~209\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[49][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[49\]\[1\] PIECE_MOVER:p1\|board_mem\[49\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[49\]\[1\]~213 " "Register \"PIECE_MOVER:p1\|board_mem\[49\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[49\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[49\]\[1\]~213\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[49][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[49\]\[2\] PIECE_MOVER:p1\|board_mem\[49\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[49\]\[2\]~217 " "Register \"PIECE_MOVER:p1\|board_mem\[49\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[49\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[49\]\[2\]~217\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[49][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[4\]\[2\] PIECE_MOVER:p1\|board_mem\[4\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[4\]\[2\]~221 " "Register \"PIECE_MOVER:p1\|board_mem\[4\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[4\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[4\]\[2\]~221\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[4][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[50\]\[0\] PIECE_MOVER:p1\|board_mem\[50\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[50\]\[0\]~225 " "Register \"PIECE_MOVER:p1\|board_mem\[50\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[50\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[50\]\[0\]~225\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[50][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[50\]\[1\] PIECE_MOVER:p1\|board_mem\[50\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[50\]\[1\]~229 " "Register \"PIECE_MOVER:p1\|board_mem\[50\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[50\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[50\]\[1\]~229\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[50][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[50\]\[2\] PIECE_MOVER:p1\|board_mem\[50\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[50\]\[2\]~233 " "Register \"PIECE_MOVER:p1\|board_mem\[50\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[50\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[50\]\[2\]~233\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[50][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[51\]\[0\] PIECE_MOVER:p1\|board_mem\[51\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[51\]\[0\]~237 " "Register \"PIECE_MOVER:p1\|board_mem\[51\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[51\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[51\]\[0\]~237\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[51][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[51\]\[1\] PIECE_MOVER:p1\|board_mem\[51\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[51\]\[1\]~241 " "Register \"PIECE_MOVER:p1\|board_mem\[51\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[51\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[51\]\[1\]~241\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[51][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[51\]\[2\] PIECE_MOVER:p1\|board_mem\[51\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[51\]\[2\]~245 " "Register \"PIECE_MOVER:p1\|board_mem\[51\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[51\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[51\]\[2\]~245\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[51][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[52\]\[0\] PIECE_MOVER:p1\|board_mem\[52\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[52\]\[0\]~249 " "Register \"PIECE_MOVER:p1\|board_mem\[52\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[52\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[52\]\[0\]~249\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[52][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[52\]\[1\] PIECE_MOVER:p1\|board_mem\[52\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[52\]\[1\]~253 " "Register \"PIECE_MOVER:p1\|board_mem\[52\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[52\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[52\]\[1\]~253\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[52][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[52\]\[2\] PIECE_MOVER:p1\|board_mem\[52\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[52\]\[2\]~257 " "Register \"PIECE_MOVER:p1\|board_mem\[52\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[52\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[52\]\[2\]~257\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[52][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[53\]\[0\] PIECE_MOVER:p1\|board_mem\[53\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[53\]\[0\]~261 " "Register \"PIECE_MOVER:p1\|board_mem\[53\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[53\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[53\]\[0\]~261\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[53][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[5\]\[0\] PIECE_MOVER:p1\|board_mem\[5\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[5\]\[0\]~265 " "Register \"PIECE_MOVER:p1\|board_mem\[5\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[5\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[5\]\[0\]~265\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[53\]\[1\] PIECE_MOVER:p1\|board_mem\[53\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[53\]\[1\]~269 " "Register \"PIECE_MOVER:p1\|board_mem\[53\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[53\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[53\]\[1\]~269\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[53][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[53\]\[2\] PIECE_MOVER:p1\|board_mem\[53\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[53\]\[2\]~273 " "Register \"PIECE_MOVER:p1\|board_mem\[53\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[53\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[53\]\[2\]~273\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[53][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[54\]\[0\] PIECE_MOVER:p1\|board_mem\[54\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[54\]\[0\]~277 " "Register \"PIECE_MOVER:p1\|board_mem\[54\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[54\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[54\]\[0\]~277\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[54][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[54\]\[1\] PIECE_MOVER:p1\|board_mem\[54\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[54\]\[1\]~281 " "Register \"PIECE_MOVER:p1\|board_mem\[54\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[54\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[54\]\[1\]~281\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[54][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[54\]\[2\] PIECE_MOVER:p1\|board_mem\[54\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[54\]\[2\]~285 " "Register \"PIECE_MOVER:p1\|board_mem\[54\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[54\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[54\]\[2\]~285\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[54][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[55\]\[0\] PIECE_MOVER:p1\|board_mem\[55\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[55\]\[0\]~289 " "Register \"PIECE_MOVER:p1\|board_mem\[55\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[55\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[55\]\[0\]~289\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[55][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[55\]\[1\] PIECE_MOVER:p1\|board_mem\[55\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[55\]\[1\]~293 " "Register \"PIECE_MOVER:p1\|board_mem\[55\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[55\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[55\]\[1\]~293\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[55][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[55\]\[2\] PIECE_MOVER:p1\|board_mem\[55\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[55\]\[2\]~297 " "Register \"PIECE_MOVER:p1\|board_mem\[55\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[55\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[55\]\[2\]~297\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[55][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[56\]\[0\] PIECE_MOVER:p1\|board_mem\[56\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[56\]\[0\]~301 " "Register \"PIECE_MOVER:p1\|board_mem\[56\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[56\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[56\]\[0\]~301\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[56][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[56\]\[1\] PIECE_MOVER:p1\|board_mem\[56\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[56\]\[1\]~305 " "Register \"PIECE_MOVER:p1\|board_mem\[56\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[56\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[56\]\[1\]~305\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[56][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[5\]\[1\] PIECE_MOVER:p1\|board_mem\[5\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[5\]\[1\]~309 " "Register \"PIECE_MOVER:p1\|board_mem\[5\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[5\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[5\]\[1\]~309\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[5][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[56\]\[2\] PIECE_MOVER:p1\|board_mem\[56\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[56\]\[2\]~313 " "Register \"PIECE_MOVER:p1\|board_mem\[56\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[56\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[56\]\[2\]~313\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[56][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[57\]\[0\] PIECE_MOVER:p1\|board_mem\[57\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[57\]\[0\]~317 " "Register \"PIECE_MOVER:p1\|board_mem\[57\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[57\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[57\]\[0\]~317\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[57][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[57\]\[1\] PIECE_MOVER:p1\|board_mem\[57\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[57\]\[1\]~321 " "Register \"PIECE_MOVER:p1\|board_mem\[57\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[57\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[57\]\[1\]~321\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[57][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[57\]\[2\] PIECE_MOVER:p1\|board_mem\[57\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[57\]\[2\]~325 " "Register \"PIECE_MOVER:p1\|board_mem\[57\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[57\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[57\]\[2\]~325\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[57][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[58\]\[0\] PIECE_MOVER:p1\|board_mem\[58\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[58\]\[0\]~329 " "Register \"PIECE_MOVER:p1\|board_mem\[58\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[58\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[58\]\[0\]~329\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[58][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[58\]\[1\] PIECE_MOVER:p1\|board_mem\[58\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[58\]\[1\]~333 " "Register \"PIECE_MOVER:p1\|board_mem\[58\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[58\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[58\]\[1\]~333\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[58][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[58\]\[2\] PIECE_MOVER:p1\|board_mem\[58\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[58\]\[2\]~337 " "Register \"PIECE_MOVER:p1\|board_mem\[58\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[58\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[58\]\[2\]~337\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[58][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[59\]\[0\] PIECE_MOVER:p1\|board_mem\[59\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[59\]\[0\]~341 " "Register \"PIECE_MOVER:p1\|board_mem\[59\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[59\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[59\]\[0\]~341\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[59][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[59\]\[1\] PIECE_MOVER:p1\|board_mem\[59\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[59\]\[1\]~345 " "Register \"PIECE_MOVER:p1\|board_mem\[59\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[59\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[59\]\[1\]~345\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[59][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[59\]\[2\] PIECE_MOVER:p1\|board_mem\[59\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[59\]\[2\]~349 " "Register \"PIECE_MOVER:p1\|board_mem\[59\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[59\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[59\]\[2\]~349\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[59][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[5\]\[2\] PIECE_MOVER:p1\|board_mem\[5\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[5\]\[2\]~353 " "Register \"PIECE_MOVER:p1\|board_mem\[5\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[5\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[5\]\[2\]~353\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[5][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[60\]\[0\] PIECE_MOVER:p1\|board_mem\[60\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[60\]\[0\]~357 " "Register \"PIECE_MOVER:p1\|board_mem\[60\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[60\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[60\]\[0\]~357\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[60][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[60\]\[1\] PIECE_MOVER:p1\|board_mem\[60\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[60\]\[1\]~361 " "Register \"PIECE_MOVER:p1\|board_mem\[60\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[60\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[60\]\[1\]~361\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[60][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[60\]\[2\] PIECE_MOVER:p1\|board_mem\[60\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[60\]\[2\]~365 " "Register \"PIECE_MOVER:p1\|board_mem\[60\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[60\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[60\]\[2\]~365\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[60][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[61\]\[0\] PIECE_MOVER:p1\|board_mem\[61\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[61\]\[0\]~369 " "Register \"PIECE_MOVER:p1\|board_mem\[61\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[61\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[61\]\[0\]~369\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[61][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[61\]\[1\] PIECE_MOVER:p1\|board_mem\[61\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[61\]\[1\]~373 " "Register \"PIECE_MOVER:p1\|board_mem\[61\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[61\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[61\]\[1\]~373\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[61][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[61\]\[2\] PIECE_MOVER:p1\|board_mem\[61\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[61\]\[2\]~377 " "Register \"PIECE_MOVER:p1\|board_mem\[61\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[61\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[61\]\[2\]~377\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[61][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[62\]\[0\] PIECE_MOVER:p1\|board_mem\[62\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[62\]\[0\]~381 " "Register \"PIECE_MOVER:p1\|board_mem\[62\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[62\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[62\]\[0\]~381\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[62][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[62\]\[1\] PIECE_MOVER:p1\|board_mem\[62\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[62\]\[1\]~385 " "Register \"PIECE_MOVER:p1\|board_mem\[62\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[62\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[62\]\[1\]~385\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[62][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[62\]\[2\] PIECE_MOVER:p1\|board_mem\[62\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[62\]\[2\]~389 " "Register \"PIECE_MOVER:p1\|board_mem\[62\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[62\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[62\]\[2\]~389\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[62][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[63\]\[0\] PIECE_MOVER:p1\|board_mem\[63\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[63\]\[0\]~393 " "Register \"PIECE_MOVER:p1\|board_mem\[63\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[63\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[63\]\[0\]~393\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[63][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[6\]\[0\] PIECE_MOVER:p1\|board_mem\[6\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[6\]\[0\]~397 " "Register \"PIECE_MOVER:p1\|board_mem\[6\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[6\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[6\]\[0\]~397\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[63\]\[1\] PIECE_MOVER:p1\|board_mem\[63\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[63\]\[1\]~401 " "Register \"PIECE_MOVER:p1\|board_mem\[63\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[63\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[63\]\[1\]~401\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[63][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[63\]\[2\] PIECE_MOVER:p1\|board_mem\[63\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[63\]\[2\]~405 " "Register \"PIECE_MOVER:p1\|board_mem\[63\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[63\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[63\]\[2\]~405\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[63][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[6\]\[1\] PIECE_MOVER:p1\|board_mem\[6\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[6\]\[1\]~409 " "Register \"PIECE_MOVER:p1\|board_mem\[6\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[6\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[6\]\[1\]~409\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[6][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[0\]\[1\] PIECE_MOVER:p1\|board_mem\[0\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[0\]\[1\]~413 " "Register \"PIECE_MOVER:p1\|board_mem\[0\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[0\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[0\]\[1\]~413\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[6\]\[2\] PIECE_MOVER:p1\|board_mem\[6\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[6\]\[2\]~417 " "Register \"PIECE_MOVER:p1\|board_mem\[6\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[6\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[6\]\[2\]~417\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[6][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[7\]\[0\] PIECE_MOVER:p1\|board_mem\[7\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[7\]\[0\]~421 " "Register \"PIECE_MOVER:p1\|board_mem\[7\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[7\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[7\]\[0\]~421\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[7\]\[1\] PIECE_MOVER:p1\|board_mem\[7\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[7\]\[1\]~425 " "Register \"PIECE_MOVER:p1\|board_mem\[7\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[7\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[7\]\[1\]~425\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[7][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[7\]\[2\] PIECE_MOVER:p1\|board_mem\[7\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[7\]\[2\]~429 " "Register \"PIECE_MOVER:p1\|board_mem\[7\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[7\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[7\]\[2\]~429\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[7][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[8\]\[0\] PIECE_MOVER:p1\|board_mem\[8\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[8\]\[0\]~433 " "Register \"PIECE_MOVER:p1\|board_mem\[8\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[8\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[8\]\[0\]~433\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[8\]\[1\] PIECE_MOVER:p1\|board_mem\[8\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[8\]\[1\]~437 " "Register \"PIECE_MOVER:p1\|board_mem\[8\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[8\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[8\]\[1\]~437\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[8][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[8\]\[2\] PIECE_MOVER:p1\|board_mem\[8\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[8\]\[2\]~441 " "Register \"PIECE_MOVER:p1\|board_mem\[8\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[8\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[8\]\[2\]~441\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[8][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[9\]\[0\] PIECE_MOVER:p1\|board_mem\[9\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[9\]\[0\]~445 " "Register \"PIECE_MOVER:p1\|board_mem\[9\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[9\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[9\]\[0\]~445\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[9\]\[1\] PIECE_MOVER:p1\|board_mem\[9\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[9\]\[1\]~449 " "Register \"PIECE_MOVER:p1\|board_mem\[9\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[9\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[9\]\[1\]~449\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[9][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[9\]\[2\] PIECE_MOVER:p1\|board_mem\[9\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[9\]\[2\]~453 " "Register \"PIECE_MOVER:p1\|board_mem\[9\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[9\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[9\]\[2\]~453\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[9][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[0\]\[2\] PIECE_MOVER:p1\|board_mem\[0\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[0\]\[2\]~457 " "Register \"PIECE_MOVER:p1\|board_mem\[0\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[0\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[0\]\[2\]~457\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[10\]\[0\] PIECE_MOVER:p1\|board_mem\[10\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[10\]\[0\]~461 " "Register \"PIECE_MOVER:p1\|board_mem\[10\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[10\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[10\]\[0\]~461\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[10\]\[1\] PIECE_MOVER:p1\|board_mem\[10\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[10\]\[1\]~465 " "Register \"PIECE_MOVER:p1\|board_mem\[10\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[10\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[10\]\[1\]~465\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[10][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[10\]\[2\] PIECE_MOVER:p1\|board_mem\[10\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[10\]\[2\]~469 " "Register \"PIECE_MOVER:p1\|board_mem\[10\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[10\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[10\]\[2\]~469\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[10][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[11\]\[0\] PIECE_MOVER:p1\|board_mem\[11\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[11\]\[0\]~473 " "Register \"PIECE_MOVER:p1\|board_mem\[11\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[11\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[11\]\[0\]~473\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[11\]\[1\] PIECE_MOVER:p1\|board_mem\[11\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[11\]\[1\]~477 " "Register \"PIECE_MOVER:p1\|board_mem\[11\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[11\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[11\]\[1\]~477\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[11][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[11\]\[2\] PIECE_MOVER:p1\|board_mem\[11\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[11\]\[2\]~481 " "Register \"PIECE_MOVER:p1\|board_mem\[11\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[11\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[11\]\[2\]~481\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[11][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[12\]\[0\] PIECE_MOVER:p1\|board_mem\[12\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[12\]\[0\]~485 " "Register \"PIECE_MOVER:p1\|board_mem\[12\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[12\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[12\]\[0\]~485\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[12\]\[1\] PIECE_MOVER:p1\|board_mem\[12\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[12\]\[1\]~489 " "Register \"PIECE_MOVER:p1\|board_mem\[12\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[12\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[12\]\[1\]~489\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[12][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[12\]\[2\] PIECE_MOVER:p1\|board_mem\[12\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[12\]\[2\]~493 " "Register \"PIECE_MOVER:p1\|board_mem\[12\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[12\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[12\]\[2\]~493\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[12][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[13\]\[0\] PIECE_MOVER:p1\|board_mem\[13\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[13\]\[0\]~497 " "Register \"PIECE_MOVER:p1\|board_mem\[13\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[13\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[13\]\[0\]~497\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[1\]\[0\] PIECE_MOVER:p1\|board_mem\[1\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[1\]\[0\]~501 " "Register \"PIECE_MOVER:p1\|board_mem\[1\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[1\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[1\]\[0\]~501\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[13\]\[1\] PIECE_MOVER:p1\|board_mem\[13\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[13\]\[1\]~505 " "Register \"PIECE_MOVER:p1\|board_mem\[13\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[13\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[13\]\[1\]~505\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[13][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[13\]\[2\] PIECE_MOVER:p1\|board_mem\[13\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[13\]\[2\]~509 " "Register \"PIECE_MOVER:p1\|board_mem\[13\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[13\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[13\]\[2\]~509\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[13][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[14\]\[0\] PIECE_MOVER:p1\|board_mem\[14\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[14\]\[0\]~513 " "Register \"PIECE_MOVER:p1\|board_mem\[14\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[14\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[14\]\[0\]~513\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[14\]\[1\] PIECE_MOVER:p1\|board_mem\[14\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[14\]\[1\]~517 " "Register \"PIECE_MOVER:p1\|board_mem\[14\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[14\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[14\]\[1\]~517\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[14][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[14\]\[2\] PIECE_MOVER:p1\|board_mem\[14\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[14\]\[2\]~521 " "Register \"PIECE_MOVER:p1\|board_mem\[14\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[14\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[14\]\[2\]~521\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[14][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[15\]\[0\] PIECE_MOVER:p1\|board_mem\[15\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[15\]\[0\]~525 " "Register \"PIECE_MOVER:p1\|board_mem\[15\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[15\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[15\]\[0\]~525\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[15\]\[1\] PIECE_MOVER:p1\|board_mem\[15\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[15\]\[1\]~529 " "Register \"PIECE_MOVER:p1\|board_mem\[15\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[15\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[15\]\[1\]~529\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[15][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[15\]\[2\] PIECE_MOVER:p1\|board_mem\[15\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[15\]\[2\]~533 " "Register \"PIECE_MOVER:p1\|board_mem\[15\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[15\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[15\]\[2\]~533\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[15][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[16\]\[0\] PIECE_MOVER:p1\|board_mem\[16\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[16\]\[0\]~537 " "Register \"PIECE_MOVER:p1\|board_mem\[16\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[16\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[16\]\[0\]~537\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[16\]\[1\] PIECE_MOVER:p1\|board_mem\[16\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[16\]\[1\]~541 " "Register \"PIECE_MOVER:p1\|board_mem\[16\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[16\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[16\]\[1\]~541\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[16][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[1\]\[1\] PIECE_MOVER:p1\|board_mem\[1\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[1\]\[1\]~545 " "Register \"PIECE_MOVER:p1\|board_mem\[1\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[1\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[1\]\[1\]~545\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[16\]\[2\] PIECE_MOVER:p1\|board_mem\[16\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[16\]\[2\]~549 " "Register \"PIECE_MOVER:p1\|board_mem\[16\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[16\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[16\]\[2\]~549\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[16][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[17\]\[0\] PIECE_MOVER:p1\|board_mem\[17\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[17\]\[0\]~553 " "Register \"PIECE_MOVER:p1\|board_mem\[17\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[17\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[17\]\[0\]~553\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[17\]\[1\] PIECE_MOVER:p1\|board_mem\[17\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[17\]\[1\]~557 " "Register \"PIECE_MOVER:p1\|board_mem\[17\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[17\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[17\]\[1\]~557\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[17][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[17\]\[2\] PIECE_MOVER:p1\|board_mem\[17\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[17\]\[2\]~561 " "Register \"PIECE_MOVER:p1\|board_mem\[17\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[17\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[17\]\[2\]~561\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[17][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[18\]\[0\] PIECE_MOVER:p1\|board_mem\[18\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[18\]\[0\]~565 " "Register \"PIECE_MOVER:p1\|board_mem\[18\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[18\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[18\]\[0\]~565\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[18\]\[1\] PIECE_MOVER:p1\|board_mem\[18\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[18\]\[1\]~569 " "Register \"PIECE_MOVER:p1\|board_mem\[18\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[18\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[18\]\[1\]~569\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[18][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[18\]\[2\] PIECE_MOVER:p1\|board_mem\[18\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[18\]\[2\]~573 " "Register \"PIECE_MOVER:p1\|board_mem\[18\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[18\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[18\]\[2\]~573\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[18][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[19\]\[0\] PIECE_MOVER:p1\|board_mem\[19\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[19\]\[0\]~577 " "Register \"PIECE_MOVER:p1\|board_mem\[19\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[19\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[19\]\[0\]~577\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[19\]\[1\] PIECE_MOVER:p1\|board_mem\[19\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[19\]\[1\]~581 " "Register \"PIECE_MOVER:p1\|board_mem\[19\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[19\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[19\]\[1\]~581\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[19][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[19\]\[2\] PIECE_MOVER:p1\|board_mem\[19\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[19\]\[2\]~585 " "Register \"PIECE_MOVER:p1\|board_mem\[19\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[19\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[19\]\[2\]~585\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[19][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[1\]\[2\] PIECE_MOVER:p1\|board_mem\[1\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[1\]\[2\]~589 " "Register \"PIECE_MOVER:p1\|board_mem\[1\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[1\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[1\]\[2\]~589\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[20\]\[0\] PIECE_MOVER:p1\|board_mem\[20\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[20\]\[0\]~593 " "Register \"PIECE_MOVER:p1\|board_mem\[20\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[20\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[20\]\[0\]~593\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[20][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[20\]\[1\] PIECE_MOVER:p1\|board_mem\[20\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[20\]\[1\]~597 " "Register \"PIECE_MOVER:p1\|board_mem\[20\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[20\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[20\]\[1\]~597\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[20][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[20\]\[2\] PIECE_MOVER:p1\|board_mem\[20\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[20\]\[2\]~601 " "Register \"PIECE_MOVER:p1\|board_mem\[20\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[20\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[20\]\[2\]~601\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[20][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[21\]\[0\] PIECE_MOVER:p1\|board_mem\[21\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[21\]\[0\]~605 " "Register \"PIECE_MOVER:p1\|board_mem\[21\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[21\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[21\]\[0\]~605\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[21][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[21\]\[1\] PIECE_MOVER:p1\|board_mem\[21\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[21\]\[1\]~609 " "Register \"PIECE_MOVER:p1\|board_mem\[21\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[21\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[21\]\[1\]~609\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[21][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[21\]\[2\] PIECE_MOVER:p1\|board_mem\[21\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[21\]\[2\]~613 " "Register \"PIECE_MOVER:p1\|board_mem\[21\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[21\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[21\]\[2\]~613\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[21][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[22\]\[0\] PIECE_MOVER:p1\|board_mem\[22\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[22\]\[0\]~617 " "Register \"PIECE_MOVER:p1\|board_mem\[22\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[22\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[22\]\[0\]~617\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[22][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[22\]\[1\] PIECE_MOVER:p1\|board_mem\[22\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[22\]\[1\]~621 " "Register \"PIECE_MOVER:p1\|board_mem\[22\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[22\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[22\]\[1\]~621\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[22][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[22\]\[2\] PIECE_MOVER:p1\|board_mem\[22\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[22\]\[2\]~625 " "Register \"PIECE_MOVER:p1\|board_mem\[22\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[22\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[22\]\[2\]~625\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[22][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[23\]\[0\] PIECE_MOVER:p1\|board_mem\[23\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[23\]\[0\]~629 " "Register \"PIECE_MOVER:p1\|board_mem\[23\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[23\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[23\]\[0\]~629\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[23][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[2\]\[0\] PIECE_MOVER:p1\|board_mem\[2\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[2\]\[0\]~633 " "Register \"PIECE_MOVER:p1\|board_mem\[2\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[2\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[2\]\[0\]~633\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[23\]\[1\] PIECE_MOVER:p1\|board_mem\[23\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[23\]\[1\]~637 " "Register \"PIECE_MOVER:p1\|board_mem\[23\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[23\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[23\]\[1\]~637\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[23][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[23\]\[2\] PIECE_MOVER:p1\|board_mem\[23\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[23\]\[2\]~641 " "Register \"PIECE_MOVER:p1\|board_mem\[23\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[23\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[23\]\[2\]~641\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[23][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[24\]\[0\] PIECE_MOVER:p1\|board_mem\[24\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[24\]\[0\]~645 " "Register \"PIECE_MOVER:p1\|board_mem\[24\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[24\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[24\]\[0\]~645\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[24][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[24\]\[1\] PIECE_MOVER:p1\|board_mem\[24\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[24\]\[1\]~649 " "Register \"PIECE_MOVER:p1\|board_mem\[24\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[24\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[24\]\[1\]~649\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[24][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[24\]\[2\] PIECE_MOVER:p1\|board_mem\[24\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[24\]\[2\]~653 " "Register \"PIECE_MOVER:p1\|board_mem\[24\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[24\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[24\]\[2\]~653\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[24][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[25\]\[0\] PIECE_MOVER:p1\|board_mem\[25\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[25\]\[0\]~657 " "Register \"PIECE_MOVER:p1\|board_mem\[25\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[25\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[25\]\[0\]~657\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[25][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[25\]\[1\] PIECE_MOVER:p1\|board_mem\[25\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[25\]\[1\]~661 " "Register \"PIECE_MOVER:p1\|board_mem\[25\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[25\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[25\]\[1\]~661\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[25][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[25\]\[2\] PIECE_MOVER:p1\|board_mem\[25\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[25\]\[2\]~665 " "Register \"PIECE_MOVER:p1\|board_mem\[25\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[25\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[25\]\[2\]~665\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[25][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[26\]\[0\] PIECE_MOVER:p1\|board_mem\[26\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[26\]\[0\]~669 " "Register \"PIECE_MOVER:p1\|board_mem\[26\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[26\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[26\]\[0\]~669\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[26][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[26\]\[1\] PIECE_MOVER:p1\|board_mem\[26\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[26\]\[1\]~673 " "Register \"PIECE_MOVER:p1\|board_mem\[26\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[26\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[26\]\[1\]~673\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[26][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[2\]\[1\] PIECE_MOVER:p1\|board_mem\[2\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[2\]\[1\]~677 " "Register \"PIECE_MOVER:p1\|board_mem\[2\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[2\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[2\]\[1\]~677\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[26\]\[2\] PIECE_MOVER:p1\|board_mem\[26\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[26\]\[2\]~681 " "Register \"PIECE_MOVER:p1\|board_mem\[26\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[26\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[26\]\[2\]~681\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[26][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[27\]\[0\] PIECE_MOVER:p1\|board_mem\[27\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[27\]\[0\]~685 " "Register \"PIECE_MOVER:p1\|board_mem\[27\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[27\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[27\]\[0\]~685\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[27][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[27\]\[1\] PIECE_MOVER:p1\|board_mem\[27\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[27\]\[1\]~689 " "Register \"PIECE_MOVER:p1\|board_mem\[27\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[27\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[27\]\[1\]~689\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[27][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[27\]\[2\] PIECE_MOVER:p1\|board_mem\[27\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[27\]\[2\]~693 " "Register \"PIECE_MOVER:p1\|board_mem\[27\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[27\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[27\]\[2\]~693\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[27][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[28\]\[0\] PIECE_MOVER:p1\|board_mem\[28\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[28\]\[0\]~697 " "Register \"PIECE_MOVER:p1\|board_mem\[28\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[28\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[28\]\[0\]~697\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[28][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[28\]\[1\] PIECE_MOVER:p1\|board_mem\[28\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[28\]\[1\]~701 " "Register \"PIECE_MOVER:p1\|board_mem\[28\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[28\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[28\]\[1\]~701\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[28][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[28\]\[2\] PIECE_MOVER:p1\|board_mem\[28\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[28\]\[2\]~705 " "Register \"PIECE_MOVER:p1\|board_mem\[28\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[28\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[28\]\[2\]~705\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[28][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[29\]\[0\] PIECE_MOVER:p1\|board_mem\[29\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[29\]\[0\]~709 " "Register \"PIECE_MOVER:p1\|board_mem\[29\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[29\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[29\]\[0\]~709\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[29][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[29\]\[1\] PIECE_MOVER:p1\|board_mem\[29\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[29\]\[1\]~713 " "Register \"PIECE_MOVER:p1\|board_mem\[29\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[29\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[29\]\[1\]~713\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[29][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[29\]\[2\] PIECE_MOVER:p1\|board_mem\[29\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[29\]\[2\]~717 " "Register \"PIECE_MOVER:p1\|board_mem\[29\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[29\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[29\]\[2\]~717\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[29][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[2\]\[2\] PIECE_MOVER:p1\|board_mem\[2\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[2\]\[2\]~721 " "Register \"PIECE_MOVER:p1\|board_mem\[2\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[2\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[2\]\[2\]~721\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[30\]\[0\] PIECE_MOVER:p1\|board_mem\[30\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[30\]\[0\]~725 " "Register \"PIECE_MOVER:p1\|board_mem\[30\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[30\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[30\]\[0\]~725\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[30][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[30\]\[1\] PIECE_MOVER:p1\|board_mem\[30\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[30\]\[1\]~729 " "Register \"PIECE_MOVER:p1\|board_mem\[30\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[30\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[30\]\[1\]~729\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[30][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[30\]\[2\] PIECE_MOVER:p1\|board_mem\[30\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[30\]\[2\]~733 " "Register \"PIECE_MOVER:p1\|board_mem\[30\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[30\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[30\]\[2\]~733\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[30][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[31\]\[0\] PIECE_MOVER:p1\|board_mem\[31\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[31\]\[0\]~737 " "Register \"PIECE_MOVER:p1\|board_mem\[31\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[31\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[31\]\[0\]~737\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[31][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[31\]\[1\] PIECE_MOVER:p1\|board_mem\[31\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[31\]\[1\]~741 " "Register \"PIECE_MOVER:p1\|board_mem\[31\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[31\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[31\]\[1\]~741\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[31][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[31\]\[2\] PIECE_MOVER:p1\|board_mem\[31\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[31\]\[2\]~745 " "Register \"PIECE_MOVER:p1\|board_mem\[31\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[31\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[31\]\[2\]~745\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[31][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[32\]\[0\] PIECE_MOVER:p1\|board_mem\[32\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[32\]\[0\]~749 " "Register \"PIECE_MOVER:p1\|board_mem\[32\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[32\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[32\]\[0\]~749\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[32][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[32\]\[1\] PIECE_MOVER:p1\|board_mem\[32\]\[1\]~_emulated PIECE_MOVER:p1\|board_mem\[32\]\[1\]~753 " "Register \"PIECE_MOVER:p1\|board_mem\[32\]\[1\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[32\]\[1\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[32\]\[1\]~753\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[32][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[32\]\[2\] PIECE_MOVER:p1\|board_mem\[32\]\[2\]~_emulated PIECE_MOVER:p1\|board_mem\[32\]\[2\]~757 " "Register \"PIECE_MOVER:p1\|board_mem\[32\]\[2\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[32\]\[2\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[32\]\[2\]~757\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[32][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[33\]\[0\] PIECE_MOVER:p1\|board_mem\[33\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[33\]\[0\]~761 " "Register \"PIECE_MOVER:p1\|board_mem\[33\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[33\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[33\]\[0\]~761\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[33][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PIECE_MOVER:p1\|board_mem\[3\]\[0\] PIECE_MOVER:p1\|board_mem\[3\]\[0\]~_emulated PIECE_MOVER:p1\|board_mem\[3\]\[0\]~765 " "Register \"PIECE_MOVER:p1\|board_mem\[3\]\[0\]\" is converted into an equivalent circuit using register \"PIECE_MOVER:p1\|board_mem\[3\]\[0\]~_emulated\" and latch \"PIECE_MOVER:p1\|board_mem\[3\]\[0\]~765\"" {  } { { "Piece_Mover.v" "" { Text "D:/Final Project/Piece_Mover.v" 198 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734088922165 "|FINAL_PROJECT|PIECE_MOVER:p1|board_mem[3][0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1734088922165 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734088922691 "|FINAL_PROJECT|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734088922691 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088922812 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734088923128 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Final Project/output_files/FINAL_PROJECT.map.smsg " "Generated suppressed messages file D:/Final Project/output_files/FINAL_PROJECT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088923388 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1355 1365 0 0 10 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1355 of its 1365 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 10 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1734088925753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734088925881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734088925881 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734088928016 "|FINAL_PROJECT|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734088928016 "|FINAL_PROJECT|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734088928016 "|FINAL_PROJECT|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734088928016 "|FINAL_PROJECT|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734088928016 "|FINAL_PROJECT|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734088928016 "|FINAL_PROJECT|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "FINAL_PROJECT.v" "" { Text "D:/Final Project/FINAL_PROJECT.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734088928016 "|FINAL_PROJECT|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734088928016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12301 " "Implemented 12301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734088928029 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734088928029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11260 " "Implemented 11260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734088928029 ""} { "Info" "ICUT_CUT_TM_RAMS" "954 " "Implemented 954 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1734088928029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734088928029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 239 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 239 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5105 " "Peak virtual memory: 5105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734088929954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 06:22:09 2024 " "Processing ended: Fri Dec 13 06:22:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734088929954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734088929954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734088929954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734088929954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1734088932944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734088932948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 06:22:12 2024 " "Processing started: Fri Dec 13 06:22:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734088932948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734088932948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FINAL_PROJECT -c FINAL_PROJECT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FINAL_PROJECT -c FINAL_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734088932948 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734088933019 ""}
{ "Info" "0" "" "Project  = FINAL_PROJECT" {  } {  } 0 0 "Project  = FINAL_PROJECT" 0 0 "Fitter" 0 0 1734088933019 ""}
{ "Info" "0" "" "Revision = FINAL_PROJECT" {  } {  } 0 0 "Revision = FINAL_PROJECT" 0 0 "Fitter" 0 0 1734088933019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1734088933696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1734088933699 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FINAL_PROJECT 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"FINAL_PROJECT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734088933738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734088933766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734088933766 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734088934069 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734088934078 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734088934262 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1734088934384 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1734088938906 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 7250 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 7250 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1734088939128 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 3597 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 3597 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1734088939128 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1734088939128 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 563 global CLKCTRL_G5 " "KEY\[0\]~inputCLKENA0 with 563 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1734088939128 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1734088939128 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1734088939128 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1734088939130 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1734088939130 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1734088939130 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734088939130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734088939189 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734088939196 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734088939221 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1734088939234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1734088939234 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734088939240 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "193 " "The Timing Analyzer is analyzing 193 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1734088939897 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734088939904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734088939904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734088939904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1734088939904 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1734088939904 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FINAL_PROJECT.sdc " "Synopsys Design Constraints File file not found: 'FINAL_PROJECT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1734088940366 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_frame_driver:my_frame_driver\|vga_driver:the_vga\|yPixel\[6\] CLOCK_50 " "Register vga_frame_driver:my_frame_driver\|vga_driver:the_vga\|yPixel\[6\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734088940385 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734088940385 "|FINAL_PROJECT|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch PIECE_MOVER:p1\|board_mem\[59\]\[0\]~341 KEY\[0\] " "Latch PIECE_MOVER:p1\|board_mem\[59\]\[0\]~341 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734088940385 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734088940385 "|FINAL_PROJECT|KEY[0]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1734088940431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1734088940431 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1734088940439 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734088940439 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734088940439 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734088940439 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1734088940439 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734088940680 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1734088940688 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734088940688 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734088940920 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1734088940920 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734088940941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734088944225 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1734088944981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:03 " "Fitter placement preparation operations ending: elapsed time is 00:01:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734089007532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1734089145667 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1734089151441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734089151441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1734089152740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.4% " "3e+03 ns of routing delay (approximately 1.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1734089156234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "D:/Final Project/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1734089157365 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1734089157365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1734089162502 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1734089162502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734089162510 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.11 " "Total time spent on timing analysis during the Fitter is 4.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1734089169025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734089169102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734089170080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734089170083 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734089171017 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734089177859 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1734089178148 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Final Project/output_files/FINAL_PROJECT.fit.smsg " "Generated suppressed messages file D:/Final Project/output_files/FINAL_PROJECT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734089178732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 97 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8078 " "Peak virtual memory: 8078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734089198077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 06:26:38 2024 " "Processing ended: Fri Dec 13 06:26:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734089198077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:26 " "Elapsed time: 00:04:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734089198077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:00 " "Total CPU time (on all processors): 00:04:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734089198077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734089198077 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1734089201245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734089201255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 06:26:40 2024 " "Processing started: Fri Dec 13 06:26:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734089201255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1734089201255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FINAL_PROJECT -c FINAL_PROJECT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FINAL_PROJECT -c FINAL_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1734089201255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1734089202500 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1734089207345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4961 " "Peak virtual memory: 4961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734089211523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 06:26:51 2024 " "Processing ended: Fri Dec 13 06:26:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734089211523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734089211523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734089211523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1734089211523 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1734089213223 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1734089213632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734089213635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 06:26:53 2024 " "Processing started: Fri Dec 13 06:26:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734089213635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734089213635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FINAL_PROJECT -c FINAL_PROJECT " "Command: quartus_sta FINAL_PROJECT -c FINAL_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734089213635 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734089213708 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1734089215284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734089215284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089215312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089215312 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "193 " "The Timing Analyzer is analyzing 193 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1734089215753 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734089217126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734089217126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734089217126 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1734089217126 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1734089217126 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FINAL_PROJECT.sdc " "Synopsys Design Constraints File file not found: 'FINAL_PROJECT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1734089217169 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_frame_driver:my_frame_driver\|vga_driver:the_vga\|yPixel\[6\] CLOCK_50 " "Register vga_frame_driver:my_frame_driver\|vga_driver:the_vga\|yPixel\[6\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734089217191 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734089217191 "|FINAL_PROJECT|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch PIECE_MOVER:p1\|board_mem\[0\]\[0\]~1 KEY\[0\] " "Latch PIECE_MOVER:p1\|board_mem\[0\]\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734089217191 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734089217191 "|FINAL_PROJECT|KEY[0]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1734089217206 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734089217206 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734089217218 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734089217710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.923 " "Worst-case setup slack is 10.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089217827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089217827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.923               0.000 altera_reserved_tck  " "   10.923               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089217827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089217827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089217864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089217864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 altera_reserved_tck  " "    0.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089217864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089217864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 25.833 " "Worst-case recovery slack is 25.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089218165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089218165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.833               0.000 altera_reserved_tck  " "   25.833               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089218165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089218165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.874 " "Worst-case removal slack is 0.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089218203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089218203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.874               0.000 altera_reserved_tck  " "    0.874               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089218203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089218203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.513 " "Worst-case minimum pulse width slack is 15.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089218236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089218236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.513               0.000 altera_reserved_tck  " "   15.513               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089218236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089218236 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734089218304 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734089218332 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734089219722 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_frame_driver:my_frame_driver\|vga_driver:the_vga\|yPixel\[6\] CLOCK_50 " "Register vga_frame_driver:my_frame_driver\|vga_driver:the_vga\|yPixel\[6\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734089221169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734089221169 "|FINAL_PROJECT|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch PIECE_MOVER:p1\|board_mem\[0\]\[0\]~1 KEY\[0\] " "Latch PIECE_MOVER:p1\|board_mem\[0\]\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734089221613 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734089221613 "|FINAL_PROJECT|KEY[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734089221627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.948 " "Worst-case setup slack is 10.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089222183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089222183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.948               0.000 altera_reserved_tck  " "   10.948               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089222183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089222183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089222222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089222222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 altera_reserved_tck  " "    0.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089222222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089222222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 26.164 " "Worst-case recovery slack is 26.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089222258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089222258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.164               0.000 altera_reserved_tck  " "   26.164               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089222258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089222258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.826 " "Worst-case removal slack is 0.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089222293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089222293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 altera_reserved_tck  " "    0.826               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089222293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089222293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.522 " "Worst-case minimum pulse width slack is 15.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089222333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089222333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.522               0.000 altera_reserved_tck  " "   15.522               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089222333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089222333 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734089222408 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734089223096 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734089224389 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_frame_driver:my_frame_driver\|vga_driver:the_vga\|yPixel\[6\] CLOCK_50 " "Register vga_frame_driver:my_frame_driver\|vga_driver:the_vga\|yPixel\[6\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734089225501 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734089225501 "|FINAL_PROJECT|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch PIECE_MOVER:p1\|board_mem\[0\]\[0\]~1 KEY\[0\] " "Latch PIECE_MOVER:p1\|board_mem\[0\]\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734089225502 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734089225502 "|FINAL_PROJECT|KEY[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734089225505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.543 " "Worst-case setup slack is 13.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089225551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089225551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.543               0.000 altera_reserved_tck  " "   13.543               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089225551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089225551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089226447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089226447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 altera_reserved_tck  " "    0.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089226447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089226447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.120 " "Worst-case recovery slack is 28.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089226485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089226485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.120               0.000 altera_reserved_tck  " "   28.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089226485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089226485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.471 " "Worst-case removal slack is 0.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089226522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089226522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 altera_reserved_tck  " "    0.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089226522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089226522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.152 " "Worst-case minimum pulse width slack is 15.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089226552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089226552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.152               0.000 altera_reserved_tck  " "   15.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089226552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089226552 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734089226627 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_frame_driver:my_frame_driver\|vga_driver:the_vga\|yPixel\[6\] CLOCK_50 " "Register vga_frame_driver:my_frame_driver\|vga_driver:the_vga\|yPixel\[6\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734089227823 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734089227823 "|FINAL_PROJECT|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch PIECE_MOVER:p1\|board_mem\[0\]\[0\]~1 KEY\[0\] " "Latch PIECE_MOVER:p1\|board_mem\[0\]\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734089228241 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734089228241 "|FINAL_PROJECT|KEY[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734089228250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.877 " "Worst-case setup slack is 13.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089228299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089228299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.877               0.000 altera_reserved_tck  " "   13.877               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089228299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089228299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089228759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089228759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 altera_reserved_tck  " "    0.170               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089228759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089228759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.766 " "Worst-case recovery slack is 28.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089228798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089228798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.766               0.000 altera_reserved_tck  " "   28.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089228798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089228798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.431 " "Worst-case removal slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089228845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089228845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 altera_reserved_tck  " "    0.431               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089228845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089228845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.164 " "Worst-case minimum pulse width slack is 15.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089228883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089228883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.164               0.000 altera_reserved_tck  " "   15.164               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734089228883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734089228883 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734089232638 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734089232641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5511 " "Peak virtual memory: 5511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734089235543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 06:27:15 2024 " "Processing ended: Fri Dec 13 06:27:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734089235543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734089235543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734089235543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734089235543 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1734089238257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734089238265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 06:27:17 2024 " "Processing started: Fri Dec 13 06:27:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734089238265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1734089238265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FINAL_PROJECT -c FINAL_PROJECT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FINAL_PROJECT -c FINAL_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1734089238265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1734089239600 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL_PROJECT.vo D:/Final Project/simulation/questa/ simulation " "Generated file FINAL_PROJECT.vo in folder \"D:/Final Project/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1734089273160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734089275081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 06:27:55 2024 " "Processing ended: Fri Dec 13 06:27:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734089275081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734089275081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734089275081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1734089275081 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 349 s " "Quartus Prime Full Compilation was successful. 0 errors, 349 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1734089277654 ""}
