{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767811750871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767811750876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 21:49:10 2026 " "Processing started: Wed Jan 07 21:49:10 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767811750876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811750876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CYY_AU_OP_RP_F -c CYY_AU_OP_RP_F " "Command: quartus_map --read_settings_files=on --write_settings_files=off CYY_AU_OP_RP_F -c CYY_AU_OP_RP_F" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811750876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767811751071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767811751071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2port_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_2port_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_2port_11-SYN " "Found design unit 1: ram_2port_11-SYN" {  } { { "Ram_2port_11.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/Ram_2port_11.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811757244 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram_2port_11 " "Found entity 1: Ram_2port_11" {  } { { "Ram_2port_11.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/Ram_2port_11.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811757244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811757245 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811757245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_un_bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_un_bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_un_BO-arch " "Found design unit 1: ctrl_un_BO-arch" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811757246 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_un_BO " "Found entity 1: ctrl_un_BO" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811757246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyy_au_op_rp_f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cyy_au_op_rp_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CYY_AU_OP_RP_F-arch " "Found design unit 1: CYY_AU_OP_RP_F-arch" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811757248 ""} { "Info" "ISGN_ENTITY_NAME" "1 CYY_AU_OP_RP_F " "Found entity 1: CYY_AU_OP_RP_F" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811757248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CYY_AU_OP_RP_F " "Elaborating entity \"CYY_AU_OP_RP_F\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767811757265 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wr_en_b_RP 0 CYY_AU_OP_RP_F.vhd(72) " "Net \"wr_en_b_RP\" at CYY_AU_OP_RP_F.vhd(72) has no driver or initial value, using a default initial value '0'" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767811757268 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[0\] CYY_AU_OP_RP_F.vhd(333) " "Inferred latch for \"s_out\[0\]\" at CYY_AU_OP_RP_F.vhd(333)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757269 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[1\] CYY_AU_OP_RP_F.vhd(333) " "Inferred latch for \"s_out\[1\]\" at CYY_AU_OP_RP_F.vhd(333)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757269 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[2\] CYY_AU_OP_RP_F.vhd(333) " "Inferred latch for \"s_out\[2\]\" at CYY_AU_OP_RP_F.vhd(333)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757269 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[3\] CYY_AU_OP_RP_F.vhd(333) " "Inferred latch for \"s_out\[3\]\" at CYY_AU_OP_RP_F.vhd(333)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757269 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[0\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[0\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757269 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[1\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[1\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757269 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[2\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[2\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757269 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[3\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[3\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757269 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[4\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[4\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757269 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[5\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[5\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757269 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[6\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[6\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757269 "|CYY_AU_OP_RP_F"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_OP\[7\] CYY_AU_OP_RP_F.vhd(291) " "Inferred latch for \"data_in_OP\[7\]\" at CYY_AU_OP_RP_F.vhd(291)" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757269 "|CYY_AU_OP_RP_F"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:Comp_OP " "Elaborating entity \"memory\" for hierarchy \"memory:Comp_OP\"" {  } { { "CYY_AU_OP_RP_F.vhd" "Comp_OP" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811757276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:Comp_OP\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:Comp_OP\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "altsyncram_component" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/memory.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811757304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:Comp_OP\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:Comp_OP\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/memory.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811757311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:Comp_OP\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:Comp_OP\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mif.mif " "Parameter \"init_file\" = \"mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=hgh " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=hgh\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757311 ""}  } { { "memory.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/memory.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767811757311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lnt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lnt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lnt3 " "Found entity 1: altsyncram_lnt3" {  } { { "db/altsyncram_lnt3.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_lnt3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811757337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lnt3 memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated " "Elaborating entity \"altsyncram_lnt3\" for hierarchy \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartusmonitor/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811757337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f6r2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f6r2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f6r2 " "Found entity 1: altsyncram_f6r2" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811757363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f6r2 memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1 " "Elaborating entity \"altsyncram_f6r2\" for hierarchy \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\"" {  } { { "db/altsyncram_lnt3.tdf" "altsyncram1" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_lnt3.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811757364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lnt3.tdf" "mgl_prim2" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_lnt3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811757489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lnt3.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_lnt3.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811757497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1751607296 " "Parameter \"NODE_NAME\" = \"1751607296\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757497 ""}  } { { "db/altsyncram_lnt3.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_lnt3.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767811757497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/quartusmonitor/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811757615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartusmonitor/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811757737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/quartusmonitor/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811757852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram_2port_11 Ram_2port_11:Comp_RP " "Elaborating entity \"Ram_2port_11\" for hierarchy \"Ram_2port_11:Comp_RP\"" {  } { { "CYY_AU_OP_RP_F.vhd" "Comp_RP" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811757894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\"" {  } { { "Ram_2port_11.vhd" "altsyncram_component" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/Ram_2port_11.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811757903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\"" {  } { { "Ram_2port_11.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/Ram_2port_11.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811757909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component " "Instantiated megafunction \"Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file file_init_RP.mif " "Parameter \"init_file\" = \"file_init_RP.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767811757909 ""}  } { { "Ram_2port_11.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/Ram_2port_11.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767811757909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29t3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29t3 " "Found entity 1: altsyncram_29t3" {  } { { "db/altsyncram_29t3.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_29t3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811757935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29t3 Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\|altsyncram_29t3:auto_generated " "Elaborating entity \"altsyncram_29t3\" for hierarchy \"Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\|altsyncram_29t3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartusmonitor/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811757935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_un_BO ctrl_un_BO:Comp_AY " "Elaborating entity \"ctrl_un_BO\" for hierarchy \"ctrl_un_BO:Comp_AY\"" {  } { { "CYY_AU_OP_RP_F.vhd" "Comp_AY" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811757942 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state ctrl_un_BO.vhd(60) " "VHDL Process Statement warning at ctrl_un_BO.vhd(60): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1767811757943 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y ctrl_un_BO.vhd(60) " "VHDL Process Statement warning at ctrl_un_BO.vhd(60): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1767811757943 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[1\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757945 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[2\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757945 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[3\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757945 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[4\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757945 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[6\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757946 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[7\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757946 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[8\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757946 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[9\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757946 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[10\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757946 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[11\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757946 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] ctrl_un_BO.vhd(60) " "Inferred latch for \"y\[12\]\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757946 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 ctrl_un_BO.vhd(60) " "Inferred latch for \"next_state.s4\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757946 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 ctrl_un_BO.vhd(60) " "Inferred latch for \"next_state.s3\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757946 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 ctrl_un_BO.vhd(60) " "Inferred latch for \"next_state.s2\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757946 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 ctrl_un_BO.vhd(60) " "Inferred latch for \"next_state.s1\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757946 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 ctrl_un_BO.vhd(60) " "Inferred latch for \"next_state.s0\" at ctrl_un_BO.vhd(60)" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811757946 "|CYY_AU_OP_RP_F|ctrl_un_BO:Comp_AY"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1767811758094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2026.01.07.22:49:20 Progress: Loading sld20e2eefb/alt_sld_fab_wrapper_hw.tcl " "2026.01.07.22:49:20 Progress: Loading sld20e2eefb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811760441 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811761977 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811762098 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811763475 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811763584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811763691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811763822 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811763825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811763825 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1767811764537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20e2eefb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20e2eefb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld20e2eefb/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/ip/sld20e2eefb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811764748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811764748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811764840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811764840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811764842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811764842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811764909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811764909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811765005 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811765005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811765005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/ip/sld20e2eefb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767811765073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811765073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|next_state.s0_1288 " "LATCH primitive \"ctrl_un_BO:Comp_AY\|next_state.s0_1288\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|next_state.s1_1270 " "LATCH primitive \"ctrl_un_BO:Comp_AY\|next_state.s1_1270\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|next_state.s2_1252 " "LATCH primitive \"ctrl_un_BO:Comp_AY\|next_state.s2_1252\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|next_state.s3_1234 " "LATCH primitive \"ctrl_un_BO:Comp_AY\|next_state.s3_1234\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|next_state.s4_1216 " "LATCH primitive \"ctrl_un_BO:Comp_AY\|next_state.s4_1216\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[2\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[2\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[3\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[3\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[11\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[11\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[9\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[9\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[4\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[4\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[8\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[8\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[6\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[6\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[7\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[7\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[1\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[1\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[10\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[10\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl_un_BO:Comp_AY\|y\[12\] " "LATCH primitive \"ctrl_un_BO:Comp_AY\|y\[12\]\" is permanently enabled" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 60 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767811765946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[0\]\$latch " "Latch data_in_OP\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1767811766122 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1767811766122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[1\]\$latch " "Latch data_in_OP\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1767811766123 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1767811766123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[2\]\$latch " "Latch data_in_OP\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1767811766123 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1767811766123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[3\]\$latch " "Latch data_in_OP\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1767811766123 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1767811766123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[4\]\$latch " "Latch data_in_OP\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1767811766123 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1767811766123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[5\]\$latch " "Latch data_in_OP\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1767811766123 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1767811766123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[6\]\$latch " "Latch data_in_OP\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1767811766123 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1767811766123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in_OP\[7\]\$latch " "Latch data_in_OP\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1767811766123 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 291 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1767811766123 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ctrl_un_BO.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ctrl_un_BO.vhd" 111 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1767811766124 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1767811766124 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wr_en_b_RP GND " "Pin \"wr_en_b_RP\" is stuck at GND" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767811766176 "|CYY_AU_OP_RP_F|wr_en_b_RP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1767811766176 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811766246 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767811767360 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767811767360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "589 " "Implemented 589 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767811767401 ""} { "Info" "ICUT_CUT_TM_OPINS" "125 " "Implemented 125 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767811767401 ""} { "Info" "ICUT_CUT_TM_LCELLS" "442 " "Implemented 442 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767811767401 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1767811767401 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767811767401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767811767414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 21:49:27 2026 " "Processing ended: Wed Jan 07 21:49:27 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767811767414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767811767414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767811767414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767811767414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1767811768383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767811768387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 21:49:28 2026 " "Processing started: Wed Jan 07 21:49:28 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767811768387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1767811768387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CYY_AU_OP_RP_F -c CYY_AU_OP_RP_F " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CYY_AU_OP_RP_F -c CYY_AU_OP_RP_F" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1767811768387 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1767811768434 ""}
{ "Info" "0" "" "Project  = CYY_AU_OP_RP_F" {  } {  } 0 0 "Project  = CYY_AU_OP_RP_F" 0 0 "Fitter" 0 0 1767811768435 ""}
{ "Info" "0" "" "Revision = CYY_AU_OP_RP_F" {  } {  } 0 0 "Revision = CYY_AU_OP_RP_F" 0 0 "Fitter" 0 0 1767811768435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1767811768507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1767811768507 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CYY_AU_OP_RP_F EP4CGX30CF23C6 " "Automatically selected device EP4CGX30CF23C6 for design CYY_AU_OP_RP_F" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1767811769342 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1767811769342 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1767811769390 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1767811769390 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1767811769549 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1767811769554 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C6 " "Device EP4CGX75CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1767811769615 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23C6 " "Device EP4CGX50CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1767811769615 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1767811769615 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AB3 " "Pin ~ALTERA_NCEO~ is reserved at location AB3" {  } { { "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1767811769617 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K4 " "Pin ~ALTERA_DATA0~ is reserved at location K4" {  } { { "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1767811769617 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1767811769617 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ J4 " "Pin ~ALTERA_NCSO~ is reserved at location J4" {  } { { "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1767811769617 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D3 " "Pin ~ALTERA_DCLK~ is reserved at location D3" {  } { { "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1767811769617 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1767811769617 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1767811769618 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1767811769665 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "126 126 " "No exact pin location assignment(s) for 126 pins of 126 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1767811770102 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1767811770288 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1767811770288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1767811770288 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1767811770288 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1767811770288 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CYY_AU_OP_RP_F.sdc " "Synopsys Design Constraints File file not found: 'CYY_AU_OP_RP_F.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1767811770291 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\|altsyncram_29t3:auto_generated\|ram_block1a0~porta_we_reg clk " "Register Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\|altsyncram_29t3:auto_generated\|ram_block1a0~porta_we_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1767811770292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1767811770292 "|CYY_AU_OP_RP_F|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RK\[6\]~reg0 " "Node: RK\[6\]~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_in_OP\[5\]\$latch RK\[6\]~reg0 " "Latch data_in_OP\[5\]\$latch is being clocked by RK\[6\]~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1767811770292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1767811770292 "|CYY_AU_OP_RP_F|RK[6]~reg0"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1767811770294 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1767811770294 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1767811770294 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767811770294 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767811770294 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767811770294 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1767811770294 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node clk~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1767811770329 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1767811770329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1767811770329 ""}  } { { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1767811770329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wr_en_OP~0  " "Automatically promoted node wr_en_OP~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1767811770329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a0 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a0" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 41 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a1 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a1" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 77 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a2 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a2" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 113 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a3 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a3" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 149 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a4 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a4" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 185 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a5 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a5" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 221 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a6 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a6" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 257 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a7 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a7" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 293 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wr_en_OP~output " "Destination node wr_en_OP~output" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770329 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1767811770329 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1767811770329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "set~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node set~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1767811770330 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1767811770330 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state.s4  " "Automatically promoted node state.s4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1767811770330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "a~0 " "Destination node a~0" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~0 " "Destination node b~0" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~2 " "Destination node b~2" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~3 " "Destination node b~3" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~4 " "Destination node b~4" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~5 " "Destination node b~5" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~6 " "Destination node b~6" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~7 " "Destination node b~7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~8 " "Destination node b~8" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_out\[0\]~1 " "Destination node s_out\[0\]~1" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 333 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1767811770330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1767811770330 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1767811770330 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1767811770330 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1767811770523 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1767811770523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1767811770523 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1767811770524 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1767811770525 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1767811770527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1767811770527 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1767811770527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1767811770541 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1767811770542 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1767811770542 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "124 unused 2.5V 0 124 0 " "Number of I/O pins in group: 124 (unused VREF, 2.5V VCCIO, 0 input, 124 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1767811770545 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1767811770545 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1767811770545 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1767811770546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1767811770546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 45 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1767811770546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1767811770546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1767811770546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 45 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1767811770546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 49 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1767811770546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 49 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1767811770546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 46 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1767811770546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1767811770546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 44 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1767811770546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 0 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1767811770546 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 8 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1767811770546 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1767811770546 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1767811770546 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767811770631 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1767811770633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1767811771597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767811771686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1767811771707 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1767811772424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767811772424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1767811772656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X70_Y45 X81_Y55 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X70_Y45 to location X81_Y55" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X70_Y45 to location X81_Y55"} { { 12 { 0 ""} 70 45 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1767811773818 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1767811773818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1767811773916 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1767811773916 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1767811773916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767811773918 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1767811774025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1767811774034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1767811774205 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1767811774205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1767811774366 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767811774683 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V N11 " "Pin clk uses I/O standard 2.5 V at N11" {  } { { "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1767811775093 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "set 2.5 V M11 " "Pin set uses I/O standard 2.5 V at M11" {  } { { "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" { set } } } { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1767811775093 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1767811775093 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/output_files/CYY_AU_OP_RP_F.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/output_files/CYY_AU_OP_RP_F.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1767811775150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5994 " "Peak virtual memory: 5994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767811775418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 21:49:35 2026 " "Processing ended: Wed Jan 07 21:49:35 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767811775418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767811775418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767811775418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1767811775418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1767811776269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767811776274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 21:49:36 2026 " "Processing started: Wed Jan 07 21:49:36 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767811776274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1767811776274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CYY_AU_OP_RP_F -c CYY_AU_OP_RP_F " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CYY_AU_OP_RP_F -c CYY_AU_OP_RP_F" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1767811776274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1767811776479 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1767811777917 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1767811777960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767811778151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 21:49:38 2026 " "Processing ended: Wed Jan 07 21:49:38 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767811778151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767811778151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767811778151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1767811778151 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1767811778784 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1767811779089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767811779093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 21:49:38 2026 " "Processing started: Wed Jan 07 21:49:38 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767811779093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1767811779093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CYY_AU_OP_RP_F -c CYY_AU_OP_RP_F " "Command: quartus_sta CYY_AU_OP_RP_F -c CYY_AU_OP_RP_F" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1767811779094 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1767811779140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1767811779237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1767811779237 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1767811779281 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1767811779281 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1767811779524 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1767811779537 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1767811779537 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1767811779537 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1767811779537 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CYY_AU_OP_RP_F.sdc " "Synopsys Design Constraints File file not found: 'CYY_AU_OP_RP_F.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1767811779538 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\|altsyncram_29t3:auto_generated\|ram_block1a0~porta_we_reg clk " "Register Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\|altsyncram_29t3:auto_generated\|ram_block1a0~porta_we_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1767811779539 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1767811779539 "|CYY_AU_OP_RP_F|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RK\[6\]~reg0 " "Node: RK\[6\]~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_in_OP\[7\]\$latch RK\[6\]~reg0 " "Latch data_in_OP\[7\]\$latch is being clocked by RK\[6\]~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1767811779539 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1767811779539 "|CYY_AU_OP_RP_F|RK[6]~reg0"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1767811779540 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1767811779540 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1767811779541 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1767811779547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.483 " "Worst-case setup slack is 45.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.483               0.000 altera_reserved_tck  " "   45.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767811779555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 altera_reserved_tck  " "    0.345               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767811779557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.910 " "Worst-case recovery slack is 96.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.910               0.000 altera_reserved_tck  " "   96.910               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767811779558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.404 " "Worst-case removal slack is 1.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.404               0.000 altera_reserved_tck  " "    1.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767811779559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.648 " "Worst-case minimum pulse width slack is 49.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.648               0.000 altera_reserved_tck  " "   49.648               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767811779560 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779581 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779581 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779581 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779581 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.964 ns " "Worst Case Available Settling Time: 344.964 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779581 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779581 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1767811779581 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1767811779584 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1767811779602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1767811779782 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\|altsyncram_29t3:auto_generated\|ram_block1a0~porta_we_reg clk " "Register Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\|altsyncram_29t3:auto_generated\|ram_block1a0~porta_we_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1767811779814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1767811779814 "|CYY_AU_OP_RP_F|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RK\[6\]~reg0 " "Node: RK\[6\]~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_in_OP\[7\]\$latch RK\[6\]~reg0 " "Latch data_in_OP\[7\]\$latch is being clocked by RK\[6\]~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1767811779814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1767811779814 "|CYY_AU_OP_RP_F|RK[6]~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1767811779815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.964 " "Worst-case setup slack is 45.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.964               0.000 altera_reserved_tck  " "   45.964               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767811779820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 altera_reserved_tck  " "    0.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767811779823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.205 " "Worst-case recovery slack is 97.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.205               0.000 altera_reserved_tck  " "   97.205               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767811779826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.267 " "Worst-case removal slack is 1.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.267               0.000 altera_reserved_tck  " "    1.267               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767811779828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.653 " "Worst-case minimum pulse width slack is 49.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.653               0.000 altera_reserved_tck  " "   49.653               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767811779830 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.506 ns " "Worst Case Available Settling Time: 345.506 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779856 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779856 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1767811779856 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1767811779858 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\|altsyncram_29t3:auto_generated\|ram_block1a0~porta_we_reg clk " "Register Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\|altsyncram_29t3:auto_generated\|ram_block1a0~porta_we_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1767811779919 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1767811779919 "|CYY_AU_OP_RP_F|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RK\[6\]~reg0 " "Node: RK\[6\]~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_in_OP\[7\]\$latch RK\[6\]~reg0 " "Latch data_in_OP\[7\]\$latch is being clocked by RK\[6\]~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1767811779919 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1767811779919 "|CYY_AU_OP_RP_F|RK[6]~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1767811779919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.625 " "Worst-case setup slack is 47.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.625               0.000 altera_reserved_tck  " "   47.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767811779924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767811779926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.134 " "Worst-case recovery slack is 98.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.134               0.000 altera_reserved_tck  " "   98.134               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767811779929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.770 " "Worst-case removal slack is 0.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 altera_reserved_tck  " "    0.770               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767811779931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.417 " "Worst-case minimum pulse width slack is 49.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.417               0.000 altera_reserved_tck  " "   49.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767811779934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767811779934 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.503 ns " "Worst Case Available Settling Time: 347.503 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767811779960 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1767811779960 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1767811780292 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1767811780293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767811780363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 21:49:40 2026 " "Processing ended: Wed Jan 07 21:49:40 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767811780363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767811780363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767811780363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1767811780363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1767811781276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767811781279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 21:49:41 2026 " "Processing started: Wed Jan 07 21:49:41 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767811781279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1767811781279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CYY_AU_OP_RP_F -c CYY_AU_OP_RP_F " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CYY_AU_OP_RP_F -c CYY_AU_OP_RP_F" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1767811781279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1767811781543 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CYY_AU_OP_RP_F.vo D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/ simulation " "Generated file CYY_AU_OP_RP_F.vo in folder \"D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1767811781968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767811782730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 21:49:42 2026 " "Processing ended: Wed Jan 07 21:49:42 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767811782730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767811782730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767811782730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1767811782730 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1767811783330 ""}
