Reading OpenROAD database at '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/41-openroad-repairantennas/1-diodeinsertion/clk_int_div.odb'…
Reading library file at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/mr1ix0gwjfwmikfqyrq536nwhj83f0zp-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   clk_int_div
Die area:                 ( 0 0 ) ( 74945 85665 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     303
Number of terminals:      25
Number of snets:          2
Number of nets:           220

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 116.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 6665.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1001.
[INFO DRT-0033] via shape region query size = 120.
[INFO DRT-0033] met2 shape region query size = 80.
[INFO DRT-0033] via2 shape region query size = 96.
[INFO DRT-0033] met3 shape region query size = 87.
[INFO DRT-0033] via3 shape region query size = 96.
[INFO DRT-0033] met4 shape region query size = 28.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 397 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 110 unique inst patterns.
[INFO DRT-0084]   Complete 122 groups.
#scanned instances     = 303
#unique  instances     = 116
#stdCellGenAp          = 2955
#stdCellValidPlanarAp  = 34
#stdCellValidViaAp     = 2270
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 717
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:01, memory = 139.55 (MB), peak = 139.55 (MB)

[INFO DRT-0157] Number of guides:     1479

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 10 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 12 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 527.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 404.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 212.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 17.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 740 vertical wires in 1 frboxes and 421 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 55 vertical wires in 1 frboxes and 121 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 142.96 (MB), peak = 142.96 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 143.62 (MB), peak = 143.62 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 152.86 (MB).
    Completing 20% with 34 violations.
    elapsed time = 00:00:02, memory = 162.61 (MB).
    Completing 30% with 38 violations.
    elapsed time = 00:00:03, memory = 162.61 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:03, memory = 162.87 (MB).
[INFO DRT-0199]   Number of violations = 76.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        2     10      2      6
Min Hole             0      1      0      0
Recheck              0     21      4      0
Short                0     30      0      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:03, memory = 525.71 (MB), peak = 525.71 (MB)
Total wire length = 3973 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2013 um.
Total wire length on LAYER met2 = 1867 um.
Total wire length on LAYER met3 = 52 um.
Total wire length on LAYER met4 = 40 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1435.
Up-via summary (total 1435):

-----------------------
 FR_MASTERSLICE       0
            li1     693
           met1     720
           met2      20
           met3       2
           met4       0
-----------------------
                   1435


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 76 violations.
    elapsed time = 00:00:00, memory = 534.97 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:00, memory = 536.51 (MB).
    Completing 30% with 64 violations.
    elapsed time = 00:00:00, memory = 536.51 (MB).
    Completing 40% with 36 violations.
    elapsed time = 00:00:01, memory = 539.09 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1   met2
Metal Spacing        3      1
Min Hole             1      0
Short                7      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:01, memory = 540.13 (MB), peak = 540.13 (MB)
Total wire length = 3959 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2025 um.
Total wire length on LAYER met2 = 1841 um.
Total wire length on LAYER met3 = 52 um.
Total wire length on LAYER met4 = 40 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1433.
Up-via summary (total 1433):

-----------------------
 FR_MASTERSLICE       0
            li1     693
           met1     718
           met2      20
           met3       2
           met4       0
-----------------------
                   1433


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 540.13 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 540.13 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 540.13 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 540.13 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 540.13 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 540.13 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 540.13 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 540.13 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:02, memory = 556.97 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:02, memory = 556.97 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1   met2
Metal Spacing        8      2
Short                4      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 556.97 (MB), peak = 579.57 (MB)
Total wire length = 3925 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2006 um.
Total wire length on LAYER met2 = 1834 um.
Total wire length on LAYER met3 = 46 um.
Total wire length on LAYER met4 = 37 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1415.
Up-via summary (total 1415):

-----------------------
 FR_MASTERSLICE       0
            li1     693
           met1     703
           met2      17
           met3       2
           met4       0
-----------------------
                   1415


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 584.55 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 584.55 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 584.55 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 584.55 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:00, memory = 584.55 (MB), peak = 584.55 (MB)
Total wire length = 3925 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2004 um.
Total wire length on LAYER met2 = 1832 um.
Total wire length on LAYER met3 = 51 um.
Total wire length on LAYER met4 = 37 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1424.
Up-via summary (total 1424):

-----------------------
 FR_MASTERSLICE       0
            li1     693
           met1     709
           met2      20
           met3       2
           met4       0
-----------------------
                   1424


[INFO DRT-0198] Complete detail routing.
Total wire length = 3925 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2004 um.
Total wire length on LAYER met2 = 1832 um.
Total wire length on LAYER met3 = 51 um.
Total wire length on LAYER met4 = 37 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1424.
Up-via summary (total 1424):

-----------------------
 FR_MASTERSLICE       0
            li1     693
           met1     709
           met2      20
           met3       2
           met4       0
-----------------------
                   1424


[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:08, memory = 584.55 (MB), peak = 584.55 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                46     172.67
  Tap cell                                 50      62.56
  Timing Repair Buffer                     38     231.47
  Inverter                                  8      30.03
  Sequential cell                          25     651.88
  Multi-Input combinational cell          136    1078.53
  Total                                   303    2227.14
Writing OpenROAD database to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/43-openroad-detailedrouting/clk_int_div.odb'…
Writing netlist to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/43-openroad-detailedrouting/clk_int_div.nl.v'…
Writing powered netlist to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/43-openroad-detailedrouting/clk_int_div.pnl.v'…
Writing layout to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/43-openroad-detailedrouting/clk_int_div.def'…
Writing timing constraints to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/43-openroad-detailedrouting/clk_int_div.sdc'…
