config \08_#20timing ;
design mtca_interface_board_reocc.\08_#20timing :sch_1;
liblist \default , mtca_interface_board_reocc, mtca_interface_board, ocad_parts_lib, discrete, ind, golden_symbols, atcs, testpoint, diode, tp_demonstrator, graphics, standard, bris_cds_standard, cninterface, bris_cds_logic, cnpower, cnconnector, cndiscrete, cnstandard;
viewlist edif, vlog_rtl, vhdl_rtl, sch_1, entity;
stoplist none;
endconfig
