{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718819722951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718819722952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 19:55:22 2024 " "Processing started: Wed Jun 19 19:55:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718819722952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718819722952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sisa -c sisa " "Command: quartus_map --read_settings_files=on --write_settings_files=off sisa -c sisa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718819722952 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718819723074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_modules/shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_modules/shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-Structural " "Found design unit 1: shift-Structural" {  } { { "alu_modules/shift.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu_modules/shift.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723387 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "alu_modules/shift.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu_modules/shift.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_modules/mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_modules/mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul-Structural " "Found design unit 1: mul-Structural" {  } { { "alu_modules/mul.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu_modules/mul.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723387 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "alu_modules/mul.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu_modules/mul.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_modules/div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_modules/div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-Structural " "Found design unit 1: div-Structural" {  } { { "alu_modules/div.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu_modules/div.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723389 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "alu_modules/div.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu_modules/div.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_modules/cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_modules/cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp-Structural " "Found design unit 1: cmp-Structural" {  } { { "alu_modules/cmp.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu_modules/cmp.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723389 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "alu_modules/cmp.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu_modules/cmp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_modules/addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_modules/addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-Structural " "Found design unit 1: addsub-Structural" {  } { { "alu_modules/addsub.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu_modules/addsub.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723390 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "alu_modules/addsub.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu_modules/addsub.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_controllers/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO_controllers/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_sync_arch " "Found design unit 1: vga_sync-vga_sync_arch" {  } { { "IO_controllers/vga_sync.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/vga_sync.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723391 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "IO_controllers/vga_sync.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/vga_sync.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_controllers/vga_ram_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO_controllers/vga_ram_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_ram_dual-vga_ram_dual_arch " "Found design unit 1: vga_ram_dual-vga_ram_dual_arch" {  } { { "IO_controllers/vga_ram_dual.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/vga_ram_dual.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723391 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_ram_dual " "Found entity 1: vga_ram_dual" {  } { { "IO_controllers/vga_ram_dual.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/vga_ram_dual.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_controllers/vga_font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO_controllers/vga_font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_font_rom-vga_font_rom_arch " "Found design unit 1: vga_font_rom-vga_font_rom_arch" {  } { { "IO_controllers/vga_font_rom.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/vga_font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723394 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_font_rom " "Found entity 1: vga_font_rom" {  } { { "IO_controllers/vga_font_rom.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/vga_font_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_controllers/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO_controllers/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-vga_controller_rtl " "Found design unit 1: vga_controller-vga_controller_rtl" {  } { { "IO_controllers/vga_controller.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/vga_controller.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723394 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "IO_controllers/vga_controller.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_controllers/ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO_controllers/ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_interface-trans " "Found design unit 1: ps2_keyboard_interface-trans" {  } { { "IO_controllers/ps2_keyboard.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/ps2_keyboard.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723395 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_interface " "Found entity 1: ps2_keyboard_interface" {  } { { "IO_controllers/ps2_keyboard.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/ps2_keyboard.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_controllers/keyboard_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO_controllers/keyboard_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_controller-Behavioral " "Found design unit 1: keyboard_controller-Behavioral" {  } { { "IO_controllers/keyboard_controller.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/keyboard_controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723396 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_controller " "Found entity 1: keyboard_controller" {  } { { "IO_controllers/keyboard_controller.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/keyboard_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_controllers/driver7display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO_controllers/driver7display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver7display-Structure " "Found design unit 1: driver7display-Structure" {  } { { "IO_controllers/driver7display.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/driver7display.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723397 ""} { "Info" "ISGN_ENTITY_NAME" "1 driver7display " "Found entity 1: driver7display" {  } { { "IO_controllers/driver7display.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/driver7display.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_controllers/dataVisualizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO_controllers/dataVisualizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataVisualizer-Structure " "Found design unit 1: dataVisualizer-Structure" {  } { { "IO_controllers/dataVisualizer.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/dataVisualizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723397 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataVisualizer " "Found entity 1: dataVisualizer" {  } { { "IO_controllers/dataVisualizer.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/IO_controllers/dataVisualizer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vregfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vregfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vregfile-Structure " "Found design unit 1: vregfile-Structure" {  } { { "vregfile.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/vregfile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723398 ""} { "Info" "ISGN_ENTITY_NAME" "1 vregfile " "Found entity 1: vregfile" {  } { { "vregfile.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/vregfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "unidad_control.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/unidad_control.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723398 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "unidad_control.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/unidad_control.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-Structure " "Found design unit 1: timer-Structure" {  } { { "timer.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/timer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723399 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAMController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SRAMController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "SRAMController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/SRAMController.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723399 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/SRAMController.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "sisa.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/sisa.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723400 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "sisa.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "renacuajo.vhd 2 0 " "Found 2 design units, including 0 entities, in source file renacuajo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 renacuajo_pkg " "Found design unit 1: renacuajo_pkg" {  } { { "renacuajo.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/renacuajo.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723401 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 renacuajo_pkg-body " "Found design unit 2: renacuajo_pkg-body" {  } { { "renacuajo.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/renacuajo.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "regfile.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/regfile.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723402 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsadors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsadors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulsadors-Structure " "Found design unit 1: pulsadors-Structure" {  } { { "pulsadors.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/pulsadors.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723402 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulsadors " "Found entity 1: pulsadors" {  } { { "pulsadors.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/pulsadors.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "proc.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/proc.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723403 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/proc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/multi.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723403 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/multi.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoryController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723404 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interruptors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interruptors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interruptors-Structure " "Found design unit 1: interruptors-Structure" {  } { { "interruptors.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/interruptors.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723404 ""} { "Info" "ISGN_ENTITY_NAME" "1 interruptors " "Found entity 1: interruptors" {  } { { "interruptors.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/interruptors.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_controller-Structure " "Found design unit 1: interrupt_controller-Structure" {  } { { "interrupt_controller.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/interrupt_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723405 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "interrupt_controller.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/interrupt_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exception_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exception_controller-Structure " "Found design unit 1: exception_controller-Structure" {  } { { "exception_controller.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/exception_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723406 ""} { "Info" "ISGN_ENTITY_NAME" "1 exception_controller " "Found entity 1: exception_controller" {  } { { "exception_controller.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/exception_controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "datapath.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/datapath.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723406 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladores_io-Structure " "Found design unit 1: controladores_io-Structure" {  } { { "controlador_io.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/controlador_io.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723407 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladores_io " "Found entity 1: controladores_io" {  } { { "controlador_io.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/controlador_io.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "control_l.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/control_l.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723407 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "control_l.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/control_l.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723408 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718819723408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sisa " "Elaborating entity \"sisa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718819723467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:pro0 " "Elaborating entity \"proc\" for hierarchy \"proc:pro0\"" {  } { { "sisa.vhd" "pro0" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/sisa.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control proc:pro0\|unidad_control:c0 " "Elaborating entity \"unidad_control\" for hierarchy \"proc:pro0\|unidad_control:c0\"" {  } { { "proc.vhd" "c0" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/proc.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi proc:pro0\|unidad_control:c0\|multi:m " "Elaborating entity \"multi\" for hierarchy \"proc:pro0\|unidad_control:c0\|multi:m\"" {  } { { "unidad_control.vhd" "m" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/unidad_control.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723513 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state multi.vhd(91) " "VHDL Process Statement warning at multi.vhd(91): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/multi.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723513 "|sisa|proc:pro0|unidad_control:c0|multi:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l proc:pro0\|unidad_control:c0\|control_l:c_l " "Elaborating entity \"control_l\" for hierarchy \"proc:pro0\|unidad_control:c0\|control_l:c_l\"" {  } { { "unidad_control.vhd" "c_l" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/unidad_control.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723519 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "geti control_l.vhd(32) " "VHDL Signal Declaration warning at control_l.vhd(32): used implicit default value for signal \"geti\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_l.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/control_l.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718819723520 "|sisa|proc:pro0|unidad_control:c0|control_l:c_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath proc:pro0\|datapath:e0 " "Elaborating entity \"datapath\" for hierarchy \"proc:pro0\|datapath:e0\"" {  } { { "proc.vhd" "e0" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/proc.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile proc:pro0\|datapath:e0\|regfile:reg0 " "Elaborating entity \"regfile\" for hierarchy \"proc:pro0\|datapath:e0\|regfile:reg0\"" {  } { { "datapath.vhd" "reg0" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/datapath.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vregfile proc:pro0\|datapath:e0\|vregfile:vreg0 " "Elaborating entity \"vregfile\" for hierarchy \"proc:pro0\|datapath:e0\|vregfile:vreg0\"" {  } { { "datapath.vhd" "vreg0" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/datapath.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc:pro0\|datapath:e0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"proc:pro0\|datapath:e0\|alu:alu0\"" {  } { { "datapath.vhd" "alu0" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/datapath.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub proc:pro0\|datapath:e0\|alu:alu0\|addsub:addsub_inst " "Elaborating entity \"addsub\" for hierarchy \"proc:pro0\|datapath:e0\|alu:alu0\|addsub:addsub_inst\"" {  } { { "alu.vhd" "addsub_inst" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp proc:pro0\|datapath:e0\|alu:alu0\|cmp:cmp_inst " "Elaborating entity \"cmp\" for hierarchy \"proc:pro0\|datapath:e0\|alu:alu0\|cmp:cmp_inst\"" {  } { { "alu.vhd" "cmp_inst" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div proc:pro0\|datapath:e0\|alu:alu0\|div:div_inst " "Elaborating entity \"div\" for hierarchy \"proc:pro0\|datapath:e0\|alu:alu0\|div:div_inst\"" {  } { { "alu.vhd" "div_inst" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul proc:pro0\|datapath:e0\|alu:alu0\|mul:mul_inst " "Elaborating entity \"mul\" for hierarchy \"proc:pro0\|datapath:e0\|alu:alu0\|mul:mul_inst\"" {  } { { "alu.vhd" "mul_inst" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift proc:pro0\|datapath:e0\|alu:alu0\|shift:shift_inst " "Elaborating entity \"shift\" for hierarchy \"proc:pro0\|datapath:e0\|alu:alu0\|shift:shift_inst\"" {  } { { "alu.vhd" "shift_inst" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/alu.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723700 ""}
{ "Warning" "WSGN_SEARCH_FILE" "valu.vhd 2 1 " "Using design file valu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valu-Structure " "Found design unit 1: valu-Structure" {  } { { "valu.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/valu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723706 ""} { "Info" "ISGN_ENTITY_NAME" "1 valu " "Found entity 1: valu" {  } { { "valu.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/valu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718819723706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718819723706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valu proc:pro0\|datapath:e0\|valu:valu0 " "Elaborating entity \"valu\" for hierarchy \"proc:pro0\|datapath:e0\|valu:valu0\"" {  } { { "datapath.vhd" "valu0" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/datapath.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:mem0 " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:mem0\"" {  } { { "sisa.vhd" "mem0" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/sisa.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723718 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_s MemoryController.vhd(128) " "VHDL Process Statement warning at MemoryController.vhd(128): signal \"write_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723720 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_state MemoryController.vhd(148) " "VHDL Process Statement warning at MemoryController.vhd(148): signal \"wr_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723721 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_vec MemoryController.vhd(150) " "VHDL Process Statement warning at MemoryController.vhd(150): signal \"wr_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723721 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr MemoryController.vhd(152) " "VHDL Process Statement warning at MemoryController.vhd(152): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723721 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_vec MemoryController.vhd(154) " "VHDL Process Statement warning at MemoryController.vhd(154): signal \"wr_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723721 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_wr MemoryController.vhd(156) " "VHDL Process Statement warning at MemoryController.vhd(156): signal \"counter_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723721 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_wr MemoryController.vhd(157) " "VHDL Process Statement warning at MemoryController.vhd(157): signal \"addr_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723721 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_vdata MemoryController.vhd(158) " "VHDL Process Statement warning at MemoryController.vhd(158): signal \"wr_vdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723721 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_vdata_s MemoryController.vhd(159) " "VHDL Process Statement warning at MemoryController.vhd(159): signal \"wr_vdata_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723721 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_wr MemoryController.vhd(162) " "VHDL Process Statement warning at MemoryController.vhd(162): signal \"counter_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723722 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_vec MemoryController.vhd(146) " "VHDL Process Statement warning at MemoryController.vhd(146): inferring latch(es) for signal or variable \"wr_vec\", which holds its previous value in one or more paths through the process" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718819723722 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter_wr MemoryController.vhd(146) " "VHDL Process Statement warning at MemoryController.vhd(146): inferring latch(es) for signal or variable \"counter_wr\", which holds its previous value in one or more paths through the process" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718819723722 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_wr MemoryController.vhd(146) " "VHDL Process Statement warning at MemoryController.vhd(146): inferring latch(es) for signal or variable \"addr_wr\", which holds its previous value in one or more paths through the process" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718819723722 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_vdata_s MemoryController.vhd(146) " "VHDL Process Statement warning at MemoryController.vhd(146): inferring latch(es) for signal or variable \"wr_vdata_s\", which holds its previous value in one or more paths through the process" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718819723722 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_s MemoryController.vhd(176) " "VHDL Process Statement warning at MemoryController.vhd(176): signal \"write_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723722 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_state MemoryController.vhd(196) " "VHDL Process Statement warning at MemoryController.vhd(196): signal \"rd_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723722 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_vec_s MemoryController.vhd(198) " "VHDL Process Statement warning at MemoryController.vhd(198): signal \"rd_vec_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723722 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr MemoryController.vhd(200) " "VHDL Process Statement warning at MemoryController.vhd(200): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723722 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_vec_s MemoryController.vhd(202) " "VHDL Process Statement warning at MemoryController.vhd(202): signal \"rd_vec_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723723 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_rd MemoryController.vhd(204) " "VHDL Process Statement warning at MemoryController.vhd(204): signal \"counter_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723723 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_rd MemoryController.vhd(205) " "VHDL Process Statement warning at MemoryController.vhd(205): signal \"addr_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723723 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_data_s MemoryController.vhd(206) " "VHDL Process Statement warning at MemoryController.vhd(206): signal \"rd_data_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723723 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_vec_s MemoryController.vhd(207) " "VHDL Process Statement warning at MemoryController.vhd(207): signal \"rd_vec_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723723 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_rd MemoryController.vhd(210) " "VHDL Process Statement warning at MemoryController.vhd(210): signal \"counter_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723723 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_done MemoryController.vhd(212) " "VHDL Process Statement warning at MemoryController.vhd(212): signal \"rd_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723723 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_vec_s MemoryController.vhd(213) " "VHDL Process Statement warning at MemoryController.vhd(213): signal \"rd_vec_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718819723723 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_vec_s MemoryController.vhd(194) " "VHDL Process Statement warning at MemoryController.vhd(194): inferring latch(es) for signal or variable \"rd_vec_s\", which holds its previous value in one or more paths through the process" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718819723724 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter_rd MemoryController.vhd(194) " "VHDL Process Statement warning at MemoryController.vhd(194): inferring latch(es) for signal or variable \"counter_rd\", which holds its previous value in one or more paths through the process" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718819723724 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_rd MemoryController.vhd(194) " "VHDL Process Statement warning at MemoryController.vhd(194): inferring latch(es) for signal or variable \"addr_rd\", which holds its previous value in one or more paths through the process" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718819723724 "|sisa|MemoryController:mem0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_vec MemoryController.vhd(194) " "VHDL Process Statement warning at MemoryController.vhd(194): inferring latch(es) for signal or variable \"rd_vec\", which holds its previous value in one or more paths through the process" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718819723724 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[0\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[0\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723727 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[1\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[1\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723727 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[2\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[2\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723727 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[3\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[3\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723727 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[4\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[4\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723727 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[5\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[5\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723727 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[6\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[6\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723727 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[7\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[7\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723727 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[8\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[8\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723727 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[9\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[9\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723727 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[10\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[10\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723727 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[11\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[11\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[12\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[12\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[13\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[13\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[14\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[14\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[15\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[15\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[16\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[16\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[17\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[17\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[18\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[18\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[19\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[19\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[20\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[20\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[21\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[21\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[22\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[22\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[23\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[23\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[24\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[24\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[25\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[25\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[26\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[26\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[27\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[27\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[28\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[28\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[29\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[29\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[30\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[30\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[31\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[31\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[32\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[32\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723728 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[33\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[33\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[34\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[34\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[35\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[35\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[36\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[36\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[37\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[37\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[38\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[38\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[39\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[39\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[40\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[40\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[41\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[41\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[42\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[42\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[43\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[43\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[44\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[44\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[45\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[45\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[46\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[46\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[47\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[47\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[48\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[48\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[49\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[49\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[50\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[50\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[51\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[51\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[52\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[52\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723729 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[53\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[53\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[54\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[54\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[55\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[55\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[56\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[56\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[57\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[57\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[58\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[58\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[59\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[59\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[60\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[60\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[61\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[61\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[62\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[62\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[63\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[63\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[64\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[64\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[65\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[65\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[66\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[66\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[67\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[67\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[68\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[68\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[69\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[69\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[70\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[70\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[71\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[71\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[72\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[72\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[73\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[73\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723730 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[74\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[74\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[75\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[75\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[76\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[76\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[77\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[77\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[78\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[78\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[79\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[79\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[80\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[80\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[81\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[81\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[82\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[82\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[83\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[83\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[84\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[84\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[85\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[85\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[86\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[86\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[87\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[87\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[88\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[88\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[89\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[89\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[90\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[90\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[91\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[91\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[92\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[92\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[93\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[93\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[94\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[94\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723731 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[95\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[95\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[96\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[96\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[97\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[97\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[98\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[98\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[99\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[99\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[100\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[100\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[101\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[101\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[102\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[102\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[103\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[103\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[104\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[104\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[105\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[105\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[106\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[106\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[107\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[107\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[108\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[108\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[109\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[109\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[110\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[110\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[111\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[111\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[112\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[112\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[113\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[113\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[114\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[114\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[115\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[115\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723732 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[116\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[116\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[117\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[117\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[118\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[118\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[119\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[119\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[120\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[120\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[121\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[121\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[122\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[122\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[123\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[123\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[124\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[124\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[125\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[125\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[126\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[126\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec\[127\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec\[127\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[0\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[0\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[1\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[1\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[2\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[2\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[3\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[3\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[4\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[4\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[5\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[5\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[6\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[6\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723733 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[7\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[7\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[8\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[8\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[9\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[9\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[10\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[10\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[11\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[11\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[12\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[12\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[13\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[13\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[14\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[14\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[15\] MemoryController.vhd(194) " "Inferred latch for \"addr_rd\[15\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_rd\[0\] MemoryController.vhd(194) " "Inferred latch for \"counter_rd\[0\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_rd\[1\] MemoryController.vhd(194) " "Inferred latch for \"counter_rd\[1\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_rd\[2\] MemoryController.vhd(194) " "Inferred latch for \"counter_rd\[2\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_rd\[3\] MemoryController.vhd(194) " "Inferred latch for \"counter_rd\[3\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[0\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[0\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[1\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[1\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[2\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[2\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[3\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[3\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[4\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[4\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[5\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[5\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723734 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[6\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[6\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[7\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[7\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[8\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[8\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[9\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[9\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[10\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[10\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[11\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[11\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[12\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[12\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[13\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[13\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[14\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[14\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[15\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[15\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[16\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[16\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[17\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[17\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[18\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[18\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[19\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[19\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[20\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[20\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[21\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[21\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[22\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[22\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[23\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[23\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[24\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[24\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[25\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[25\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[26\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[26\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723735 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[27\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[27\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[28\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[28\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[29\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[29\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[30\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[30\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[31\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[31\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[32\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[32\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[33\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[33\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[34\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[34\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[35\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[35\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[36\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[36\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[37\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[37\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[38\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[38\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[39\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[39\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[40\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[40\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[41\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[41\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[42\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[42\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[43\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[43\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[44\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[44\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[45\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[45\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[46\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[46\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723736 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[47\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[47\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[48\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[48\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[49\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[49\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[50\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[50\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[51\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[51\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[52\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[52\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[53\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[53\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[54\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[54\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[55\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[55\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[56\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[56\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[57\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[57\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[58\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[58\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[59\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[59\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[60\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[60\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[61\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[61\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[62\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[62\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[63\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[63\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[64\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[64\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723737 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[65\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[65\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[66\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[66\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[67\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[67\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[68\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[68\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[69\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[69\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[70\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[70\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[71\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[71\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[72\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[72\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[73\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[73\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[74\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[74\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[75\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[75\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[76\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[76\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[77\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[77\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[78\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[78\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[79\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[79\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[80\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[80\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[81\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[81\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[82\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[82\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[83\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[83\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[84\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[84\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723738 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[85\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[85\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[86\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[86\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[87\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[87\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[88\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[88\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[89\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[89\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[90\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[90\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[91\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[91\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[92\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[92\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[93\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[93\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[94\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[94\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[95\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[95\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[96\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[96\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[97\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[97\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[98\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[98\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[99\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[99\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[100\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[100\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[101\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[101\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[102\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[102\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[103\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[103\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[104\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[104\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723739 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[105\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[105\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[106\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[106\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[107\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[107\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[108\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[108\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[109\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[109\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[110\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[110\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[111\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[111\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[112\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[112\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[113\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[113\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[114\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[114\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[115\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[115\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[116\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[116\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[117\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[117\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[118\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[118\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[119\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[119\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[120\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[120\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[121\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[121\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[122\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[122\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[123\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[123\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[124\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[124\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723740 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[125\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[125\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[126\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[126\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_vec_s\[127\] MemoryController.vhd(194) " "Inferred latch for \"rd_vec_s\[127\]\" at MemoryController.vhd(194)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[0\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[0\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[1\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[1\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[2\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[2\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[3\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[3\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[4\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[4\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[5\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[5\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[6\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[6\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[7\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[7\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[8\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[8\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[9\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[9\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[10\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[10\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[11\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[11\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[12\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[12\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[13\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[13\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[14\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[14\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vdata_s\[15\] MemoryController.vhd(146) " "Inferred latch for \"wr_vdata_s\[15\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723741 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[0\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[0\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[1\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[1\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[2\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[2\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[3\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[3\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[4\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[4\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[5\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[5\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[6\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[6\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[7\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[7\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[8\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[8\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[9\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[9\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[10\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[10\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[11\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[11\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[12\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[12\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[13\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[13\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[14\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[14\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_wr\[15\] MemoryController.vhd(146) " "Inferred latch for \"addr_wr\[15\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_wr\[0\] MemoryController.vhd(146) " "Inferred latch for \"counter_wr\[0\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723742 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_wr\[1\] MemoryController.vhd(146) " "Inferred latch for \"counter_wr\[1\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_wr\[2\] MemoryController.vhd(146) " "Inferred latch for \"counter_wr\[2\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_wr\[3\] MemoryController.vhd(146) " "Inferred latch for \"counter_wr\[3\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[0\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[0\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[1\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[1\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[2\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[2\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[3\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[3\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[4\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[4\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[5\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[5\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[6\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[6\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[7\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[7\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[8\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[8\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[9\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[9\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[10\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[10\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[11\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[11\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[12\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[12\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[13\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[13\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[14\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[14\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723743 "|sisa|MemoryController:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_vec\[15\] MemoryController.vhd(146) " "Inferred latch for \"wr_vec\[15\]\" at MemoryController.vhd(146)" {  } { { "MemoryController.vhd" "" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718819723744 "|sisa|MemoryController:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController MemoryController:mem0\|SRAMController:sram_c " "Elaborating entity \"SRAMController\" for hierarchy \"MemoryController:mem0\|SRAMController:sram_c\"" {  } { { "MemoryController.vhd" "sram_c" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/MemoryController.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladores_io controladores_io:io0 " "Elaborating entity \"controladores_io\" for hierarchy \"controladores_io:io0\"" {  } { { "sisa.vhd" "io0" { Text "/home/pol/Documents/Uni/Q6/PEC/PEC-proc/extensio/sisa.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718819723763 ""}
