INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder/adder.srcs/sim_1/new/tb_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
