<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>UMOV -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">UMOV</h2><p>Unsigned move vector element to general-purpose register</p>
      <p class="aml">This instruction reads the unsigned integer from the
source SIMD&amp;FP register,
zero-extends it to form a 32-bit or 64-bit value, and writes the result to
the destination general-purpose register.</p>
      <p class="aml">Depending on the settings in the CPACR_EL1,
  CPTR_EL2, and CPTR_EL3 registers,
  and the current Security state and Exception level,
  an attempt to execute the instruction might be trapped.</p>
    <p class="desc">This instruction is used by the alias <a href="mov_umov_advsimd.html" title="Move vector element to general-purpose register">MOV (to general)</a>.</p>
    <h3 class="classheading"><a id="iclass_advanced_simd"/>Advanced SIMD<span style="font-size:smaller;"><br/>(FEAT_AdvSIMD)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">0</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td colspan="5" class="lr">imm5</td><td class="lr">0</td><td class="l">0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td/><td/><td class="droppedname">op</td><td colspan="8"/><td colspan="5"/><td/><td colspan="4" class="droppedname">imm4</td><td/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit variant
            </h4><a id="UMOV_asimdins_W_w"/>
        Applies when
        <span class="bitdiff"> (Q == 0)</span><p class="asm-code">UMOV  <a href="#WdOrWZR" title="Is the 32-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.">&lt;Wd&gt;</a>, <a href="#Vn" title="Is the name of the SIMD&amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Vn&gt;</a>.<a href="#Ts_option__3" title="For the &quot;64-bit&quot; variant: is an element size specifier, ">&lt;Ts&gt;</a>[<a href="#imm5_index__3" title="For the &quot;32-bit&quot; variant: is the element index ">&lt;index&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit variant
            </h4><a id="UMOV_asimdins_X_x"/>
        Applies when
        <span class="bitdiff"> (Q == 1 &amp;&amp; imm5 == x1000)</span><p class="asm-code">UMOV  <a href="#XdOrXZR__6" title="Is the 64-bit name of the general-purpose destination register, encoded in the &quot;Rd&quot; field.">&lt;Xd&gt;</a>, <a href="#Vn" title="Is the name of the SIMD&amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Vn&gt;</a>.D[<a href="#index__7" title="For the &quot;64-bit&quot; variant: is the element index encoded in &quot;imm5&lt;4&gt;&quot;.">&lt;index&gt;</a>]</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_AdvSIMD) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
if imm5 == 'x0000' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let size : integer{} = LowestSetBitNZ(imm5[3:0]);

let d : integer{} = UInt(Rd);
let n : integer{} = UInt(Rn);
let esize : integer{} = 8 &lt;&lt; size;
let datasize : integer{} = 32 &lt;&lt; UInt(Q);
if datasize == 64 &amp;&amp; esize &lt; 64 then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
if datasize == 32 &amp;&amp; esize &gt;= 64 then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let index : integer = UInt(imm5[4:size+1]);
let idxdsize : integer{} = 64 &lt;&lt; UInt(imm5[4]);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wd&gt;</td><td><a id="WdOrWZR"/>
        
          <p class="aml">Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vn&gt;</td><td><a id="Vn"/>
        
          <p class="aml">Is the name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ts&gt;</td><td><a id="Ts_option__3"/>
        <p>Is an element size specifier, 
          encoded in
          <q>imm5</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">imm5</th>
                <th class="symbol">&lt;Ts&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">xx000</td>
                <td class="symbol">RESERVED</td>
              </tr>
              <tr>
                <td class="bitfield">xxxx1</td>
                <td class="symbol">B</td>
              </tr>
              <tr>
                <td class="bitfield">xxx10</td>
                <td class="symbol">H</td>
              </tr>
              <tr>
                <td class="bitfield">xx100</td>
                <td class="symbol">S</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;index&gt;</td><td><a id="imm5_index__3"/>
        <p>For the "32-bit" variant: is the element index 
          encoded in
          <q>imm5</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">imm5</th>
                <th class="symbol">&lt;index&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">xx000</td>
                <td class="symbol">RESERVED</td>
              </tr>
              <tr>
                <td class="bitfield">xxxx1</td>
                <td class="symbol">UInt(imm5[4:1])</td>
              </tr>
              <tr>
                <td class="bitfield">xxx10</td>
                <td class="symbol">UInt(imm5[4:2])</td>
              </tr>
              <tr>
                <td class="bitfield">xx100</td>
                <td class="symbol">UInt(imm5[4:3])</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr><tr><td/><td><a id="index__7"/>
        
          <p class="aml">For the "64-bit" variant: is the element index encoded in "imm5&lt;4&gt;".</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xd&gt;</td><td><a id="XdOrXZR__6"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/><h3 class="aliastable" id="">Alias Conditions</h3><table class="aliastable"><thead><tr><th>Alias</th><th>Of variant</th><th>Is preferred when</th></tr></thead><tbody><tr><td><a href="mov_umov_advsimd.html" title="Move vector element to general-purpose register">MOV (to general)</a></td><td class="notfirst">32-bit</td><td class="notfirst"><span class="pseudocode">imm5 IN {'xx100'}</span></td></tr><tr><td><a href="mov_umov_advsimd.html" title="Move vector element to general-purpose register">MOV (to general)</a></td><td class="notfirst">64-bit</td><td class="notfirst"><span class="pseudocode">imm5 IN {'x1000'}</span></td></tr></tbody></table>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if index == 0 then
    AArch64_CheckFPEnabled();
else
    AArch64_CheckFPAdvSIMDEnabled();
end;
let operand : bits(idxdsize) = V{}(n);

<a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{datasize}(d) = ZeroExtend{datasize}(operand[index*:esize]);</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
