#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sat Mar 30 17:09:16 2024
# Process ID: 2576
# Current directory: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7204 C:\Users\terefeil\March26_2\audio_vocoder_W1\audio_vocoder_W1\audio_vocoder.xpr
# Log file: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/vivado.log
# Journal file: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-724] Xilinx Tcl Store apps are automatically updated.
start_gui
open_project C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/damounik/ECE532/March25/audio_vocoder_W1/audio_vocoder_W1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/ifft_interface_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/fft_interface_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/processing_path_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 953.043 ; gain = 324.281
update_compile_order -fileset sources_1
open_bd_design {C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:xfft:9.1 - xfft_0
Adding cell -- xilinx.com:ip:xfft:9.1 - xfft_INV
Adding cell -- utoronto.ca:user:i2s_rx_tx:1.0 - i2s_rx_tx_0
Adding cell -- utoronto.ca:user:fwdFFT:1.0 - fwdFFT_0
Adding cell -- utoronto.ca:user:invFFT:1.0 - invFFT_0
Adding cell -- utoronto.ca:user:dataPath:1.0 - dataPath_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:module_ref:uart_reader:1.0 - uart_reader_0
Adding cell -- xilinx.com:module_ref:vga_driver:1.0 - vga_driver_0_upgraded_ipi
Adding cell -- xilinx.com:module_ref:fft_output_format:1.0 - fft_output_format_0
Adding cell -- xilinx.com:module_ref:axi_child_v1_0_S00_AXI:1.0 - axi_child_v1_0_S00_A_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /i2s_rx_tx_0/CLK_12(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /dataPath_0/clk_12(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dataPath_0/aclk_48k(undef) and /xfft_0/aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dataPath_0/aclk_48k(undef) and /xfft_INV/aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dataPath_0/aclk_48k(undef) and /fft_output_format_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /uart_reader_0/CLK100MHZ(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /sys_clock_0(clk) and /vga_driver_0_upgraded_ipi/CLK100MHZ(undef)
Successfully read diagram <design_1> from BD file <C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd>
ipx::edit_ip_in_project -upgrade true -name dataPath_v1_0_project -directory C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.tmp/dataPath_v1_0_project c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/terefeil/march26_2/audio_vocoder_w1/audio_vocoder_w1/audio_vocoder.tmp/datapath_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1770.965 ; gain = 19.023
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/ifft_interface_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/fft_interface_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/processing_path_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip/dataPath.sv:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1770.965 ; gain = 19.023
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
set_property previous_version_for_upgrade utoronto.ca:user:dataPath:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip'
report_ip_status -name ip_status 
upgrade_ip -vlnv utoronto.ca:user:dataPath:2.0 [get_ips  design_1_dataPath_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_dataPath_0_0 from dataPath_v1_0 1.0 to dataPath_v1_0 2.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'windowFreqEn'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'windowVal'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_dataPath_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /dataPath_0_upgraded_ipi/clk_12(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xfft_0/aclk(clk) and /dataPath_0_upgraded_ipi/aclk_48k(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xfft_INV/aclk(clk) and /dataPath_0_upgraded_ipi/aclk_48k(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fft_output_format_0/clk(clk) and /dataPath_0_upgraded_ipi/aclk_48k(undef)
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_dataPath_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\terefeil\March26_2\audio_vocoder_W1\audio_vocoder_W1\audio_vocoder.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_dataPath_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_INV input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_INV input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /vga_driver_0_upgraded_ipi/BRAM_PORTB_0_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_vga_driver_0_upgraded_ipi_1_BRAM_PORTB_0_clk 
WARNING: [BD 41-927] Following properties on pin /axi_child_v1_0_S00_A_0/S_AXI_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_child_v1_0_S00_A_0/fft_index
/axi_child_v1_0_S00_A_0/fft_value
/dataPath_0/windowVal
/dataPath_0/windowFreqEn

Wrote  : <C:\Users\terefeil\March26_2\audio_vocoder_W1\audio_vocoder_W1\audio_vocoder.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_child_v1_0_S00_A_0/mic_value'(32) to net 'i2s_rx_tx_0_to_datapath'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_addr_a'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_child_v1_0_S00_A_0/mic_value'(32) to net 'i2s_rx_tx_0_to_datapath'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_addr_a'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_INV .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s_rx_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fwdFFT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block invFFT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataPath_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_reader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_driver_0_upgraded_ipi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_child_v1_0_S00_A_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fft_output_format_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
Exporting to file C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2044.156 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_dataPath_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9fd2ae1a32c13415; cache size = 97.178 MB.
export_ip_user_files -of_objects [get_files C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_dataPath_0_0_synth_1
[Sat Mar 30 17:16:27 2024] Launched design_1_dataPath_0_0_synth_1...
Run output will be captured here: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/design_1_dataPath_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.ip_user_files -ipstatic_source_dir C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.cache/compile_simlib/modelsim} {questa=C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.cache/compile_simlib/questa} {riviera=C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.cache/compile_simlib/riviera} {activehdl=C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins dataPath_0/windowVal]
set_property name xlconstant_0_windowVal [get_bd_cells xlconstant_0]
expected number but got ""
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {10} CONFIG.CONST_VAL {256}] [get_bd_cells xlconstant_0_windowVal]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property name xlconstant_0_windowEnable [get_bd_cells xlconstant_0]
set_property location {7 2083 926} [get_bd_cells xlconstant_0_windowEnable]
connect_bd_net [get_bd_pins xlconstant_0_windowEnable/dout] [get_bd_pins dataPath_0/windowFreqEn]
save_bd_design
Wrote  : <C:\Users\terefeil\March26_2\audio_vocoder_W1\audio_vocoder_W1\audio_vocoder.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
ipx::infer_core -vendor utoronto.ca -library user -taxonomy /UserIP C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/firFilterBP
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/firFilterBP/filterBP13.v:]
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.tmp c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/firFilterBP/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/ifft_interface_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/fft_interface_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/processing_path_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/firFilterBP/filterBP13.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2044.156 ; gain = 0.000
ipx::current_core c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/firFilterBP/component.xml
update_compile_order -fileset sources_1
set_property previous_version_for_upgrade utoronto.ca:user:filterBP13:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/firFilterBP c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/ifft_interface_ip c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/fft_interface_ip c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/processing_path_ip c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_i2s c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/firFilterBP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/ifft_interface_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/fft_interface_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/processing_path_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip'.
set_property name xfft_0_FWD [get_bd_cells xfft_0]
startgroup
create_bd_cell -type ip -vlnv utoronto.ca:user:filterBP:1.0 filterBP_0
endgroup
set_property location {9 3301 767} [get_bd_cells xlconstant_1]
set_property location {8 3365 886} [get_bd_cells filterBP_0]
connect_bd_net [get_bd_pins filterBP_0/resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins filterBP_0/clk_enable]
set_property name xlconstant_1_filterClkEn [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins filterBP_0/clk] [get_bd_pins dataPath_0/aclk_48k]
WARNING: [BD 41-1731] Type mismatch between connected pins: /dataPath_0/aclk_48k(undef) and /filterBP_0/clk(clk)
delete_bd_objs [get_bd_nets dataPath_0_audiodataOut]
connect_bd_net [get_bd_pins dataPath_0/audiodataOut] [get_bd_pins filterBP_0/filter_in]
connect_bd_net [get_bd_pins filterBP_0/filter_out] [get_bd_pins i2s_rx_tx_0/from_datapath]
save_bd_design
Wrote  : <C:\Users\terefeil\March26_2\audio_vocoder_W1\audio_vocoder_W1\audio_vocoder.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
report_ip_status -name ip_status 
set_property name filterBP_0_postProcessing [get_bd_cells filterBP_0]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\terefeil\March26_2\audio_vocoder_W1\audio_vocoder_W1\audio_vocoder.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0_FWD input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0_FWD input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_INV input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_INV input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /vga_driver_0_upgraded_ipi/BRAM_PORTB_0_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_vga_driver_0_upgraded_ipi_1_BRAM_PORTB_0_clk 
WARNING: [BD 41-927] Following properties on pin /axi_child_v1_0_S00_A_0/S_AXI_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_child_v1_0_S00_A_0/fft_index
/axi_child_v1_0_S00_A_0/fft_value

Wrote  : <C:\Users\terefeil\March26_2\audio_vocoder_W1\audio_vocoder_W1\audio_vocoder.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_child_v1_0_S00_A_0/mic_value'(32) to net 'i2s_rx_tx_0_to_datapath'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_addr_a'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/dataPath_0/windowFreqEn'(2) to net 'xlconstant_0_windowEnable_dout'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_child_v1_0_S00_A_0/mic_value'(32) to net 'i2s_rx_tx_0_to_datapath'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_addr_a'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/dataPath_0/windowFreqEn'(2) to net 'xlconstant_0_windowEnable_dout'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0_FWD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_INV .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s_rx_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fwdFFT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block invFFT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataPath_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_reader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_driver_0_upgraded_ipi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_child_v1_0_S00_A_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fft_output_format_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0_windowVal .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0_windowEnable .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1_filterClkEn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filterBP_0_postProcessing .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
Exporting to file C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9fd2ae1a32c13415; cache size = 97.313 MB.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
[Sat Mar 30 17:32:12 2024] Launched design_1_filterBP_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_filterBP_0_0_synth_1: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/design_1_filterBP_0_0_synth_1/runme.log
synth_1: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/synth_1/runme.log
[Sat Mar 30 17:32:12 2024] Launched impl_1...
Run output will be captured here: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2268.102 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {2}] [get_bd_cells xlconstant_0_windowEnable]
endgroup
save_bd_design
Wrote  : <C:\Users\terefeil\March26_2\audio_vocoder_W1\audio_vocoder_W1\audio_vocoder.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_filterBP_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0_FWD input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0_FWD input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_INV input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_INV input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /vga_driver_0_upgraded_ipi/BRAM_PORTB_0_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_vga_driver_0_upgraded_ipi_1_BRAM_PORTB_0_clk 
WARNING: [BD 41-927] Following properties on pin /axi_child_v1_0_S00_A_0/S_AXI_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_child_v1_0_S00_A_0/fft_index
/axi_child_v1_0_S00_A_0/fft_value

Wrote  : <C:\Users\terefeil\March26_2\audio_vocoder_W1\audio_vocoder_W1\audio_vocoder.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_child_v1_0_S00_A_0/mic_value'(32) to net 'i2s_rx_tx_0_to_datapath'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_addr_a'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_child_v1_0_S00_A_0/mic_value'(32) to net 'i2s_rx_tx_0_to_datapath'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_addr_a'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0_FWD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_INV .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s_rx_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fwdFFT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block invFFT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataPath_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_reader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_driver_0_upgraded_ipi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_child_v1_0_S00_A_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fft_output_format_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0_windowVal .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0_windowEnable .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1_filterClkEn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filterBP_0_postProcessing .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
Exporting to file C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9fd2ae1a32c13415; cache size = 97.313 MB.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
[Sat Mar 30 17:33:30 2024] Launched design_1_filterBP_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_filterBP_0_0_synth_1: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/design_1_filterBP_0_0_synth_1/runme.log
synth_1: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/synth_1/runme.log
[Sat Mar 30 17:33:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2268.102 ; gain = 0.000
report_ip_status -name ip_status 
reset_run synth_1
reset_run design_1_filterBP_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Mar 30 17:33:56 2024] Launched design_1_filterBP_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_filterBP_0_0_synth_1: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/design_1_filterBP_0_0_synth_1/runme.log
synth_1: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/synth_1/runme.log
[Sat Mar 30 17:33:56 2024] Launched impl_1...
Run output will be captured here: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/impl_1/runme.log
reset_run synth_1
reset_run design_1_filterBP_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Mar 30 17:34:16 2024] Launched design_1_filterBP_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_filterBP_0_0_synth_1: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/design_1_filterBP_0_0_synth_1/runme.log
synth_1: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/synth_1/runme.log
[Sat Mar 30 17:34:16 2024] Launched impl_1...
Run output will be captured here: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 30 17:36:21 2024...
