`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:47:31 CST (Jun  9 2025 08:47:31 UTC)

module dut_GreaterThanEQ_1U_217_1(in1, out1);
  input [7:0] in1;
  output out1;
  wire [7:0] in1;
  wire out1;
  wire gte_15_26_n_1, gte_15_26_n_2, gte_15_26_n_4, n_15, n_16;
  NAND2X2 gte_15_26_g109(.A (gte_15_26_n_4), .B (n_16), .Y (out1));
  NAND2X2 gte_15_26_g111(.A (gte_15_26_n_2), .B (gte_15_26_n_1), .Y
       (gte_15_26_n_4));
  NAND2X2 gte_15_26_g113(.A (in1[5]), .B (in1[4]), .Y (gte_15_26_n_2));
  NOR2X4 gte_15_26_g114(.A (in1[7]), .B (in1[6]), .Y (gte_15_26_n_1));
  NAND2X2 g2(.A (gte_15_26_n_1), .B (n_15), .Y (n_16));
  AOI21X4 g3(.A0 (in1[2]), .A1 (in1[1]), .B0 (in1[3]), .Y (n_15));
endmodule


