
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /usr/local/diamond/3.11_x64/synpbase
OS: CentOS Linux 7 (Core)
Hostname: d7680e9ed44f

Implementation : impl1

# Written on Wed Feb 10 17:46:52 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start              Requested     Requested     Clock        Clock                   Clock
Level     Clock              Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------
0 -       TOP_LEVEL|ODCK     200.0 MHz     5.000         inferred     Inferred_clkgroup_0     16   
===================================================================================================


Clock Load Summary
******************

                   Clock     Source         Clock Pin             Non-clock Pin     Non-clock Pin
Clock              Load      Pin            Seq Example           Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------
TOP_LEVEL|ODCK     16        ODCK(port)     sig_Hdisp[15:0].C     -                 -            
=================================================================================================
