$date
	Tue Jun 13 12:08:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seq_detector_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module se $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var parameter 3 % s0 $end
$var parameter 3 & s1 $end
$var parameter 3 ' s2 $end
$var parameter 3 ( s3 $end
$var reg 3 ) cur_state [2:0] $end
$var reg 3 * nxt_state [2:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
bx )
0$
0#
0"
x!
$end
#5
0!
b1 *
b0 )
1"
#10
b0 *
0"
1#
#15
1"
#20
b1 *
0"
0#
#25
b1 )
1"
#30
0"
#35
1"
#40
b10 *
0"
1#
#45
b0 *
b10 )
1"
#50
b100 *
0"
0#
#55
b1 *
b100 )
1"
#60
1!
b10 *
0"
1#
#65
0!
b0 *
b10 )
1"
#70
0"
#75
b0 )
1"
#80
b1 *
0"
0#
#85
b1 )
1"
#90
0"
#95
1"
#100
b10 *
0"
1#
