#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 28 17:38:59 2025
# Process ID: 110033
# Current directory: /home/pawsooon/Vivado/binaryzacja/video_passthrough_kria
# Command line: vivado
# Log file: /home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/vivado.log
# Journal file: /home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/vivado.jou
# Running On: Asus-Vivobook, OS: Linux, CPU Frequency: 3644.549 MHz, CPU Physical cores: 12, Host memory: 16420 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 7166.730 ; gain = 323.262 ; free physical = 3550 ; free virtual = 7379
update_compile_order -fileset sources_1
update_module_reference design_1_vision_system_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
Reading block design file </home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:mipi_csi2_rx_subsystem:5.2 - mipi_csi2_rx_subsyst_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_demosaic:1.1 - v_demosaic_0
Adding component instance block -- xilinx.com:ip:v_gamma_lut:1.1 - v_gamma_lut_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_tpg:8.2 - v_tpg_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:preprocess:1.0 - preprocess_0
Adding component instance block -- xilinx.com:module_ref:postprocess:1.0 - postprocess_0
Adding component instance block -- xilinx.com:module_ref:vision_system:1.0 - vision_system_0
Excluding slave segment /PS_0/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /PS_0/axi_vdma_0/Data_MM2S.
Excluding slave segment /PS_0/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /PS_0/axi_vdma_0/Data_MM2S.
Excluding slave segment /PS_0/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /PS_0/axi_vdma_0/Data_S2MM.
Excluding slave segment /PS_0/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /PS_0/axi_vdma_0/Data_S2MM.
Successfully read diagram <design_1> from block design file </home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_vision_system_0_0 to use current project options
Wrote  : </home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 7854.871 ; gain = 0.000 ; free physical = 3223 ; free virtual = 7128
update_module_reference: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 7854.871 ; gain = 0.000 ; free physical = 3223 ; free virtual = 7128
INFO: [Vivado 12-5457] ref source:/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/ip/rgb2ycbcr_v1_0/rgb2ycbcr_v1_0.xci
generate_target Simulation [get_files /home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/ip/rgb2ycbcr_v1_0/rgb2ycbcr_v1_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rgb2ycbcr_v1_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L mipi_dphy_v4_3_5 -L xilinx_vip -prj tb_hdmi_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/src/opoznienie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opoznienie2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/sim/rgb2ycbcr_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/new/vision_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vision_system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
xvhdl --incr --relax -prj tb_hdmi_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.opoznienie2(N=9,DELAY=1)
Compiling module xil_defaultlib.opoznienie2(N=9)
Compiling module xil_defaultlib.opoznienie2(N=3,DELAY=5)
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.rgb2ycbcr_v1_0
Compiling module xil_defaultlib.vision_system
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/bd_d10d.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_d10d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_d10d.protoinst for the following reason(s):
There are no instances of module "bd_d10d" in the design.

Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40us
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40us
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 9281.230 ; gain = 0.000 ; free physical = 2900 ; free virtual = 6873
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_vision_system_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
Upgrading '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_vision_system_0_0 to use current project options
Wrote  : </home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Vivado 12-5457] ref source:/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/ip/rgb2ycbcr_v1_0/rgb2ycbcr_v1_0.xci
generate_target Simulation [get_files /home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/ip/rgb2ycbcr_v1_0/rgb2ycbcr_v1_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rgb2ycbcr_v1_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L mipi_dphy_v4_3_5 -L xilinx_vip -prj tb_hdmi_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/src/opoznienie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opoznienie2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/sim/rgb2ycbcr_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/new/vision_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vision_system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
xvhdl --incr --relax -prj tb_hdmi_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/new/vision_system.v:124]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 9443.320 ; gain = 0.000 ; free physical = 2905 ; free virtual = 6874
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Vivado 12-5457] ref source:/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/ip/rgb2ycbcr_v1_0/rgb2ycbcr_v1_0.xci
generate_target Simulation [get_files /home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/ip/rgb2ycbcr_v1_0/rgb2ycbcr_v1_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rgb2ycbcr_v1_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L mipi_dphy_v4_3_5 -L xilinx_vip -prj tb_hdmi_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/src/opoznienie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opoznienie2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/sim/rgb2ycbcr_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/new/vision_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vision_system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
xvhdl --incr --relax -prj tb_hdmi_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.opoznienie2(N=9,DELAY=1)
Compiling module xil_defaultlib.opoznienie2(N=9)
Compiling module xil_defaultlib.opoznienie2(N=3,DELAY=5)
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.rgb2ycbcr_v1_0
Compiling module xil_defaultlib.vision_system
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/bd_d10d.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_d10d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_d10d.protoinst for the following reason(s):
There are no instances of module "bd_d10d" in the design.

Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40us
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40us
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 9443.320 ; gain = 0.000 ; free physical = 2762 ; free virtual = 6738
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/ip/rgb2ycbcr_v1_0/rgb2ycbcr_v1_0.xci
generate_target Simulation [get_files /home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/ip/rgb2ycbcr_v1_0/rgb2ycbcr_v1_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rgb2ycbcr_v1_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L mipi_dphy_v4_3_5 -L xilinx_vip -prj tb_hdmi_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/src/opoznienie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opoznienie2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/sim/rgb2ycbcr_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/new/vision_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vision_system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
xvhdl --incr --relax -prj tb_hdmi_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.opoznienie2(N=9,DELAY=1)
Compiling module xil_defaultlib.opoznienie2(N=9)
Compiling module xil_defaultlib.opoznienie2(N=3,DELAY=5)
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.rgb2ycbcr_v1_0
Compiling module xil_defaultlib.vision_system
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/bd_d10d.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_d10d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_d10d.protoinst for the following reason(s):
There are no instances of module "bd_d10d" in the design.

Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40us
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40us
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 9443.320 ; gain = 0.000 ; free physical = 2891 ; free virtual = 6901
open_project /home/pawsooon/Vivado/rgb2ycbcr/rgb2ycbcr.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rgb2ycbcr:1.0'. The one found in IP location '/home/pawsooon/Vivado/ip_repo2' will take precedence over the same IP in location /home/pawsooon/Vivado/ip_repo
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
current_project video_passthrough_kria
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/ip/rgb2ycbcr_v1_0/rgb2ycbcr_v1_0.xci
generate_target Simulation [get_files /home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/ip/rgb2ycbcr_v1_0/rgb2ycbcr_v1_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rgb2ycbcr_v1_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L mipi_dphy_v4_3_5 -L xilinx_vip -prj tb_hdmi_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/src/opoznienie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opoznienie2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/sim/rgb2ycbcr_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/new/vision_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vision_system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
xvhdl --incr --relax -prj tb_hdmi_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.opoznienie2(N=9,DELAY=1)
Compiling module xil_defaultlib.opoznienie2(N=9)
Compiling module xil_defaultlib.opoznienie2(N=3,DELAY=5)
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.rgb2ycbcr_v1_0
Compiling module xil_defaultlib.vision_system
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/bd_d10d.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_d10d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_d10d.protoinst for the following reason(s):
There are no instances of module "bd_d10d" in the design.

Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40us
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40us
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 9478.969 ; gain = 0.000 ; free physical = 2774 ; free virtual = 6803
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/ip/rgb2ycbcr_v1_0/rgb2ycbcr_v1_0.xci
generate_target Simulation [get_files /home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/ip/rgb2ycbcr_v1_0/rgb2ycbcr_v1_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rgb2ycbcr_v1_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L mipi_dphy_v4_3_5 -L xilinx_vip -prj tb_hdmi_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/src/opoznienie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opoznienie2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/sim/rgb2ycbcr_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/new/vision_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vision_system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
xvhdl --incr --relax -prj tb_hdmi_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.opoznienie2(N=9,DELAY=1)
Compiling module xil_defaultlib.opoznienie2(N=9)
Compiling module xil_defaultlib.opoznienie2(N=3,DELAY=5)
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.rgb2ycbcr_v1_0
Compiling module xil_defaultlib.vision_system
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/bd_d10d.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_d10d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_d10d.protoinst for the following reason(s):
There are no instances of module "bd_d10d" in the design.

Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40us
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40us
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 9478.969 ; gain = 0.000 ; free physical = 2717 ; free virtual = 6753
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/ip/rgb2ycbcr_v1_0/rgb2ycbcr_v1_0.xci
generate_target Simulation [get_files /home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/ip/rgb2ycbcr_v1_0/rgb2ycbcr_v1_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rgb2ycbcr_v1_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L mipi_dphy_v4_3_5 -L xilinx_vip -prj tb_hdmi_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/src/opoznienie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opoznienie2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_v1_0/sim/rgb2ycbcr_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/new/vision_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vision_system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
xvhdl --incr --relax -prj tb_hdmi_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.opoznienie2(N=9,DELAY=1)
Compiling module xil_defaultlib.opoznienie2(N=9)
Compiling module xil_defaultlib.opoznienie2(N=3,DELAY=5)
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.rgb2ycbcr_v1_0
Compiling module xil_defaultlib.vision_system
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/bd_d10d.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_d10d.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_d10d.protoinst for the following reason(s):
There are no instances of module "bd_d10d" in the design.

Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40us
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40us
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 9647.039 ; gain = 0.000 ; free physical = 2625 ; free virtual = 6662
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_vision_system_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
Upgrading '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_vision_system_0_0 to use current project options
Wrote  : </home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/bd/design_1/design_1.bd> 
current_project rgb2ycbcr
ipx::package_project -root_dir /home/pawsooon/Vivado/ip_repo_matlab -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-4963] mult_gen_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som:part0:1.4'
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core /home/pawsooon/Vivado/ip_repo_matlab/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/pawsooon/Vivado/ip_repo_matlab /home/pawsooon/Vivado/ip_repo_matlab/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/pawsooon/Vivado/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/pawsooon/Vivado/ip_repo_matlab'.)
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rgb2ycbcr:1.0'. The one found in IP location '/home/pawsooon/Vivado/ip_repo2' will take precedence over the same IP in location /home/pawsooon/Vivado/ip_repo
INFO: [IP_Flow 19-795] Syncing license key meta-data
current_project rgb2ycbcr
current_project tmp_edit_project
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] c_addsub_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file '/home/pawsooon/Vivado/ip_repo_matlab/component.xml' ignored by IP packager.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {/home/pawsooon/Vivado/ip_repo_matlab /home/pawsooon/Vivado/ip_repo2 /home/pawsooon/Vivado/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo_matlab'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rgb2ycbcr:1.0'. The one found in IP location '/home/pawsooon/Vivado/ip_repo_matlab' will take precedence over the same IP in locations: 
   /home/pawsooon/Vivado/ip_repo2
   /home/pawsooon/Vivado/ip_repo
current_project video_passthrough_kria
set_property  ip_repo_paths  {/home/pawsooon/Vivado/ip_repo2 /home/pawsooon/Vivado/ip_repo_matlab} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo_matlab'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rgb2ycbcr:1.0'. The one found in IP location '/home/pawsooon/Vivado/ip_repo2' will take precedence over the same IP in location /home/pawsooon/Vivado/ip_repo_matlab
current_project rgb2ycbcr
close_project
set_property  ip_repo_paths  /home/pawsooon/Vivado/ip_repo2 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
set_property  ip_repo_paths  {/home/pawsooon/Vivado/ip_repo2 /home/pawsooon/Vivado/ip_repo_matlab} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo_matlab'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rgb2ycbcr:1.0'. The one found in IP location '/home/pawsooon/Vivado/ip_repo2' will take precedence over the same IP in location /home/pawsooon/Vivado/ip_repo_matlab
set_property  ip_repo_paths  /home/pawsooon/Vivado/ip_repo2 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
open_project /home/pawsooon/Vivado/rgb2ycbcr/rgb2ycbcr.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo_matlab'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rgb2ycbcr:1.0'. The one found in IP location '/home/pawsooon/Vivado/ip_repo_matlab' will take precedence over the same IP in locations: 
   /home/pawsooon/Vivado/ip_repo2
   /home/pawsooon/Vivado/ip_repo
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
ipx::package_project -root_dir /home/pawsooon/Vivado/ip_repo_MATLABB -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-4963] mult_gen_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som:part0:1.4'
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core /home/pawsooon/Vivado/ip_repo_MATLABB/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/pawsooon/Vivado/ip_repo_MATLABB /home/pawsooon/Vivado/ip_repo_MATLABB/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/pawsooon/Vivado/ip_repo_matlab'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/pawsooon/Vivado/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/pawsooon/Vivado/ip_repo_MATLABB'.)
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rgb2ycbcr:1.0'. The one found in IP location '/home/pawsooon/Vivado/ip_repo2' will take precedence over the same IP in location /home/pawsooon/Vivado/ip_repo
INFO: [IP_Flow 19-795] Syncing license key meta-data
current_project rgb2ycbcr
current_project tmp_edit_project
update_compile_order -fileset sources_1
set_property name rgb2ycbcr_matlab [ipx::current_core]
set_property display_name rgb2ycbcr_v1_0_matlab [ipx::current_core]
set_property description rgb2ycbcr_v1_0_matlab [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] c_addsub_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file '/home/pawsooon/Vivado/ip_repo_MATLABB/component.xml' ignored by IP packager.
set_property previous_version_for_upgrade user.org:user:rgb2ycbcr:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {/home/pawsooon/Vivado/ip_repo_MATLABB /home/pawsooon/Vivado/ip_repo_matlab /home/pawsooon/Vivado/ip_repo2 /home/pawsooon/Vivado/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo_MATLABB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo_matlab'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rgb2ycbcr:1.0'. The one found in IP location '/home/pawsooon/Vivado/ip_repo_matlab' will take precedence over the same IP in locations: 
   /home/pawsooon/Vivado/ip_repo2
   /home/pawsooon/Vivado/ip_repo
current_project video_passthrough_kria
set_property  ip_repo_paths  {/home/pawsooon/Vivado/ip_repo2 /home/pawsooon/Vivado/ip_repo_MATLABB} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo_MATLABB'.
update_module_reference design_1_vision_system_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repo_MATLABB'.
Upgrading '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_vision_system_0_0 to use current project options
Wrote  : </home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/bd/design_1/design_1.bd> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L mipi_dphy_v4_3_5 -L xilinx_vip -prj tb_hdmi_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/new/vision_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vision_system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sim_1/new/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <rgb2ycbcr_v1_0_matlab> not found while processing module instance <converter> [/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.srcs/sources_1/new/vision_system.v:81]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/pawsooon/Vivado/binaryzacja/video_passthrough_kria/video_passthrough_kria.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_project rgb2ycbcr
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 28 18:06:16 2025...
