# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../octave_main.srcs/sources_1/ip/ram_memory/ram_memory_sim_netlist.vhdl" \
"../../../../octave_main.srcs/sources_1/ip/clk_generator/clk_generator_sim_netlist.vhdl" \
"../../../../octave_main.srcs/sources_1/new/project_trunk.vhd" \
"../../../../octave_main.srcs/sources_1/new/sampling.vhd" \
"../../../../octave_main.srcs/sources_1/new/shift_register.vhd" \
"../../../../octave_main.srcs/sources_1/new/memo_controller.vhd" \
"../../../../octave_main.srcs/sources_1/new/master_controller.vhd" \
"../../../../octave_main.srcs/sim_1/new/main_tb.vhd" \

# Do not sort compile order
nosort
