set_property SRC_FILE_INFO {cfile:/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ip_0/synth/ADDA_jesd204c_0_phy_0_gt.xdc rfile:../../FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ip_0/synth/ADDA_jesd204c_0_phy_0_gt.xdc id:1 order:EARLY scoped_inst:ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/synth/ADDA_jesd204c_tx_0.xdc rfile:../../FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/synth/ADDA_jesd204c_tx_0.xdc id:2 order:EARLY scoped_inst:ADDA_i/jesd204c_block/jesd204c_tx/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/synth/ADDA_jesd204c_rx_0.xdc rfile:../../FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/synth/ADDA_jesd204c_rx_0.xdc id:3 order:EARLY scoped_inst:ADDA_i/jesd204c_block/jesd204c_rx/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0.xdc rfile:../../FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0.xdc id:4 order:EARLY scoped_inst:ADDA_i/jesd204c_block/jesd204c_0_phy/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc rfile:../../FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc id:5} [current_design]
set_property SRC_FILE_INFO {cfile:/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc rfile:../../FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc id:6} [current_design]
set_property SRC_FILE_INFO {cfile:/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc rfile:../../FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc id:7 order:LATE scoped_inst:ADDA_i/jesd204c_block/jesd204c_0_phy/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:8 order:LATE scoped_inst:ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:9 order:LATE scoped_inst:ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:10 order:LATE scoped_inst:ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:11 order:LATE scoped_inst:ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:12 order:LATE scoped_inst:ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:13 order:LATE scoped_inst:ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:14 order:LATE scoped_inst:ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:15 order:LATE scoped_inst:ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst unmanaged:yes} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[0]}]
current_instance ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE4_CHANNEL_X0Y0 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[0].*gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST}]
current_instance
set_property src_info {type:SCOPED_XDC file:1 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/Q}]
set_property src_info {type:SCOPED_XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[0]}]
current_instance ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst
set_property src_info {type:SCOPED_XDC file:1 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE4_CHANNEL_X0Y1 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[0].*gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST}]
current_instance
set_property src_info {type:SCOPED_XDC file:1 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/Q}]
current_instance ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst
set_property src_info {type:SCOPED_XDC file:1 line:119 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -user gtwizard_ultrascale -tags 1025417 -type METHODOLOGY -id TIMING-3 -description "added waiver for CPLL CAL local BUFG_GT usecase"  -scope -objects [get_pins -filter {REF_PIN_NAME=~*O} -of_objects [get_cells -hierarchical -filter {NAME =~ *gen_cpll_cal_inst[*].*bufg_gt_*xoutclkmon_inst}]]
set_property src_info {type:SCOPED_XDC file:1 line:121 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -type CDC -id {CDC-11} -user gtwizard_ultrascale -tags "1074717" -description "CDC-11 waiver for CPLL Calibration logic" -scope -from [get_pins -quiet -filter {REF_PIN_NAME=~*C} -of_objects [get_cells -hierarchical -filter {NAME =~*OUTCLK_FREQ_COUNTER/state_reg[0]}]]  -to [get_pins -quiet -filter {REF_PIN_NAME=~*PRE} -of_objects [get_cells -hierarchical -filter {NAME =~*OUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg*}]]
set_property src_info {type:SCOPED_XDC file:1 line:122 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -quiet -type CDC -id {CDC-11} -user gtwizard_ultrascale -tags "1074717" -description "CDC-11 waiver for CPLL Calibration logic" -scope -from [get_pins -quiet -filter {REF_PIN_NAME=~*C} -of_objects [get_cells -hierarchical -filter {NAME =~*OUTCLK_FREQ_COUNTER/state_reg[0]}]]  -to [get_pins -quiet -filter {REF_PIN_NAME=~*D} -of_objects [get_cells -hierarchical -filter {NAME =~*OUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg*}]]
current_instance
current_instance ADDA_i/jesd204c_block/jesd204c_tx/inst
set_property src_info {type:SCOPED_XDC file:2 line:93 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204C -type CDC -id CDC-1 -tags 1025425 -description {Safe control registers crossing clock domains} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_jesd204c_regif_*_i/ctrl_*}] ] -to   [get_pins -filter {REF_PIN_NAME=~*} -of [get_cells -hier -filter {name=~*ADDA_jesd204c_tx_0_top_c/*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:99 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204C -type CDC -id CDC-1 -tags 1042755 -description {Safe control registers crossing clock domains. These are static GT control signals} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_jesd204c_regif_*_i/ctrl_*}] ] -to   [get_pins -filter {REF_PIN_NAME=~*} -of [get_cells -hier -filter {name=~*inst/gt*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:109 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204C -type CDC -id CDC-2 -tags 1025425 -description {Safe control registers. Paths are incorrectly detected as  1-bit synchronized with missing ASYNC_REG property} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_jesd204c_regif_*_i/ctrl_*}] ] -to   [get_pins -filter {REF_PIN_NAME=~*} -of [get_cells -hier -filter {name=~*ADDA_jesd204c_tx_0_top_c/*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:118 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204C -type CDC -id CDC-4 -tags 1042755 -description {Safe multi-bit control registers crossing clock domains. These are static GT control signals} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_jesd204c_regif_*_i/ctrl_*}] ] -to   [get_pins -filter {REF_PIN_NAME=~*} -of [get_cells -hier -filter {name=~*inst/gt*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:127 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204C -type CDC -id CDC-10 -tags 1025425 -description {Safe control registers. Paths are incorrectly detected as comb logic before a synchroniser} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_jesd204c_regif_*_i/ctrl_*}] ] -to   [get_pins -filter {REF_PIN_NAME=~*} -of [get_cells -hier -filter {name=~*ADDA_jesd204c_tx_0_top_c/*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:136 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204C -type CDC -id CDC-11 -tags 1025425 -description {Safe control registers. Fan-out from launch flop to destination clock detected} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_jesd204c_regif_*_i/ctrl_*}] ] -to   [get_pins -filter {REF_PIN_NAME=~*} -of [get_cells -hier -filter {name=~*ADDA_jesd204c_tx_0_top_c/*}] ]
set_property src_info {type:SCOPED_XDC file:2 line:145 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204C -type CDC -id CDC-13 -tags 1025425 -description {Safe control registers crossing clock domains} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_jesd204c_regif_*_i/ctrl_*}] ] -to   [get_pins -filter {REF_PIN_NAME=~*} -of [get_cells -hier -filter {name=~*ADDA_jesd204c_tx_0_top_c/*}] ]
current_instance
current_instance ADDA_i/jesd204c_block/jesd204c_rx/inst
set_property src_info {type:SCOPED_XDC file:3 line:125 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204C -type CDC -id CDC-1 -tags 1025425 -description {Safe control registers crossing clock domains} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_jesd204c_regif_*_i/ctrl_*}] ] -to   [get_pins -filter {REF_PIN_NAME=~*} -of [get_cells -hier -filter {name=~*ADDA_jesd204c_rx_0_top_c/*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:131 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204C -type CDC -id CDC-1 -tags 1042755 -description {Safe control registers crossing clock domains. These are static GT control signals} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_jesd204c_regif_*_i/ctrl_*}] ] -to   [get_pins -filter {REF_PIN_NAME=~*} -of [get_cells -hier -filter {name=~*inst/gt*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:141 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204C -type CDC -id CDC-2 -tags 1025425 -description {Safe control registers. Paths are incorrectly detected as  1-bit synchronized with missing ASYNC_REG property} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_jesd204c_regif_*_i/ctrl_*}] ] -to   [get_pins -filter {REF_PIN_NAME=~*} -of [get_cells -hier -filter {name=~*ADDA_jesd204c_rx_0_top_c/*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:150 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204C -type CDC -id CDC-4 -tags 1042755 -description {Safe multi-bit control registers crossing clock domains. These are static GT control signals} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_jesd204c_regif_*_i/ctrl_*}] ] -to   [get_pins -filter {REF_PIN_NAME=~*} -of [get_cells -hier -filter {name=~*inst/gt*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:159 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204C -type CDC -id CDC-10 -tags 1025425 -description {Safe control registers. Paths are incorrectly detected as comb logic before a synchroniser} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_jesd204c_regif_*_i/ctrl_*}] ] -to   [get_pins -filter {REF_PIN_NAME=~*} -of [get_cells -hier -filter {name=~*ADDA_jesd204c_rx_0_top_c/*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:168 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204C -type CDC -id CDC-11 -tags 1025425 -description {Safe control registers. Fan-out from launch flop to destination clock detected} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_jesd204c_regif_*_i/ctrl_*}] ] -to   [get_pins -filter {REF_PIN_NAME=~*} -of [get_cells -hier -filter {name=~*ADDA_jesd204c_rx_0_top_c/*}] ]
set_property src_info {type:SCOPED_XDC file:3 line:177 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204C -type CDC -id CDC-13 -tags 1025425 -description {Safe control registers crossing clock domains} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_jesd204c_regif_*_i/ctrl_*}] ] -to   [get_pins -filter {REF_PIN_NAME=~*} -of [get_cells -hier -filter {name=~*ADDA_jesd204c_rx_0_top_c/*}] ]
current_instance
current_instance ADDA_i/jesd204c_block/jesd204c_0_phy/inst
set_property src_info {type:SCOPED_XDC file:4 line:143 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/slv_rdata_reg[*]}] ]
set_property src_info {type:SCOPED_XDC file:4 line:147 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*axi_register_if_i/slv_addr_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:151 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RX RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*axi_register_if_i/slv_addr_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:155 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/slv_rden_r_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:159 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {Safe RX RW control registers} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/slv_rden_r_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:163 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_cpll_cal_*x_i/*cpll_cal_state_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:167 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_cpll_cal_*x_i/cal_fail_store_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:171 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_cpll_cal_*x_i/*repeat_ctr_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:175 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT_WIZ cpll cal block is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_gt*e4_cpll_cal_*x_i/gen_cal_*x_en.cal_fail_store_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:179 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_drp_arb_i*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:183 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:187 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/access_type_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:191 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox control is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*Mailbox_i/clk2clk_handshake_pulse_gen_i/clk2_ready_reg}] ]
set_property src_info {type:SCOPED_XDC file:4 line:195 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {DRP mailbox selector is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~Mailbox_i/drp_if_select_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:198 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT channel control select is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_phyAxiConfig_i/gt_interface_sel_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:202 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {GT channel control select is safe} -from [get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_phyAxiConfig_i/gt_interface_sel_reg*}] ] -to   [get_pins -filter {REF_PIN_NAME=~CE} -of [get_cells -hier -filter {name=~*_transDbgCtrl_*x_i/*_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:206 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-1 -description {XPLLCLKSEL is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg[*]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*_block_i/*x_pll_lock_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:213 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-2 -description {RXPLLCLKSEL is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*x_pll_lock_reg}] ]
set_property src_info {type:SCOPED_XDC file:4 line:220 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-4 -description {Safe RW control registers} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*transDbgCtrl_tx_i/slv_wdata_r_internal_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*transDbgCtrl_tx_i/txoutclksel*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:227 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ reset_smc TX reset done synchroniser is safe} -from [ get_pins -hier -filter {REF_PIN_NAME=~RXUSRCLK2} ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*RXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:4 line:231 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ reset_smc TX reset done synchroniser is safe} -from [ get_pins -hier -filter {REF_PIN_NAME=~TXUSRCLK2} ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*TXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:4 line:235 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*USER_CPLLLOCK_OUT_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*syncstages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:4 line:239 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg[*]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*_cpll_cal_inst/reset_synchronizer_resetin_*x_inst/rst_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:4 line:243 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/cpll_pd_*_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*_cpll_cal_inst/reset_synchronizer_resetin_*x_inst/rst_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:4 line:247 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*cpll_cal_*x_i/gen_cal_*x_en.mask_user_in_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*xpm_cdc_async_rst_inst/arststages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:4 line:251 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {Block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*x_sys_reset_axi_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:4 line:255 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {RXRESETDONE synchroniser is safe} -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*sync_RXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:4 line:258 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {TXRESETDONE synchroniser is safe} -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*sync_TXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:4 line:261 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {XPLLCLKSEL is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*_transDbgCtrl_async_i/*xpllclksel_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*x_pll_lock_reg}] ]
set_property src_info {type:SCOPED_XDC file:4 line:265 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-10 -description {GT_WIZ cpll cal block is safe} -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*sync_gtwiz_userclk_tx_active/xpm_cdc_async_rst_inst/arststages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:4 line:271 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-11 -description {GT_WIZ cpll call block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*OUTCLK_FREQ_COUNTER/state_reg[0]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~PRE} -of [get_cells -hier -filter {name=~*rst_in_meta_reg}] ]
set_property src_info {type:SCOPED_XDC file:4 line:275 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-11 -description {GT_WIZ cpll call block is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*OUTCLK_FREQ_COUNTER/state_reg[0]}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*OUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg}] ]
set_property src_info {type:SCOPED_XDC file:4 line:279 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-11 -description {Safe Synchroniser} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*x_pll_lock_i_reg}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*cdc_i/syncstages_ff_reg[0]}] ]
set_property src_info {type:SCOPED_XDC file:4 line:286 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-12 -description {RXRESETDONE synchroniser is safe} -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*sync_RXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:4 line:289 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-12 -description {TXRESETDONE synchroniser is safe} -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*sync_TXRESETDONE/data_sync_reg1}] ]
set_property src_info {type:SCOPED_XDC file:4 line:295 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-13 -description {DRP mailbox selector is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:298 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-13 -description {DRP mailbox selector is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/access_type_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:304 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-14 -description {DRP mailbox is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*drpChannelMailbox_i/drp_int_addr_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:307 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-14 -description {DRP mailbox is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*drpChannelMailbox_i/drp_write_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:310 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-14 -description {DRP mailbox is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*drpCommonMailbox_i/drp_int_addr_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:313 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-14 -description {DRP mailbox is safe} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*drpCommonMailbox_i/drp_write_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:319 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*axi_register_if_i/axi_rdata_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:323 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_if_select_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*Mailbox_i/drp_read_data_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:327 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*transDbgCtrl_rx_i/slv_wdata_r_internal_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*hold_reg*}] ]
set_property src_info {type:SCOPED_XDC file:4 line:331 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -quiet -user JESD204_PHY -type CDC -id CDC-15 -description {Safe, warning only} -from [ get_pins -filter {REF_PIN_NAME=~C} -of [get_cells -hier -filter {name=~*transDbgCtrl_tx_i/slv_wdata_r_internal_reg*}] ] -to   [ get_pins -filter {REF_PIN_NAME=~D} -of [get_cells -hier -filter {name=~*transDbgCtrl_tx_i/txdiffctrl*}] ]
current_instance
set_property src_info {type:XDC file:5 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E23      [get_ports "CLK_125_N"] ;# Bank  28 VCCO - VCC1V8   - IO_L13N_T2L_N1_GC_QBC_28
set_property src_info {type:XDC file:5 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F23      [get_ports "CLK_125_P"] ;# Bank  28 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_28
set_property src_info {type:XDC file:5 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD            [get_ports "CLK_125_P"] ;# Bank  28 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_28#############
set_property src_info {type:XDC file:5 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K17      [get_ports FMC_CLKD_SPI_CSB] ;# Bank  67 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_67###################
set_property src_info {type:XDC file:5 line:243 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS   [get_ports FMC_CLKD_SPI_CSB] ;# Bank  67 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_67############
set_property src_info {type:XDC file:5 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J15      [get_ports "EXT_TRIG_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_67 ###########
set_property src_info {type:XDC file:5 line:247 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J16      [get_ports "EXT_TRIG_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_67############
set_property src_info {type:XDC file:5 line:248 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS   [get_ports "EXT_TRIG_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_67 ###################33
set_property src_info {type:XDC file:5 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G19      [get_ports "FMC_ADC_PD_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_67#######
set_property src_info {type:XDC file:5 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H19      [get_ports "FMC_ADC_PD_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_67######
set_property src_info {type:XDC file:5 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS    [get_ports "FMC_ADC_PD_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_67#######
set_property src_info {type:XDC file:5 line:274 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F15      [get_ports "FMC_CLKD_STATUS1"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_67#######################
set_property src_info {type:XDC file:5 line:275 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS    [get_ports "FMC_CLKD_STATUS1"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_67##################
set_property src_info {type:XDC file:5 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G15      [get_ports "FMC_CLKD_STATUS0"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_67#########################
set_property src_info {type:XDC file:5 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS    [get_ports "FMC_CLKD_STATUS0"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_67########################
set_property src_info {type:XDC file:5 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E14      [get_ports "DLOGIC_1"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_67################
set_property src_info {type:XDC file:5 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS    [get_ports "DLOGIC_1"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_67################
set_property src_info {type:XDC file:5 line:284 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E15      [get_ports "DLOGIC_0"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_67################
set_property src_info {type:XDC file:5 line:285 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS    [get_ports "DLOGIC_0"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_67################
set_property src_info {type:XDC file:5 line:294 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E17       [get_ports "FMC_SPI_SDIO_CTRL"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_67###########
set_property src_info {type:XDC file:5 line:295 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_SPI_SDIO_CTRL"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_67###############
set_property src_info {type:XDC file:5 line:296 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E18       [get_ports "FMC_CLKD_SYNC"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_67#################
set_property src_info {type:XDC file:5 line:297 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_CLKD_SYNC"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_67################################
set_property src_info {type:XDC file:5 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A12      [get_ports "FMC_ADC_FDB"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_67#####################3
set_property src_info {type:XDC file:5 line:315 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS    [get_ports "FMC_ADC_FDB"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_67####################
set_property src_info {type:XDC file:5 line:316 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A13      [get_ports "FMC_ADC_FDA"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_67###################
set_property src_info {type:XDC file:5 line:317 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS    [get_ports "FMC_ADC_FDA"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_67######################
set_property src_info {type:XDC file:5 line:822 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V3       [get_ports "GND"] ;# Bank 226 - MGTHRXN0_226
set_property src_info {type:XDC file:5 line:823 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U1       [get_ports "GND"] ;# Bank 226 - MGTHRXN1_226
set_property src_info {type:XDC file:5 line:824 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R1       [get_ports "GND"] ;# Bank 226 - MGTHRXN2_226
set_property src_info {type:XDC file:5 line:825 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P3       [get_ports "FMC_SERDOUT1_N"] ;# Bank 226 - MGTHRXN3_226###########  ADC input
set_property src_info {type:XDC file:5 line:826 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V4       [get_ports "GND"] ;# Bank 226 - MGTHRXP0_226
set_property src_info {type:XDC file:5 line:827 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U2       [get_ports "GND"] ;# Bank 226 - MGTHRXP1_226
set_property src_info {type:XDC file:5 line:828 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R2       [get_ports "GND"] ;# Bank 226 - MGTHRXP2_226
set_property src_info {type:XDC file:5 line:829 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P4       [get_ports "FMC_SERDOUT1_P"] ;# Bank 226 - MGTHRXP3_226###################  ADC input
set_property src_info {type:XDC file:5 line:830 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U5       [get_ports "38N7744"] ;# Bank 226 - MGTHTXN0_226
set_property src_info {type:XDC file:5 line:831 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T3       [get_ports "38N7740"] ;# Bank 226 - MGTHTXN1_226
set_property src_info {type:XDC file:5 line:832 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R5       [get_ports "38N8078"] ;# Bank 226 - MGTHTXN2_226
set_property src_info {type:XDC file:5 line:833 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N5       [get_ports "FMC_SERDIN3_N"] ;# Bank 226 - MGTHTXN3_226####################### output to DAC
set_property src_info {type:XDC file:5 line:837 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N6       [get_ports "FMC_SERDIN3_P"] ;# Bank 226 - MGTHTXP3_226################### output to DAC
set_property src_info {type:XDC file:5 line:838 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V7       [get_ports "DAC_CLK_FMC_N"] ;# Bank 226 - MGTREFCLK0N_226###################
set_property src_info {type:XDC file:5 line:839 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V8       [get_ports "DAC_CLK_FMC_P"] ;# Bank 226 - MGTREFCLK0P_226###################
set_property src_info {type:XDC file:5 line:840 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U9       [get_ports "ADC_CLK_FMC_N"] ;# Bank 226 - MGTREFCLK1N_226 ################## HDMI_DRU_CLOCK_C_N
set_property src_info {type:XDC file:5 line:841 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U10      [get_ports "ADC_CLK_FMC_P"] ;# Bank 226 - MGTREFCLK1P_226 ################ HDMI_DRU_CLOCK_C_P
set_property src_info {type:XDC file:5 line:845 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G1       [get_ports "DLOGIC_1"] ;# Bank 227 - MGTHRXN3_227 ##################### FMC_LPC_CP0_M2C_N
set_property src_info {type:XDC file:5 line:849 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G2       [get_ports "DLOGIC_0"] ;# Bank 227 - MGTHRXP3_227 ################# FMC_LPC_DP0_M2C_P
set_property src_info {type:XDC file:5 line:853 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H3       [get_ports "DLOGIC_1"] ;# Bank 227 - MGTHTXN3_227 ############ FMC_LPC_CP0_C2M_P
set_property src_info {type:XDC file:5 line:857 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H4       [get_ports "DLOGIC_0"] ;# Bank 227 - MGTHTXP3_227 ####################### FMC_LPC_CP0_C2M_N
set_property src_info {type:XDC file:6 line:131 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name clk_sck -source [get_pins -hierarchical *axi_quad_spi_0/ext_spi_clk] [get_pins -hierarchical */CCLK] -edges {3 5 7}
set_property src_info {type:XDC file:6 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock clk_sck -max [expr 7 + 0.25 + 0.2] [get_pins -hierarchical *STARTUP*/DATA_IN[*]] -clock_fall;
set_property src_info {type:XDC file:6 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock clk_sck -min [expr 1 + 0.25 + 0.2] [get_pins -hierarchical *STARTUP*/DATA_IN[*]] -clock_fall;
set_property src_info {type:XDC file:6 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path 2 -setup -from clk_sck -to [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]]
set_property src_info {type:XDC file:6 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path 1 -hold -end -from clk_sck -to [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]]
set_property src_info {type:XDC file:6 line:141 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock clk_sck -max [expr 2 + 0.25 - 0.2] [get_pins -hierarchical *STARTUP*/DATA_OUT[*]];
set_property src_info {type:XDC file:6 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock clk_sck -min [expr 0.25 -3 - 0.2] [get_pins -hierarchical *STARTUP*/DATA_OUT[*]];
set_property src_info {type:XDC file:6 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path 2 -setup -start -from [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]] -to clk_sck
set_property src_info {type:XDC file:6 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path 1 -hold -from [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]] -to clk_sck
set_property src_info {type:XDC file:6 line:183 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock  -name clk_sck -source [get_pins -hierarchical *axi_quad_spi_1/ext_spi_clk] [get_pins -hierarchical *USRCCLKO] -edges {3 5 7} -edge_shift [list 6.7 6.7 6.7]
set_property src_info {type:XDC file:6 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock clk_sck -max [expr 7 + 0.25 + 0.2] [get_ports IO*_IO] -clock_fall;
set_property src_info {type:XDC file:6 line:197 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock clk_sck -min [expr 1 + 0.25 + 0.2] [get_ports IO*_IO] -clock_fall;
set_property src_info {type:XDC file:6 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path 2 -setup -from clk_sck -to [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]]
set_property src_info {type:XDC file:6 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path 1 -hold -end -from clk_sck -to [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]]
set_property src_info {type:XDC file:6 line:213 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock clk_sck -max [expr 2 + 0.25 - 0.2] [get_ports IO*_IO];
set_property src_info {type:XDC file:6 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock clk_sck -min [expr 0.25 -3 - 0.2] [get_ports IO*_IO];
set_property src_info {type:XDC file:6 line:219 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path 2 -setup -start -from [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]] -to clk_sck
set_property src_info {type:XDC file:6 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path 1 -hold -from [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]] -to clk_sck
set_property src_info {type:SCOPED_XDC file:7 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins [list {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPLLCLKSEL[0]} {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXPLLCLKSEL[0]}]]
set_property src_info {type:SCOPED_XDC file:7 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins [list {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPLLCLKSEL[1]} {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXPLLCLKSEL[1]}]]
set_property src_info {type:SCOPED_XDC file:7 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins [list {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXSYSCLKSEL[0]} {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXSYSCLKSEL[0]}]]
set_property src_info {type:SCOPED_XDC file:7 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins [list {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXSYSCLKSEL[1]} {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXSYSCLKSEL[1]}]]
set_property src_info {type:SCOPED_XDC file:7 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins [list {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXPLLCLKSEL[0]} {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXPLLCLKSEL[0]}]]
set_property src_info {type:SCOPED_XDC file:7 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins [list {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXPLLCLKSEL[1]} {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXPLLCLKSEL[1]}]]
set_property src_info {type:SCOPED_XDC file:7 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins [list {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXSYSCLKSEL[0]} {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXSYSCLKSEL[0]}]]
set_property src_info {type:SCOPED_XDC file:7 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins [list {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXSYSCLKSEL[1]} {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXSYSCLKSEL[1]}]]
set_property src_info {type:SCOPED_XDC file:7 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins [list {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRATE[0]} {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRATE[1]} {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRATE[2]} {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXRATE[0]} {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXRATE[1]} {ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXRATE[2]}]]
current_instance ADDA_i/jesd204c_block/jesd204c_0_phy/inst
set_property src_info {type:SCOPED_XDC file:7 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hier -filter {name =~ *_transDbgCtrl_async_i/rx_pd_*_reg* && IS_SEQUENTIAL}]      -to [get_clocks -of_objects [get_ports rx_core_clk]]
current_instance
current_instance ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:8 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:9 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:13 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:14 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
current_instance
current_instance ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst
set_property src_info {type:SCOPED_XDC file:15 line:23 export:INPUT save:NONE read:READ} [current_design]
create_waiver -internal -scoped -type CDC -id {CDC-6} -user "xpm_cdc" -tags "1009444" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -from [get_pins -quiet {src_gray_ff_reg*/C}] -to [get_pins -quiet {dest_graysync_ff_reg*/D}]
