MIG: 15:28:25 : xml_input_file: board.prj
MIG: 15:28:25 : Absolute path of xml_input_file: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:28:25 : xml_input_file: board.prj
MIG: 15:28:25 : Absolute path of xml_input_file: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:28:25 : In updateAllModelParams
MIG: 15:28:25 : ################# RUNNING MIG BATCH ###################
MIG: 15:28:25 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 15:28:25 : synp_flow:  -- synthesis_mode: Other
MIG: 15:28:25 : outputDirectory: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 15:28:25 : vivado_mode: xpg_bd
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 1
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 : isPortInterface: 0
MIG: 15:28:25 :  locked false  
MIG: 15:28:25 : HDL Language: Verilog
MIG: 15:28:25 : compInfo: true
MIG: 15:28:25 : Vivado Options xc7a50ti csg324 -1l
MIG: 15:28:25 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 15:28:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:28:26 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 15:28:26 : I am in catch area
MIG: 15:28:26 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:28:51 : XML_INPUT_FILE: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:28:51 : Component_Name: eth_1_mig_7series_0_0
MIG: 15:28:51 : Moving eth_1_mig_7series_0_0 ...
MIG: 15:28:51 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 15:28:51 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:28:51 : XGUI hdlLanguage: Verilog
MIG: 15:28:51 : xgui vivado_mode: xpg_bd
MIG: 15:28:51 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:28:51 : Reading C:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/eth_1_mig_7series_0_0/user_design/rtl/eth_1_mig_7series_0_0_mig.v ...
MIG: 15:28:53 : 1
MIG: 15:28:53 : Inside fn mem: DDR2
MIG: 15:28:53 : detect_uiclk: 50000000
MIG: 15:28:53 : cntrl:  memtype: DDR2
MIG: 15:28:53 : 1200
MIG: 15:28:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:28:53 : DDR2
MIG: 15:28:53 : 1
MIG: 15:28:53 : 50000000
MIG: 15:28:53 : 
MIG: 15:28:53 :  polarity_value: 1
MIG: 15:28:53 : 
MIG: 15:28:53 : 
MIG: 15:28:53 : cntrl:  memtype: DDR2
MIG: 15:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 15:28:53 : TRUE
MIG: 15:28:53 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 15:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 15:28:53 : 
MIG: 15:28:53 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 15:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 15:28:53 : 
MIG: 15:28:53 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 15:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 15:28:53 : 
MIG: 15:28:53 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 15:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 15:28:53 : 
MIG: 15:28:53 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 15:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 6.000
MIG: 15:28:53 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 15:28:53 : 200000000
MIG: 15:28:53 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 15:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 15:28:53 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 15:28:53 : 1200000000
MIG: 15:28:53 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 1200000000
MIG: 15:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 15:28:53 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 15:28:53 : 1200000000
MIG: 15:28:53 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 1200000000
MIG: 15:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 15:28:53 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 15:28:53 : 1200000000
MIG: 15:28:53 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 1200000000
MIG: 15:28:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 15:28:53 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 15:28:53 : 1200000000
MIG: 15:28:53 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 1200000000
MIG: 15:28:53 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:28:53 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:28:53 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:28:53 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:28:53 : 2
MIG: 15:28:53 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:28:53 : 16
MIG: 15:28:53 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:28:53 : 2
MIG: 15:28:53 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:28:53 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: ECC ==> OFF
MIG: 15:28:53 : 16
MIG: 15:28:53 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:28:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:28:53 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:28:53 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:28:53 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:28:53 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:28:53 : 13
MIG: 15:28:53 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:28:53 : 27
MIG: 15:28:53 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:28:53 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:28:53 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:28:53 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:28:53 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:28:53 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:28:53 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:28:53 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:28:53 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:28:53 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:28:53 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:28:53 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:28:53 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:28:53 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 10000
MIG: 15:28:53 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 8
MIG: 15:28:53 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 15:28:53 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:28:53 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:28:53 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:28:53 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:28:53 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_MULT_F ==> 24
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_CLKOUT0_DIVIDE ==> 6.000
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 15:28:53 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:28:53 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:28:53 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:28:53 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:28:53 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:28:53 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:28:53 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:28:53 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:28:53 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:28:53 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:28:53 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:28:53 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:28:53 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:28:53 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:28:53 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:28:53 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:28:53 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:28:53 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:28:53 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:28:53 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:28:53 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:28:53 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:28:53 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:28:53 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:28:53 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:28:53 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:28:53 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:28:53 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:28:53 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:28:53 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:28:53 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:28:53 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:28:53 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:28:53 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:28:53 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:28:53 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:28:53 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:28:53 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 15:28:53 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:28:53 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:28:53 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:28:53 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:28:53 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "ETH_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:28:53 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 15:28:53 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 15:28:53 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:28:53 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:28:53 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:28:53 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:28:53 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:28:53 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:28:53 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:28:53 :  Invalid Param: DDR2_tCK ==> 5000
MIG: 15:28:53 : 4
MIG: 15:28:53 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:28:53 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:28:53 : TRUE
MIG: 15:28:53 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 15:28:53 : 134217728
MIG: 15:28:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:28:53 : 128
MIG: 15:28:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 15:28:53 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:28:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:28:53 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:28:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:28:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:28:54 : 
MIG: 15:28:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:28:54 : 
MIG: 15:28:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:28:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:28:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:28:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:28:54 : 
MIG: 15:28:54 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:28:54 : 
MIG: 15:28:54 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:28:54 : SINGLE
MIG: 15:28:54 : NOBUF
MIG: 15:28:54 : 
MIG: 15:28:54 : Same Interface
MIG: 15:28:55 : xml_input_file: board.prj
MIG: 15:28:55 : Absolute path of xml_input_file: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:28:55 : In updateAllModelParams
MIG: 15:28:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 15:28:55 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 15:28:55 : ################# RUNNING MIG BATCH ###################
MIG: 15:28:55 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 15:28:55 : synp_flow:  -- synthesis_mode: Other
MIG: 15:28:55 : outputDirectory: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 15:28:55 : vivado_mode: xpg_bd
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 1
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 :  locked false  
MIG: 15:28:55 : HDL Language: Verilog
MIG: 15:28:55 : compInfo: true
MIG: 15:28:55 : Vivado Options xc7a50ti csg324 -1l
MIG: 15:28:55 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 15:28:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:28:55 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 15:28:55 : I am in catch area
MIG: 15:28:55 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:29:04 : XML_INPUT_FILE: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:29:04 : Component_Name: eth_1_mig_7series_0_0
MIG: 15:29:04 : Moving eth_1_mig_7series_0_0 ...
MIG: 15:29:04 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 15:29:04 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:29:04 : XGUI hdlLanguage: Verilog
MIG: 15:29:04 : xgui vivado_mode: xpg_bd
MIG: 15:29:04 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:29:04 : Reading C:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/eth_1_mig_7series_0_0/user_design/rtl/eth_1_mig_7series_0_0_mig.v ...
MIG: 15:29:05 : 
MIG: 15:29:05 : Inside fn mem: DDR2
MIG: 15:29:05 : detect_uiclk: 50000000
MIG: 15:29:05 : cntrl:  memtype: DDR2
MIG: 15:29:05 : 
MIG: 15:29:05 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:29:05 : 
MIG: 15:29:05 : 
MIG: 15:29:06 : 
MIG: 15:29:06 : 
MIG: 15:29:06 :  polarity_value: 1
MIG: 15:29:06 : 
MIG: 15:29:06 : 
MIG: 15:29:06 : cntrl:  memtype: DDR2
MIG: 15:29:06 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 15:29:06 : 
MIG: 15:29:06 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 15:29:06 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 15:29:06 : 
MIG: 15:29:06 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 15:29:06 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 15:29:06 : 
MIG: 15:29:06 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 15:29:06 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 15:29:06 : 
MIG: 15:29:06 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 15:29:06 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 15:29:06 : 
MIG: 15:29:06 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 15:29:06 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 6.000
MIG: 15:29:06 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 15:29:06 : 
MIG: 15:29:06 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 15:29:06 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 15:29:06 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 15:29:06 : 
MIG: 15:29:06 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 1200000000
MIG: 15:29:06 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 15:29:06 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 15:29:06 : 
MIG: 15:29:06 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 1200000000
MIG: 15:29:06 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 15:29:06 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 15:29:06 : 
MIG: 15:29:06 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 1200000000
MIG: 15:29:06 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 15:29:06 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 15:29:06 : 
MIG: 15:29:06 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 1200000000
MIG: 15:29:06 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:29:06 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:29:06 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:29:06 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:29:06 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:29:06 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: ECC ==> OFF
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:29:06 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:29:06 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:29:06 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:29:06 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:29:06 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:29:06 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:29:06 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:29:06 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:29:06 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:29:06 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:29:06 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:29:06 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:29:06 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:29:06 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:29:06 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:29:06 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:29:06 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:29:06 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 10000
MIG: 15:29:06 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 8
MIG: 15:29:06 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 15:29:06 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:29:06 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:29:06 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:29:06 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:29:06 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:29:06 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:29:06 :  Invalid Param: DDR2_MMCM_MULT_F ==> 24
MIG: 15:29:06 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:29:06 :  Invalid Param: DDR2_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 15:29:06 :  Invalid Param: DDR2_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 15:29:06 :  Invalid Param: DDR2_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 15:29:06 :  Invalid Param: DDR2_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 15:29:06 :  Invalid Param: DDR2_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 15:29:06 :  Invalid Param: DDR2_MMCM_CLKOUT0_DIVIDE ==> 6.000
MIG: 15:29:06 :  Invalid Param: DDR2_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 15:29:06 :  Invalid Param: DDR2_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 15:29:06 :  Invalid Param: DDR2_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 15:29:06 :  Invalid Param: DDR2_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 15:29:06 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:29:06 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:29:06 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:29:06 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:29:06 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:29:06 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:29:06 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:29:06 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:29:06 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:29:06 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:29:06 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:29:06 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:29:06 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:29:06 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:29:06 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:29:06 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:29:06 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:29:06 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:29:06 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:29:06 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:29:06 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:29:06 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:29:06 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:29:06 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:29:06 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:29:06 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:29:06 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:29:06 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:29:06 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:29:06 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:29:06 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:29:06 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:29:06 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:29:06 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:29:06 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:29:06 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:29:06 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:29:06 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:29:06 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:29:06 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:29:06 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:29:06 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:29:06 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:29:06 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:29:06 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:29:06 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 15:29:06 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:29:06 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:29:06 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:29:06 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:29:06 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "ETH_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:29:06 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 15:29:06 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 15:29:06 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:29:06 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:29:06 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:29:06 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:29:06 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:29:06 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:29:06 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:29:06 :  Invalid Param: DDR2_tCK ==> 5000
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:29:06 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 15:29:06 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:29:06 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:29:06 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:29:06 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:29:06 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:29:06 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:29:06 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:29:06 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:29:06 : 
MIG: 15:29:06 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:29:06 : 
MIG: 15:29:06 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:29:06 : 
MIG: 15:29:06 : 
MIG: 15:29:06 : 
MIG: 15:29:06 : Same Interface
MIG: 15:34:30 : xml_input_file: board.prj
MIG: 15:34:30 : Absolute path of xml_input_file: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:34:30 : In updateAllModelParams
MIG: 15:34:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 15:34:30 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 15:34:30 : ################# RUNNING MIG BATCH ###################
MIG: 15:34:30 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 15:34:30 : synp_flow:  -- synthesis_mode: Other
MIG: 15:34:30 : outputDirectory: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 15:34:30 : vivado_mode: xpg_bd
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 1
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 : isPortInterface: 0
MIG: 15:34:30 :  locked false  
MIG: 15:34:30 : HDL Language: Verilog
MIG: 15:34:30 : compInfo: true
MIG: 15:34:30 : Vivado Options xc7a50ti csg324 -1l
MIG: 15:34:30 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 15:34:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:34:30 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 15:34:30 : I am in catch area
MIG: 15:34:30 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:34:39 : XML_INPUT_FILE: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:34:39 : Component_Name: eth_1_mig_7series_0_0
MIG: 15:34:39 : Moving eth_1_mig_7series_0_0 ...
MIG: 15:34:39 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 15:34:39 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:34:39 : XGUI hdlLanguage: Verilog
MIG: 15:34:39 : xgui vivado_mode: xpg_bd
MIG: 15:34:39 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:34:39 : Reading C:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/eth_1_mig_7series_0_0/user_design/rtl/eth_1_mig_7series_0_0_mig.v ...
MIG: 15:34:40 : 
MIG: 15:34:40 : Inside fn mem: DDR2
MIG: 15:34:40 : detect_uiclk: 50000000
MIG: 15:34:40 : cntrl:  memtype: DDR2
MIG: 15:34:41 : 
MIG: 15:34:41 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:34:41 : 
MIG: 15:34:41 : 
MIG: 15:34:41 : 
MIG: 15:34:41 : 
MIG: 15:34:41 :  polarity_value: 1
MIG: 15:34:41 : 
MIG: 15:34:41 : 
MIG: 15:34:41 : cntrl:  memtype: DDR2
MIG: 15:34:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 15:34:41 : 
MIG: 15:34:41 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 15:34:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 15:34:41 : 
MIG: 15:34:41 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 15:34:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 15:34:41 : 
MIG: 15:34:41 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 15:34:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 15:34:41 : 
MIG: 15:34:41 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 15:34:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 15:34:41 : 
MIG: 15:34:41 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 15:34:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 6.000
MIG: 15:34:41 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 15:34:41 : 
MIG: 15:34:41 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 15:34:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 15:34:41 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 15:34:41 : 
MIG: 15:34:41 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 1200000000
MIG: 15:34:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 15:34:41 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 15:34:41 : 
MIG: 15:34:41 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 1200000000
MIG: 15:34:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 15:34:41 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 15:34:41 : 
MIG: 15:34:41 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 1200000000
MIG: 15:34:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 15:34:41 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 15:34:41 : 
MIG: 15:34:41 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 1200000000
MIG: 15:34:41 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:34:41 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:34:41 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:34:41 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:34:41 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:34:41 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: ECC ==> OFF
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:34:41 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:34:41 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:34:41 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:34:41 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:34:41 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:34:41 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:34:41 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:34:41 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:34:41 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:34:41 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:34:41 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:34:41 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:34:41 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:34:41 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:34:41 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:34:41 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:34:41 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:34:41 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 10000
MIG: 15:34:41 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 8
MIG: 15:34:41 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 15:34:41 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:34:41 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:34:41 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:34:41 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:34:41 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:34:41 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:34:41 :  Invalid Param: DDR2_MMCM_MULT_F ==> 24
MIG: 15:34:41 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:34:41 :  Invalid Param: DDR2_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 15:34:41 :  Invalid Param: DDR2_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 15:34:41 :  Invalid Param: DDR2_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 15:34:41 :  Invalid Param: DDR2_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 15:34:41 :  Invalid Param: DDR2_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 15:34:41 :  Invalid Param: DDR2_MMCM_CLKOUT0_DIVIDE ==> 6.000
MIG: 15:34:41 :  Invalid Param: DDR2_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 15:34:41 :  Invalid Param: DDR2_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 15:34:41 :  Invalid Param: DDR2_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 15:34:41 :  Invalid Param: DDR2_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 15:34:41 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:34:41 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:34:41 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:34:41 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:34:41 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:34:41 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:34:41 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:34:41 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:34:41 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:34:41 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:34:41 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:34:41 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:34:41 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:34:41 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:34:41 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:34:41 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:34:41 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:34:41 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:34:41 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:34:41 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:34:41 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:34:41 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:34:41 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:34:41 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:34:41 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:34:41 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:34:41 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:34:41 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:34:41 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:34:41 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:34:41 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:34:41 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:34:41 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:34:41 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:34:41 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:34:41 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:34:41 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:34:41 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:34:41 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:34:41 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:34:41 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:34:41 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:34:41 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:34:41 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:34:41 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:34:41 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 15:34:41 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:34:41 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:34:41 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:34:41 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:34:41 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "ETH_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:34:41 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 15:34:41 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 15:34:41 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:34:41 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:34:41 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:34:41 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:34:41 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:34:41 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:34:41 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:34:41 :  Invalid Param: DDR2_tCK ==> 5000
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:34:41 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 15:34:41 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:34:41 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:34:41 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:34:41 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:34:41 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:34:41 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:34:41 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:34:41 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:34:41 : 
MIG: 15:34:41 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:34:41 : 
MIG: 15:34:41 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:34:41 : 
MIG: 15:34:41 : 
MIG: 15:34:41 : 
MIG: 15:34:41 : Same Interface
MIG: 15:40:19 : Running synthesis.xit
MIG: 15:40:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 15:40:20 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 15:40:20 : ################# RUNNING MIG BATCH ###################
MIG: 15:40:20 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 15:40:20 : synp_flow:  -- synthesis_mode: Other
MIG: 15:40:20 : outputDirectory: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 15:40:20 : vivado_mode: xpg_bd
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 1
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 : isPortInterface: 0
MIG: 15:40:20 :  locked false  
MIG: 15:40:20 : HDL Language: Verilog
MIG: 15:40:20 : compInfo: false
MIG: 15:40:20 : Vivado Options xc7a50ti csg324 -1l
MIG: 15:40:20 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 15:40:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:40:20 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 15:40:20 : I am in catch area
MIG: 15:40:20 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:40:35 : XML_INPUT_FILE: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:40:35 : Component_Name: eth_1_mig_7series_0_0
MIG: 15:40:35 : Moving eth_1_mig_7series_0_0 ...
MIG: 15:40:35 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 15:40:35 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:40:36 : Running vlog_synth_rpr.xit
MIG: 15:40:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 15:40:36 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 15:40:36 : ################# RUNNING MIG BATCH ###################
MIG: 15:40:36 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 15:40:36 : synp_flow:  -- synthesis_mode: Other
MIG: 15:40:36 : outputDirectory: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 15:40:36 : vivado_mode: xpg_bd
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 1
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 : isPortInterface: 0
MIG: 15:40:36 :  locked false  
MIG: 15:40:36 : HDL Language: Verilog
MIG: 15:40:36 : compInfo: false
MIG: 15:40:36 : Vivado Options xc7a50ti csg324 -1l
MIG: 15:40:36 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 15:40:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:40:36 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 15:40:36 : I am in catch area
MIG: 15:40:36 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:40:46 : XML_INPUT_FILE: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:40:46 : Component_Name: eth_1_mig_7series_0_0
MIG: 15:40:46 : Moving eth_1_mig_7series_0_0 ...
MIG: 15:40:46 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 15:40:46 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:40:47 : Running simulation.xit
MIG: 15:40:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 15:40:47 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 15:40:47 : ################# RUNNING MIG BATCH ###################
MIG: 15:40:47 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 15:40:47 : synp_flow:  -- synthesis_mode: Other
MIG: 15:40:47 : outputDirectory: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 15:40:47 : vivado_mode: xpg_bd
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 1
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 : isPortInterface: 0
MIG: 15:40:47 :  locked false  
MIG: 15:40:47 : HDL Language: Verilog
MIG: 15:40:47 : compInfo: false
MIG: 15:40:47 : Vivado Options xc7a50ti csg324 -1l
MIG: 15:40:47 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 15:40:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:40:47 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 15:40:47 : I am in catch area
MIG: 15:40:47 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:40:57 : XML_INPUT_FILE: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:40:57 : Component_Name: eth_1_mig_7series_0_0
MIG: 15:40:57 : Moving eth_1_mig_7series_0_0 ...
MIG: 15:40:57 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 15:40:57 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:40:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:40:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 15:40:57 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 15:40:57 : ################# RUNNING MIG BATCH ###################
MIG: 15:40:57 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 15:40:57 : synp_flow:  -- synthesis_mode: Other
MIG: 15:40:57 : outputDirectory: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 15:40:57 : vivado_mode: xpg_bd
MIG: 15:40:57 : isPortInterface: 0
MIG: 15:40:57 : isPortInterface: 0
MIG: 15:40:57 : isPortInterface: 0
MIG: 15:40:57 : isPortInterface: 0
MIG: 15:40:57 : isPortInterface: 0
MIG: 15:40:57 : isPortInterface: 0
MIG: 15:40:57 : isPortInterface: 0
MIG: 15:40:57 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 1
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 : isPortInterface: 0
MIG: 15:40:58 :  locked false  
MIG: 15:40:58 : HDL Language: Verilog
MIG: 15:40:58 : compInfo: false
MIG: 15:40:58 : Vivado Options xc7a50ti csg324 -1l
MIG: 15:40:58 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 15:40:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:40:58 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 15:40:58 : I am in catch area
MIG: 15:40:58 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:41:07 : XML_INPUT_FILE: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:41:07 : Component_Name: eth_1_mig_7series_0_0
MIG: 15:41:07 : Moving eth_1_mig_7series_0_0 ...
MIG: 15:41:07 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 15:41:07 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:41:08 : Running implementation.xit
MIG: 15:41:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 15:41:08 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 15:41:08 : ################# RUNNING MIG BATCH ###################
MIG: 15:41:08 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 15:41:08 : synp_flow:  -- synthesis_mode: Other
MIG: 15:41:08 : outputDirectory: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 15:41:08 : vivado_mode: xpg_bd
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 1
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 : isPortInterface: 0
MIG: 15:41:08 :  locked false  
MIG: 15:41:08 : HDL Language: Verilog
MIG: 15:41:08 : compInfo: false
MIG: 15:41:08 : Vivado Options xc7a50ti csg324 -1l
MIG: 15:41:08 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 15:41:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:41:08 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 15:41:08 : I am in catch area
MIG: 15:41:08 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:41:17 : XML_INPUT_FILE: c:/Users/katia/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:41:17 : Component_Name: eth_1_mig_7series_0_0
MIG: 15:41:17 : Moving eth_1_mig_7series_0_0 ...
MIG: 15:41:17 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 15:41:17 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:35:27 : Running synthesis.xit
MIG: 22:35:27 : ################# RUNNING MIG BATCH ###################
MIG: 22:35:27 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 22:35:27 : synp_flow:  -- synthesis_mode: Other
MIG: 22:35:27 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 22:35:27 : vivado_mode: xpg_bd
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:27 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 1
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 : isPortInterface: 0
MIG: 22:35:28 :  locked false  
MIG: 22:35:28 : HDL Language: Verilog
MIG: 22:35:28 : compInfo: false
MIG: 22:35:28 : Vivado Options xc7a50ti csg324 -1l
MIG: 22:35:28 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 22:35:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:35:28 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 22:35:28 : I am in catch area
MIG: 22:35:28 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:35:56 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 22:35:56 : Component_Name: eth_1_mig_7series_0_0
MIG: 22:35:56 : Moving eth_1_mig_7series_0_0 ...
MIG: 22:35:56 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 22:35:56 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:35:58 : Running vlog_synth_rpr.xit
MIG: 22:35:58 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 22:35:58 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 22:35:58 : ################# RUNNING MIG BATCH ###################
MIG: 22:35:58 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 22:35:58 : synp_flow:  -- synthesis_mode: Other
MIG: 22:35:58 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 22:35:58 : vivado_mode: xpg_bd
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 1
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 : isPortInterface: 0
MIG: 22:35:58 :  locked false  
MIG: 22:35:58 : HDL Language: Verilog
MIG: 22:35:58 : compInfo: false
MIG: 22:35:58 : Vivado Options xc7a50ti csg324 -1l
MIG: 22:35:58 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 22:35:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:35:58 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 22:35:58 : I am in catch area
MIG: 22:35:58 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:36:08 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 22:36:08 : Component_Name: eth_1_mig_7series_0_0
MIG: 22:36:08 : Moving eth_1_mig_7series_0_0 ...
MIG: 22:36:08 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 22:36:08 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:36:09 : Running simulation.xit
MIG: 22:36:09 : ################# RUNNING MIG BATCH ###################
MIG: 22:36:09 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 22:36:09 : synp_flow:  -- synthesis_mode: Other
MIG: 22:36:09 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 22:36:09 : vivado_mode: xpg_bd
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:09 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 1
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 : isPortInterface: 0
MIG: 22:36:10 :  locked false  
MIG: 22:36:10 : HDL Language: Verilog
MIG: 22:36:10 : compInfo: false
MIG: 22:36:10 : Vivado Options xc7a50ti csg324 -1l
MIG: 22:36:10 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 22:36:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:36:10 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 22:36:10 : I am in catch area
MIG: 22:36:10 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:36:26 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 22:36:26 : Component_Name: eth_1_mig_7series_0_0
MIG: 22:36:26 : Moving eth_1_mig_7series_0_0 ...
MIG: 22:36:26 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 22:36:26 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:36:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:36:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 22:36:27 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 22:36:27 : ################# RUNNING MIG BATCH ###################
MIG: 22:36:27 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 22:36:27 : synp_flow:  -- synthesis_mode: Other
MIG: 22:36:27 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 22:36:27 : vivado_mode: xpg_bd
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 1
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 : isPortInterface: 0
MIG: 22:36:27 :  locked false  
MIG: 22:36:27 : HDL Language: Verilog
MIG: 22:36:27 : compInfo: false
MIG: 22:36:27 : Vivado Options xc7a50ti csg324 -1l
MIG: 22:36:27 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 22:36:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:36:27 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 22:36:27 : I am in catch area
MIG: 22:36:27 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:36:38 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 22:36:38 : Component_Name: eth_1_mig_7series_0_0
MIG: 22:36:38 : Moving eth_1_mig_7series_0_0 ...
MIG: 22:36:39 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 22:36:39 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:36:39 : Running implementation.xit
MIG: 22:36:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 22:36:39 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 22:36:39 : ################# RUNNING MIG BATCH ###################
MIG: 22:36:39 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 22:36:39 : synp_flow:  -- synthesis_mode: Other
MIG: 22:36:39 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 22:36:39 : vivado_mode: xpg_bd
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 1
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:39 : isPortInterface: 0
MIG: 22:36:40 : isPortInterface: 0
MIG: 22:36:40 : isPortInterface: 0
MIG: 22:36:40 :  locked false  
MIG: 22:36:40 : HDL Language: Verilog
MIG: 22:36:40 : compInfo: false
MIG: 22:36:40 : Vivado Options xc7a50ti csg324 -1l
MIG: 22:36:40 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 22:36:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 22:36:40 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 22:36:40 : I am in catch area
MIG: 22:36:40 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:36:49 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 22:36:49 : Component_Name: eth_1_mig_7series_0_0
MIG: 22:36:49 : Moving eth_1_mig_7series_0_0 ...
MIG: 22:36:49 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 22:36:49 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:40:42 : xml_input_file: board.prj
MIG: 10:40:42 : Absolute path of xml_input_file: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 10:40:42 : xml_input_file: board.prj
MIG: 10:40:42 : Absolute path of xml_input_file: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 11:33:35 : Running synthesis.xit
MIG: 11:33:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 11:33:36 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 11:33:36 : ################# RUNNING MIG BATCH ###################
MIG: 11:33:36 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 11:33:36 : synp_flow:  -- synthesis_mode: Other
MIG: 11:33:36 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 11:33:36 : vivado_mode: xpg_bd
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 1
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 : isPortInterface: 0
MIG: 11:33:36 :  locked false  
MIG: 11:33:36 : HDL Language: Verilog
MIG: 11:33:36 : compInfo: false
MIG: 11:33:36 : Vivado Options xc7a50ti csg324 -1l
MIG: 11:33:36 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 11:33:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:33:36 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 11:33:36 : I am in catch area
MIG: 11:33:36 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:33:53 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 11:33:53 : Component_Name: eth_1_mig_7series_0_0
MIG: 11:33:53 : Moving eth_1_mig_7series_0_0 ...
MIG: 11:33:54 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 11:33:54 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:33:54 : Running vlog_synth_rpr.xit
MIG: 11:33:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 11:33:54 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 11:33:54 : ################# RUNNING MIG BATCH ###################
MIG: 11:33:54 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 11:33:54 : synp_flow:  -- synthesis_mode: Other
MIG: 11:33:54 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 11:33:54 : vivado_mode: xpg_bd
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 1
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 : isPortInterface: 0
MIG: 11:33:54 :  locked false  
MIG: 11:33:54 : HDL Language: Verilog
MIG: 11:33:54 : compInfo: false
MIG: 11:33:54 : Vivado Options xc7a50ti csg324 -1l
MIG: 11:33:54 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 11:33:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:33:54 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 11:33:54 : I am in catch area
MIG: 11:33:54 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:34:02 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 11:34:02 : Component_Name: eth_1_mig_7series_0_0
MIG: 11:34:02 : Moving eth_1_mig_7series_0_0 ...
MIG: 11:34:02 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 11:34:02 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:34:03 : Running simulation.xit
MIG: 11:34:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 11:34:03 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 11:34:03 : ################# RUNNING MIG BATCH ###################
MIG: 11:34:03 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 11:34:03 : synp_flow:  -- synthesis_mode: Other
MIG: 11:34:03 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 11:34:03 : vivado_mode: xpg_bd
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 1
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 : isPortInterface: 0
MIG: 11:34:03 :  locked false  
MIG: 11:34:03 : HDL Language: Verilog
MIG: 11:34:03 : compInfo: false
MIG: 11:34:03 : Vivado Options xc7a50ti csg324 -1l
MIG: 11:34:03 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 11:34:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:34:03 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 11:34:03 : I am in catch area
MIG: 11:34:03 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:34:11 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 11:34:11 : Component_Name: eth_1_mig_7series_0_0
MIG: 11:34:11 : Moving eth_1_mig_7series_0_0 ...
MIG: 11:34:11 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 11:34:11 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:34:11 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:34:11 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 11:34:11 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 11:34:11 : ################# RUNNING MIG BATCH ###################
MIG: 11:34:11 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 11:34:11 : synp_flow:  -- synthesis_mode: Other
MIG: 11:34:11 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 11:34:11 : vivado_mode: xpg_bd
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 1
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 : isPortInterface: 0
MIG: 11:34:11 :  locked false  
MIG: 11:34:11 : HDL Language: Verilog
MIG: 11:34:11 : compInfo: false
MIG: 11:34:11 : Vivado Options xc7a50ti csg324 -1l
MIG: 11:34:11 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 11:34:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:34:11 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 11:34:11 : I am in catch area
MIG: 11:34:11 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:34:20 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 11:34:20 : Component_Name: eth_1_mig_7series_0_0
MIG: 11:34:20 : Moving eth_1_mig_7series_0_0 ...
MIG: 11:34:20 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 11:34:20 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:34:20 : Running implementation.xit
MIG: 11:34:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 11:34:20 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 11:34:20 : ################# RUNNING MIG BATCH ###################
MIG: 11:34:20 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 11:34:20 : synp_flow:  -- synthesis_mode: Other
MIG: 11:34:20 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 11:34:20 : vivado_mode: xpg_bd
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 1
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 : isPortInterface: 0
MIG: 11:34:20 :  locked false  
MIG: 11:34:20 : HDL Language: Verilog
MIG: 11:34:20 : compInfo: false
MIG: 11:34:20 : Vivado Options xc7a50ti csg324 -1l
MIG: 11:34:20 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 11:34:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:34:20 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 11:34:20 : I am in catch area
MIG: 11:34:20 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:34:28 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 11:34:28 : Component_Name: eth_1_mig_7series_0_0
MIG: 11:34:28 : Moving eth_1_mig_7series_0_0 ...
MIG: 11:34:28 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 11:34:28 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:53:32 : Running synthesis.xit
MIG: 11:53:33 : ################# RUNNING MIG BATCH ###################
MIG: 11:53:33 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 11:53:33 : synp_flow:  -- synthesis_mode: Other
MIG: 11:53:33 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 11:53:33 : vivado_mode: xpg_bd
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 1
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 : isPortInterface: 0
MIG: 11:53:33 :  locked false  
MIG: 11:53:33 : HDL Language: Verilog
MIG: 11:53:33 : compInfo: false
MIG: 11:53:33 : Vivado Options xc7a50ti csg324 -1l
MIG: 11:53:33 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 11:53:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:53:33 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 11:53:33 : I am in catch area
MIG: 11:53:33 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:53:54 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 11:53:54 : Component_Name: eth_1_mig_7series_0_0
MIG: 11:53:54 : Moving eth_1_mig_7series_0_0 ...
MIG: 11:53:54 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 11:53:54 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:53:54 : Running vlog_synth_rpr.xit
MIG: 11:53:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 11:53:54 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 11:53:54 : ################# RUNNING MIG BATCH ###################
MIG: 11:53:54 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 11:53:54 : synp_flow:  -- synthesis_mode: Other
MIG: 11:53:54 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 11:53:54 : vivado_mode: xpg_bd
MIG: 11:53:54 : isPortInterface: 0
MIG: 11:53:54 : isPortInterface: 0
MIG: 11:53:54 : isPortInterface: 0
MIG: 11:53:54 : isPortInterface: 0
MIG: 11:53:54 : isPortInterface: 0
MIG: 11:53:54 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 1
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 : isPortInterface: 0
MIG: 11:53:55 :  locked false  
MIG: 11:53:55 : HDL Language: Verilog
MIG: 11:53:55 : compInfo: false
MIG: 11:53:55 : Vivado Options xc7a50ti csg324 -1l
MIG: 11:53:55 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 11:53:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:53:55 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 11:53:55 : I am in catch area
MIG: 11:53:55 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:54:05 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 11:54:05 : Component_Name: eth_1_mig_7series_0_0
MIG: 11:54:05 : Moving eth_1_mig_7series_0_0 ...
MIG: 11:54:05 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 11:54:05 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:54:06 : Running simulation.xit
MIG: 11:54:06 : ################# RUNNING MIG BATCH ###################
MIG: 11:54:06 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 11:54:06 : synp_flow:  -- synthesis_mode: Other
MIG: 11:54:06 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 11:54:06 : vivado_mode: xpg_bd
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 1
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 : isPortInterface: 0
MIG: 11:54:06 :  locked false  
MIG: 11:54:06 : HDL Language: Verilog
MIG: 11:54:06 : compInfo: false
MIG: 11:54:06 : Vivado Options xc7a50ti csg324 -1l
MIG: 11:54:06 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 11:54:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:54:06 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 11:54:06 : I am in catch area
MIG: 11:54:06 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:54:16 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 11:54:16 : Component_Name: eth_1_mig_7series_0_0
MIG: 11:54:16 : Moving eth_1_mig_7series_0_0 ...
MIG: 11:54:16 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 11:54:16 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:54:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:54:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 11:54:17 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 11:54:17 : ################# RUNNING MIG BATCH ###################
MIG: 11:54:17 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 11:54:17 : synp_flow:  -- synthesis_mode: Other
MIG: 11:54:17 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 11:54:17 : vivado_mode: xpg_bd
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 1
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 : isPortInterface: 0
MIG: 11:54:17 :  locked false  
MIG: 11:54:17 : HDL Language: Verilog
MIG: 11:54:17 : compInfo: false
MIG: 11:54:17 : Vivado Options xc7a50ti csg324 -1l
MIG: 11:54:17 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 11:54:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:54:17 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 11:54:17 : I am in catch area
MIG: 11:54:17 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:54:27 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 11:54:27 : Component_Name: eth_1_mig_7series_0_0
MIG: 11:54:27 : Moving eth_1_mig_7series_0_0 ...
MIG: 11:54:27 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 11:54:27 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:54:27 : Running implementation.xit
MIG: 11:54:28 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 11:54:28 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 11:54:28 : ################# RUNNING MIG BATCH ###################
MIG: 11:54:28 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 11:54:28 : synp_flow:  -- synthesis_mode: Other
MIG: 11:54:28 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 11:54:28 : vivado_mode: xpg_bd
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 1
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 : isPortInterface: 0
MIG: 11:54:28 :  locked false  
MIG: 11:54:28 : HDL Language: Verilog
MIG: 11:54:28 : compInfo: false
MIG: 11:54:28 : Vivado Options xc7a50ti csg324 -1l
MIG: 11:54:28 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 11:54:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 11:54:28 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 11:54:28 : I am in catch area
MIG: 11:54:28 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:54:37 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 11:54:37 : Component_Name: eth_1_mig_7series_0_0
MIG: 11:54:37 : Moving eth_1_mig_7series_0_0 ...
MIG: 11:54:37 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 11:54:37 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:42:48 : Running synthesis.xit
MIG: 12:42:48 : ################# RUNNING MIG BATCH ###################
MIG: 12:42:48 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 12:42:48 : synp_flow:  -- synthesis_mode: Other
MIG: 12:42:48 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 12:42:48 : vivado_mode: xpg_bd
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 1
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 : isPortInterface: 0
MIG: 12:42:48 :  locked false  
MIG: 12:42:48 : HDL Language: Verilog
MIG: 12:42:48 : compInfo: false
MIG: 12:42:48 : Vivado Options xc7a50ti csg324 -1l
MIG: 12:42:48 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 12:42:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:42:48 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 12:42:48 : I am in catch area
MIG: 12:42:48 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:43:07 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 12:43:07 : Component_Name: eth_1_mig_7series_0_0
MIG: 12:43:07 : Moving eth_1_mig_7series_0_0 ...
MIG: 12:43:07 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 12:43:07 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:43:08 : Running vlog_synth_rpr.xit
MIG: 12:43:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 12:43:08 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 12:43:08 : ################# RUNNING MIG BATCH ###################
MIG: 12:43:08 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 12:43:08 : synp_flow:  -- synthesis_mode: Other
MIG: 12:43:08 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 12:43:08 : vivado_mode: xpg_bd
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 1
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 : isPortInterface: 0
MIG: 12:43:08 :  locked false  
MIG: 12:43:08 : HDL Language: Verilog
MIG: 12:43:08 : compInfo: false
MIG: 12:43:08 : Vivado Options xc7a50ti csg324 -1l
MIG: 12:43:08 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 12:43:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:43:08 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 12:43:08 : I am in catch area
MIG: 12:43:08 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:43:21 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 12:43:21 : Component_Name: eth_1_mig_7series_0_0
MIG: 12:43:21 : Moving eth_1_mig_7series_0_0 ...
MIG: 12:43:21 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 12:43:21 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:43:22 : Running simulation.xit
MIG: 12:43:22 : ################# RUNNING MIG BATCH ###################
MIG: 12:43:22 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 12:43:22 : synp_flow:  -- synthesis_mode: Other
MIG: 12:43:22 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 12:43:22 : vivado_mode: xpg_bd
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 1
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 : isPortInterface: 0
MIG: 12:43:22 :  locked false  
MIG: 12:43:22 : HDL Language: Verilog
MIG: 12:43:22 : compInfo: false
MIG: 12:43:22 : Vivado Options xc7a50ti csg324 -1l
MIG: 12:43:22 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 12:43:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:43:22 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 12:43:22 : I am in catch area
MIG: 12:43:22 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:43:31 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 12:43:31 : Component_Name: eth_1_mig_7series_0_0
MIG: 12:43:31 : Moving eth_1_mig_7series_0_0 ...
MIG: 12:43:31 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 12:43:31 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:43:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:43:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 12:43:31 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 12:43:31 : ################# RUNNING MIG BATCH ###################
MIG: 12:43:31 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 12:43:32 : synp_flow:  -- synthesis_mode: Other
MIG: 12:43:32 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 12:43:32 : vivado_mode: xpg_bd
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 1
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 : isPortInterface: 0
MIG: 12:43:32 :  locked false  
MIG: 12:43:32 : HDL Language: Verilog
MIG: 12:43:32 : compInfo: false
MIG: 12:43:32 : Vivado Options xc7a50ti csg324 -1l
MIG: 12:43:32 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 12:43:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:43:32 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 12:43:32 : I am in catch area
MIG: 12:43:32 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:43:39 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 12:43:39 : Component_Name: eth_1_mig_7series_0_0
MIG: 12:43:39 : Moving eth_1_mig_7series_0_0 ...
MIG: 12:43:40 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 12:43:40 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:43:40 : Running implementation.xit
MIG: 12:43:40 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 12:43:40 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 12:43:40 : ################# RUNNING MIG BATCH ###################
MIG: 12:43:40 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 12:43:40 : synp_flow:  -- synthesis_mode: Other
MIG: 12:43:40 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 12:43:40 : vivado_mode: xpg_bd
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 1
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 : isPortInterface: 0
MIG: 12:43:40 :  locked false  
MIG: 12:43:40 : HDL Language: Verilog
MIG: 12:43:40 : compInfo: false
MIG: 12:43:40 : Vivado Options xc7a50ti csg324 -1l
MIG: 12:43:40 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 12:43:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:43:40 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 12:43:40 : I am in catch area
MIG: 12:43:40 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:43:48 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 12:43:48 : Component_Name: eth_1_mig_7series_0_0
MIG: 12:43:48 : Moving eth_1_mig_7series_0_0 ...
MIG: 12:43:48 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 12:43:48 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:33:12 : Running synthesis.xit
MIG: 15:33:13 : ################# RUNNING MIG BATCH ###################
MIG: 15:33:13 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 15:33:13 : synp_flow:  -- synthesis_mode: Other
MIG: 15:33:13 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 15:33:13 : vivado_mode: xpg_bd
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 1
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 :  locked false  
MIG: 15:33:13 : HDL Language: Verilog
MIG: 15:33:13 : compInfo: false
MIG: 15:33:13 : Vivado Options xc7a50ti csg324 -1l
MIG: 15:33:13 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 15:33:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:33:13 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 15:33:13 : I am in catch area
MIG: 15:33:13 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:33:30 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:33:30 : Component_Name: eth_1_mig_7series_0_0
MIG: 15:33:30 : Moving eth_1_mig_7series_0_0 ...
MIG: 15:33:30 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 15:33:30 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:33:30 : Running vlog_synth_rpr.xit
MIG: 15:33:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 15:33:30 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 15:33:30 : ################# RUNNING MIG BATCH ###################
MIG: 15:33:30 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 15:33:30 : synp_flow:  -- synthesis_mode: Other
MIG: 15:33:30 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 15:33:30 : vivado_mode: xpg_bd
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 1
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 :  locked false  
MIG: 15:33:30 : HDL Language: Verilog
MIG: 15:33:30 : compInfo: false
MIG: 15:33:30 : Vivado Options xc7a50ti csg324 -1l
MIG: 15:33:30 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 15:33:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:33:30 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 15:33:30 : I am in catch area
MIG: 15:33:30 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:33:38 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:33:38 : Component_Name: eth_1_mig_7series_0_0
MIG: 15:33:38 : Moving eth_1_mig_7series_0_0 ...
MIG: 15:33:38 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 15:33:38 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:33:39 : Running simulation.xit
MIG: 15:33:39 : ################# RUNNING MIG BATCH ###################
MIG: 15:33:39 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 15:33:39 : synp_flow:  -- synthesis_mode: Other
MIG: 15:33:39 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 15:33:39 : vivado_mode: xpg_bd
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 1
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 :  locked false  
MIG: 15:33:39 : HDL Language: Verilog
MIG: 15:33:39 : compInfo: false
MIG: 15:33:39 : Vivado Options xc7a50ti csg324 -1l
MIG: 15:33:39 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 15:33:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:33:39 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 15:33:39 : I am in catch area
MIG: 15:33:39 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:33:47 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:33:47 : Component_Name: eth_1_mig_7series_0_0
MIG: 15:33:47 : Moving eth_1_mig_7series_0_0 ...
MIG: 15:33:47 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 15:33:47 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:33:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:33:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 15:33:47 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 15:33:47 : ################# RUNNING MIG BATCH ###################
MIG: 15:33:47 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 15:33:47 : synp_flow:  -- synthesis_mode: Other
MIG: 15:33:47 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 15:33:47 : vivado_mode: xpg_bd
MIG: 15:33:47 : isPortInterface: 0
MIG: 15:33:47 : isPortInterface: 0
MIG: 15:33:47 : isPortInterface: 0
MIG: 15:33:47 : isPortInterface: 0
MIG: 15:33:47 : isPortInterface: 0
MIG: 15:33:47 : isPortInterface: 0
MIG: 15:33:47 : isPortInterface: 0
MIG: 15:33:47 : isPortInterface: 0
MIG: 15:33:47 : isPortInterface: 0
MIG: 15:33:47 : isPortInterface: 0
MIG: 15:33:47 : isPortInterface: 0
MIG: 15:33:47 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 1
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 : isPortInterface: 0
MIG: 15:33:48 :  locked false  
MIG: 15:33:48 : HDL Language: Verilog
MIG: 15:33:48 : compInfo: false
MIG: 15:33:48 : Vivado Options xc7a50ti csg324 -1l
MIG: 15:33:48 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 15:33:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:33:48 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 15:33:48 : I am in catch area
MIG: 15:33:48 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:33:56 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:33:56 : Component_Name: eth_1_mig_7series_0_0
MIG: 15:33:56 : Moving eth_1_mig_7series_0_0 ...
MIG: 15:33:56 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 15:33:56 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:33:56 : Running implementation.xit
MIG: 15:33:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 15:33:56 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 15:33:56 : ################# RUNNING MIG BATCH ###################
MIG: 15:33:56 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 15:33:56 : synp_flow:  -- synthesis_mode: Other
MIG: 15:33:56 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 15:33:56 : vivado_mode: xpg_bd
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 1
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 : isPortInterface: 0
MIG: 15:33:56 :  locked false  
MIG: 15:33:56 : HDL Language: Verilog
MIG: 15:33:56 : compInfo: false
MIG: 15:33:56 : Vivado Options xc7a50ti csg324 -1l
MIG: 15:33:56 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 15:33:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:33:56 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 15:33:56 : I am in catch area
MIG: 15:33:56 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:34:04 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 15:34:04 : Component_Name: eth_1_mig_7series_0_0
MIG: 15:34:04 : Moving eth_1_mig_7series_0_0 ...
MIG: 15:34:04 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 15:34:04 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:43:02 : Running synthesis.xit
MIG: 16:43:02 : ################# RUNNING MIG BATCH ###################
MIG: 16:43:02 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 16:43:02 : synp_flow:  -- synthesis_mode: Other
MIG: 16:43:02 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 16:43:02 : vivado_mode: xpg_bd
MIG: 16:43:02 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 1
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 : isPortInterface: 0
MIG: 16:43:03 :  locked false  
MIG: 16:43:03 : HDL Language: Verilog
MIG: 16:43:03 : compInfo: false
MIG: 16:43:03 : Vivado Options xc7a50ti csg324 -1l
MIG: 16:43:03 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 16:43:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:43:03 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 16:43:03 : I am in catch area
MIG: 16:43:03 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:43:24 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 16:43:24 : Component_Name: eth_1_mig_7series_0_0
MIG: 16:43:24 : Moving eth_1_mig_7series_0_0 ...
MIG: 16:43:24 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 16:43:24 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:43:25 : Running vlog_synth_rpr.xit
MIG: 16:43:25 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 16:43:25 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 16:43:25 : ################# RUNNING MIG BATCH ###################
MIG: 16:43:25 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 16:43:25 : synp_flow:  -- synthesis_mode: Other
MIG: 16:43:25 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 16:43:25 : vivado_mode: xpg_bd
MIG: 16:43:25 : isPortInterface: 0
MIG: 16:43:25 : isPortInterface: 0
MIG: 16:43:25 : isPortInterface: 0
MIG: 16:43:25 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 1
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 : isPortInterface: 0
MIG: 16:43:26 :  locked false  
MIG: 16:43:26 : HDL Language: Verilog
MIG: 16:43:26 : compInfo: false
MIG: 16:43:26 : Vivado Options xc7a50ti csg324 -1l
MIG: 16:43:26 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 16:43:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:43:26 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 16:43:26 : I am in catch area
MIG: 16:43:26 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:43:34 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 16:43:34 : Component_Name: eth_1_mig_7series_0_0
MIG: 16:43:34 : Moving eth_1_mig_7series_0_0 ...
MIG: 16:43:34 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 16:43:34 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:43:35 : Running simulation.xit
MIG: 16:43:35 : ################# RUNNING MIG BATCH ###################
MIG: 16:43:35 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 16:43:35 : synp_flow:  -- synthesis_mode: Other
MIG: 16:43:35 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 16:43:35 : vivado_mode: xpg_bd
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 1
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 : isPortInterface: 0
MIG: 16:43:35 :  locked false  
MIG: 16:43:35 : HDL Language: Verilog
MIG: 16:43:35 : compInfo: false
MIG: 16:43:35 : Vivado Options xc7a50ti csg324 -1l
MIG: 16:43:35 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 16:43:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:43:35 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 16:43:35 : I am in catch area
MIG: 16:43:35 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:43:44 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 16:43:44 : Component_Name: eth_1_mig_7series_0_0
MIG: 16:43:44 : Moving eth_1_mig_7series_0_0 ...
MIG: 16:43:44 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 16:43:44 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:43:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:43:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 16:43:45 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 16:43:45 : ################# RUNNING MIG BATCH ###################
MIG: 16:43:45 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 16:43:45 : synp_flow:  -- synthesis_mode: Other
MIG: 16:43:45 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 16:43:45 : vivado_mode: xpg_bd
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 1
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 : isPortInterface: 0
MIG: 16:43:45 :  locked false  
MIG: 16:43:45 : HDL Language: Verilog
MIG: 16:43:45 : compInfo: false
MIG: 16:43:45 : Vivado Options xc7a50ti csg324 -1l
MIG: 16:43:45 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 16:43:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:43:45 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 16:43:45 : I am in catch area
MIG: 16:43:45 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:43:57 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 16:43:57 : Component_Name: eth_1_mig_7series_0_0
MIG: 16:43:57 : Moving eth_1_mig_7series_0_0 ...
MIG: 16:43:57 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 16:43:57 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:43:58 : Running implementation.xit
MIG: 16:43:58 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 16:43:58 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 16:43:58 : ################# RUNNING MIG BATCH ###################
MIG: 16:43:58 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 16:43:58 : synp_flow:  -- synthesis_mode: Other
MIG: 16:43:58 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 16:43:58 : vivado_mode: xpg_bd
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 1
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 : isPortInterface: 0
MIG: 16:43:58 :  locked false  
MIG: 16:43:58 : HDL Language: Verilog
MIG: 16:43:58 : compInfo: false
MIG: 16:43:58 : Vivado Options xc7a50ti csg324 -1l
MIG: 16:43:58 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 16:43:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:43:58 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 16:43:58 : I am in catch area
MIG: 16:43:58 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:44:08 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 16:44:08 : Component_Name: eth_1_mig_7series_0_0
MIG: 16:44:08 : Moving eth_1_mig_7series_0_0 ...
MIG: 16:44:08 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 16:44:08 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:17:46 : Running synthesis.xit
MIG: 17:17:46 : ################# RUNNING MIG BATCH ###################
MIG: 17:17:46 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 17:17:46 : synp_flow:  -- synthesis_mode: Other
MIG: 17:17:46 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 17:17:46 : vivado_mode: xpg_bd
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:46 : isPortInterface: 1
MIG: 17:17:46 : isPortInterface: 0
MIG: 17:17:47 : isPortInterface: 0
MIG: 17:17:47 : isPortInterface: 0
MIG: 17:17:47 : isPortInterface: 0
MIG: 17:17:47 : isPortInterface: 0
MIG: 17:17:47 : isPortInterface: 0
MIG: 17:17:47 : isPortInterface: 0
MIG: 17:17:47 : isPortInterface: 0
MIG: 17:17:47 : isPortInterface: 0
MIG: 17:17:47 : isPortInterface: 0
MIG: 17:17:47 :  locked false  
MIG: 17:17:47 : HDL Language: Verilog
MIG: 17:17:47 : compInfo: false
MIG: 17:17:47 : Vivado Options xc7a50ti csg324 -1l
MIG: 17:17:47 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 17:17:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:17:47 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 17:17:47 : I am in catch area
MIG: 17:17:47 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:18:06 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 17:18:06 : Component_Name: eth_1_mig_7series_0_0
MIG: 17:18:06 : Moving eth_1_mig_7series_0_0 ...
MIG: 17:18:06 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 17:18:06 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:18:07 : Running vlog_synth_rpr.xit
MIG: 17:18:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 17:18:07 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 17:18:07 : ################# RUNNING MIG BATCH ###################
MIG: 17:18:07 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 17:18:07 : synp_flow:  -- synthesis_mode: Other
MIG: 17:18:07 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 17:18:07 : vivado_mode: xpg_bd
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 1
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 : isPortInterface: 0
MIG: 17:18:07 :  locked false  
MIG: 17:18:07 : HDL Language: Verilog
MIG: 17:18:07 : compInfo: false
MIG: 17:18:07 : Vivado Options xc7a50ti csg324 -1l
MIG: 17:18:07 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 17:18:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:18:07 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 17:18:07 : I am in catch area
MIG: 17:18:07 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:18:16 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 17:18:16 : Component_Name: eth_1_mig_7series_0_0
MIG: 17:18:16 : Moving eth_1_mig_7series_0_0 ...
MIG: 17:18:16 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 17:18:16 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:18:17 : Running simulation.xit
MIG: 17:18:17 : ################# RUNNING MIG BATCH ###################
MIG: 17:18:17 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 17:18:17 : synp_flow:  -- synthesis_mode: Other
MIG: 17:18:17 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 17:18:17 : vivado_mode: xpg_bd
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 1
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 : isPortInterface: 0
MIG: 17:18:17 :  locked false  
MIG: 17:18:17 : HDL Language: Verilog
MIG: 17:18:17 : compInfo: false
MIG: 17:18:17 : Vivado Options xc7a50ti csg324 -1l
MIG: 17:18:17 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 17:18:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:18:17 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 17:18:17 : I am in catch area
MIG: 17:18:17 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:18:26 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 17:18:26 : Component_Name: eth_1_mig_7series_0_0
MIG: 17:18:26 : Moving eth_1_mig_7series_0_0 ...
MIG: 17:18:26 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 17:18:26 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:18:26 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:18:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 17:18:27 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 17:18:27 : ################# RUNNING MIG BATCH ###################
MIG: 17:18:27 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 17:18:27 : synp_flow:  -- synthesis_mode: Other
MIG: 17:18:27 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 17:18:27 : vivado_mode: xpg_bd
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 1
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 : isPortInterface: 0
MIG: 17:18:27 :  locked false  
MIG: 17:18:27 : HDL Language: Verilog
MIG: 17:18:27 : compInfo: false
MIG: 17:18:27 : Vivado Options xc7a50ti csg324 -1l
MIG: 17:18:27 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 17:18:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:18:27 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 17:18:27 : I am in catch area
MIG: 17:18:27 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:18:35 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 17:18:35 : Component_Name: eth_1_mig_7series_0_0
MIG: 17:18:35 : Moving eth_1_mig_7series_0_0 ...
MIG: 17:18:35 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 17:18:35 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:18:36 : Running implementation.xit
MIG: 17:18:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 17:18:36 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 17:18:36 : ################# RUNNING MIG BATCH ###################
MIG: 17:18:36 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 17:18:36 : synp_flow:  -- synthesis_mode: Other
MIG: 17:18:36 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 17:18:36 : vivado_mode: xpg_bd
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 1
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 : isPortInterface: 0
MIG: 17:18:36 :  locked false  
MIG: 17:18:36 : HDL Language: Verilog
MIG: 17:18:36 : compInfo: false
MIG: 17:18:36 : Vivado Options xc7a50ti csg324 -1l
MIG: 17:18:36 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 17:18:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:18:36 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 17:18:36 : I am in catch area
MIG: 17:18:36 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:18:45 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 17:18:45 : Component_Name: eth_1_mig_7series_0_0
MIG: 17:18:45 : Moving eth_1_mig_7series_0_0 ...
MIG: 17:18:45 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 17:18:45 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:37:08 : Running synthesis.xit
MIG: 17:37:08 : ################# RUNNING MIG BATCH ###################
MIG: 17:37:08 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 17:37:08 : synp_flow:  -- synthesis_mode: Other
MIG: 17:37:08 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 17:37:08 : vivado_mode: xpg_bd
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:08 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 1
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 : isPortInterface: 0
MIG: 17:37:09 :  locked false  
MIG: 17:37:09 : HDL Language: Verilog
MIG: 17:37:09 : compInfo: false
MIG: 17:37:09 : Vivado Options xc7a50ti csg324 -1l
MIG: 17:37:09 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 17:37:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:37:09 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 17:37:09 : I am in catch area
MIG: 17:37:09 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:37:30 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 17:37:30 : Component_Name: eth_1_mig_7series_0_0
MIG: 17:37:30 : Moving eth_1_mig_7series_0_0 ...
MIG: 17:37:31 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 17:37:31 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:37:31 : Running vlog_synth_rpr.xit
MIG: 17:37:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 17:37:31 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 17:37:32 : ################# RUNNING MIG BATCH ###################
MIG: 17:37:32 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 17:37:32 : synp_flow:  -- synthesis_mode: Other
MIG: 17:37:32 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 17:37:32 : vivado_mode: xpg_bd
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 1
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 : isPortInterface: 0
MIG: 17:37:32 :  locked false  
MIG: 17:37:32 : HDL Language: Verilog
MIG: 17:37:32 : compInfo: false
MIG: 17:37:32 : Vivado Options xc7a50ti csg324 -1l
MIG: 17:37:32 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 17:37:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:37:32 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 17:37:32 : I am in catch area
MIG: 17:37:32 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:37:42 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 17:37:42 : Component_Name: eth_1_mig_7series_0_0
MIG: 17:37:42 : Moving eth_1_mig_7series_0_0 ...
MIG: 17:37:42 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 17:37:42 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:37:43 : Running simulation.xit
MIG: 17:37:43 : ################# RUNNING MIG BATCH ###################
MIG: 17:37:43 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 17:37:43 : synp_flow:  -- synthesis_mode: Other
MIG: 17:37:43 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 17:37:43 : vivado_mode: xpg_bd
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 1
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 : isPortInterface: 0
MIG: 17:37:43 :  locked false  
MIG: 17:37:43 : HDL Language: Verilog
MIG: 17:37:43 : compInfo: false
MIG: 17:37:43 : Vivado Options xc7a50ti csg324 -1l
MIG: 17:37:43 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 17:37:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:37:43 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 17:37:43 : I am in catch area
MIG: 17:37:43 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:37:53 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 17:37:53 : Component_Name: eth_1_mig_7series_0_0
MIG: 17:37:53 : Moving eth_1_mig_7series_0_0 ...
MIG: 17:37:53 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 17:37:53 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:37:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:37:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 17:37:54 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 17:37:54 : ################# RUNNING MIG BATCH ###################
MIG: 17:37:54 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 17:37:54 : synp_flow:  -- synthesis_mode: Other
MIG: 17:37:54 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 17:37:54 : vivado_mode: xpg_bd
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:54 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 1
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 : isPortInterface: 0
MIG: 17:37:55 :  locked false  
MIG: 17:37:55 : HDL Language: Verilog
MIG: 17:37:55 : compInfo: false
MIG: 17:37:55 : Vivado Options xc7a50ti csg324 -1l
MIG: 17:37:55 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 17:37:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:37:55 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 17:37:55 : I am in catch area
MIG: 17:37:55 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:38:04 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 17:38:04 : Component_Name: eth_1_mig_7series_0_0
MIG: 17:38:04 : Moving eth_1_mig_7series_0_0 ...
MIG: 17:38:04 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 17:38:04 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:38:05 : Running implementation.xit
MIG: 17:38:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>eth_1_mig_7series_0_0</ModuleName> 
MIG: 17:38:05 : ERR:     <TargetFPGA>xc7a50ti-csg324/-1l</TargetFPGA> <==>     <TargetFPGA>xc7a50ti-csg324/-1L</TargetFPGA> 
MIG: 17:38:05 : ################# RUNNING MIG BATCH ###################
MIG: 17:38:05 : Writing IN file for 'eth_1_mig_7series_0_0'...compDirPath: d:/vivado18/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0
MIG: 17:38:05 : synp_flow:  -- synthesis_mode: Other
MIG: 17:38:05 : outputDirectory: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/_tmp/
MIG: 17:38:05 : vivado_mode: xpg_bd
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 1
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 : isPortInterface: 0
MIG: 17:38:05 :  locked false  
MIG: 17:38:05 : HDL Language: Verilog
MIG: 17:38:05 : compInfo: false
MIG: 17:38:05 : Vivado Options xc7a50ti csg324 -1l
MIG: 17:38:05 : 1: xc7a50ti 2: csg324 3: -1l
MIG: 17:38:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:38:05 : xilinx_path: D:/vivado18/Vivado/2018.2/ids_lite/ISE
MIG: 17:38:05 : I am in catch area
MIG: 17:38:05 : Running D:/vivado18/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:38:16 : XML_INPUT_FILE: d:/Ethernett/Ethernett.srcs/sources_1/bd/eth_1/ip/eth_1_mig_7series_0_0/board.prj
MIG: 17:38:16 : Component_Name: eth_1_mig_7series_0_0
MIG: 17:38:16 : Moving eth_1_mig_7series_0_0 ...
MIG: 17:38:16 : Moving eth_1_mig_7series_0_0.veo ...
MIG: 17:38:16 : Moving eth_1_mig_7series_0_0_xmdf.tcl ...
