// Seed: 195943984
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  input id_3;
  output id_2;
  inout id_1;
  type_6(
      id_2, 1, id_3, 1
  );
  logic id_5;
endmodule
