
ssafy_2nd_Semester_1st_PJT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000de40  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e4  0800dff0  0800dff0  0001dff0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e6d4  0800e6d4  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e6d4  0800e6d4  0001e6d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e6dc  0800e6dc  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e6dc  0800e6dc  0001e6dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e6e0  0800e6e0  0001e6e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800e6e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          00004f90  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005174  20005174  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002141a  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000048ce  00000000  00000000  0004162e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a30  00000000  00000000  00045f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001870  00000000  00000000  00047930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029d7c  00000000  00000000  000491a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f4ca  00000000  00000000  00072f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ec7b2  00000000  00000000  000923e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0017eb98  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000834c  00000000  00000000  0017ebe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800dfd8 	.word	0x0800dfd8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	0800dfd8 	.word	0x0800dfd8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800101c:	4b17      	ldr	r3, [pc, #92]	; (800107c <MX_CAN1_Init+0x64>)
 800101e:	4a18      	ldr	r2, [pc, #96]	; (8001080 <MX_CAN1_Init+0x68>)
 8001020:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 8001022:	4b16      	ldr	r3, [pc, #88]	; (800107c <MX_CAN1_Init+0x64>)
 8001024:	2202      	movs	r2, #2
 8001026:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001028:	4b14      	ldr	r3, [pc, #80]	; (800107c <MX_CAN1_Init+0x64>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800102e:	4b13      	ldr	r3, [pc, #76]	; (800107c <MX_CAN1_Init+0x64>)
 8001030:	2200      	movs	r2, #0
 8001032:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 8001034:	4b11      	ldr	r3, [pc, #68]	; (800107c <MX_CAN1_Init+0x64>)
 8001036:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 800103a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 800103c:	4b0f      	ldr	r3, [pc, #60]	; (800107c <MX_CAN1_Init+0x64>)
 800103e:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8001042:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001044:	4b0d      	ldr	r3, [pc, #52]	; (800107c <MX_CAN1_Init+0x64>)
 8001046:	2200      	movs	r2, #0
 8001048:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800104a:	4b0c      	ldr	r3, [pc, #48]	; (800107c <MX_CAN1_Init+0x64>)
 800104c:	2200      	movs	r2, #0
 800104e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001050:	4b0a      	ldr	r3, [pc, #40]	; (800107c <MX_CAN1_Init+0x64>)
 8001052:	2200      	movs	r2, #0
 8001054:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001056:	4b09      	ldr	r3, [pc, #36]	; (800107c <MX_CAN1_Init+0x64>)
 8001058:	2200      	movs	r2, #0
 800105a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800105c:	4b07      	ldr	r3, [pc, #28]	; (800107c <MX_CAN1_Init+0x64>)
 800105e:	2200      	movs	r2, #0
 8001060:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001062:	4b06      	ldr	r3, [pc, #24]	; (800107c <MX_CAN1_Init+0x64>)
 8001064:	2200      	movs	r2, #0
 8001066:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001068:	4804      	ldr	r0, [pc, #16]	; (800107c <MX_CAN1_Init+0x64>)
 800106a:	f001 fa71 	bl	8002550 <HAL_CAN_Init>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001074:	f000 fdd2 	bl	8001c1c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20000200 	.word	0x20000200
 8001080:	40006400 	.word	0x40006400

08001084 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	; 0x28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 0314 	add.w	r3, r7, #20
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a25      	ldr	r2, [pc, #148]	; (8001138 <HAL_CAN_MspInit+0xb4>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d144      	bne.n	8001130 <HAL_CAN_MspInit+0xac>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
 80010aa:	4b24      	ldr	r3, [pc, #144]	; (800113c <HAL_CAN_MspInit+0xb8>)
 80010ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ae:	4a23      	ldr	r2, [pc, #140]	; (800113c <HAL_CAN_MspInit+0xb8>)
 80010b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010b4:	6413      	str	r3, [r2, #64]	; 0x40
 80010b6:	4b21      	ldr	r3, [pc, #132]	; (800113c <HAL_CAN_MspInit+0xb8>)
 80010b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	4b1d      	ldr	r3, [pc, #116]	; (800113c <HAL_CAN_MspInit+0xb8>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ca:	4a1c      	ldr	r2, [pc, #112]	; (800113c <HAL_CAN_MspInit+0xb8>)
 80010cc:	f043 0301 	orr.w	r3, r3, #1
 80010d0:	6313      	str	r3, [r2, #48]	; 0x30
 80010d2:	4b1a      	ldr	r3, [pc, #104]	; (800113c <HAL_CAN_MspInit+0xb8>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80010de:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80010e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e4:	2302      	movs	r3, #2
 80010e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ec:	2303      	movs	r3, #3
 80010ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80010f0:	2309      	movs	r3, #9
 80010f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f4:	f107 0314 	add.w	r3, r7, #20
 80010f8:	4619      	mov	r1, r3
 80010fa:	4811      	ldr	r0, [pc, #68]	; (8001140 <HAL_CAN_MspInit+0xbc>)
 80010fc:	f002 f9ac 	bl	8003458 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8001100:	2200      	movs	r2, #0
 8001102:	2105      	movs	r1, #5
 8001104:	2013      	movs	r0, #19
 8001106:	f002 f95b 	bl	80033c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800110a:	2013      	movs	r0, #19
 800110c:	f002 f974 	bl	80033f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001110:	2200      	movs	r2, #0
 8001112:	2105      	movs	r1, #5
 8001114:	2014      	movs	r0, #20
 8001116:	f002 f953 	bl	80033c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800111a:	2014      	movs	r0, #20
 800111c:	f002 f96c 	bl	80033f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 8001120:	2200      	movs	r2, #0
 8001122:	2105      	movs	r1, #5
 8001124:	2016      	movs	r0, #22
 8001126:	f002 f94b 	bl	80033c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800112a:	2016      	movs	r0, #22
 800112c:	f002 f964 	bl	80033f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001130:	bf00      	nop
 8001132:	3728      	adds	r7, #40	; 0x28
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40006400 	.word	0x40006400
 800113c:	40023800 	.word	0x40023800
 8001140:	40020000 	.word	0x40020000

08001144 <read_le_i16>:
#include "decision.h"

static int16_t read_le_i16(const uint8_t* data)
{
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
    int16_t value = (int16_t)((uint16_t)data[0] | ((uint16_t)data[1] << 8));
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b21a      	sxth	r2, r3
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	3301      	adds	r3, #1
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	021b      	lsls	r3, r3, #8
 800115a:	b21b      	sxth	r3, r3
 800115c:	4313      	orrs	r3, r2
 800115e:	81fb      	strh	r3, [r7, #14]
    return value;
 8001160:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001164:	4618      	mov	r0, r3
 8001166:	3714      	adds	r7, #20
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <protocol_parse_dht_x10>:

int protocol_parse_dht_x10(const uint8_t* data, uint8_t dlc, float* outHumidity, float* outTemperature)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af00      	add	r7, sp, #0
 8001176:	60f8      	str	r0, [r7, #12]
 8001178:	607a      	str	r2, [r7, #4]
 800117a:	603b      	str	r3, [r7, #0]
 800117c:	460b      	mov	r3, r1
 800117e:	72fb      	strb	r3, [r7, #11]
    if (data == NULL) {
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d101      	bne.n	800118a <protocol_parse_dht_x10+0x1a>
        return 0;
 8001186:	2300      	movs	r3, #0
 8001188:	e035      	b.n	80011f6 <protocol_parse_dht_x10+0x86>
    }

    if (outHumidity == NULL) {
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d101      	bne.n	8001194 <protocol_parse_dht_x10+0x24>
        return 0;
 8001190:	2300      	movs	r3, #0
 8001192:	e030      	b.n	80011f6 <protocol_parse_dht_x10+0x86>
    }

    if (outTemperature == NULL) {
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d101      	bne.n	800119e <protocol_parse_dht_x10+0x2e>
        return 0;
 800119a:	2300      	movs	r3, #0
 800119c:	e02b      	b.n	80011f6 <protocol_parse_dht_x10+0x86>
    }

    if (dlc < 4U) {
 800119e:	7afb      	ldrb	r3, [r7, #11]
 80011a0:	2b03      	cmp	r3, #3
 80011a2:	d801      	bhi.n	80011a8 <protocol_parse_dht_x10+0x38>
        return 0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	e026      	b.n	80011f6 <protocol_parse_dht_x10+0x86>
    }

    int16_t humidity_x10 = read_le_i16(&data[0]);
 80011a8:	68f8      	ldr	r0, [r7, #12]
 80011aa:	f7ff ffcb 	bl	8001144 <read_le_i16>
 80011ae:	4603      	mov	r3, r0
 80011b0:	82fb      	strh	r3, [r7, #22]
    int16_t temperature_x10 = read_le_i16(&data[2]);
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	3302      	adds	r3, #2
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff ffc4 	bl	8001144 <read_le_i16>
 80011bc:	4603      	mov	r3, r0
 80011be:	82bb      	strh	r3, [r7, #20]

    *outHumidity = ((float)humidity_x10) / 10.0f;
 80011c0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80011c4:	ee07 3a90 	vmov	s15, r3
 80011c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011cc:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80011d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	edc3 7a00 	vstr	s15, [r3]
    *outTemperature = ((float)temperature_x10) / 10.0f;
 80011da:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80011de:	ee07 3a90 	vmov	s15, r3
 80011e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011e6:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80011ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	edc3 7a00 	vstr	s15, [r3]
    return 1;
 80011f4:	2301      	movs	r3, #1
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3718      	adds	r7, #24
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
	...

08001200 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b092      	sub	sp, #72	; 0x48
 8001204:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of qSpiCtrl */
  qSpiCtrlHandle = osMessageQueueNew (8, sizeof(SpiControlMessage_t), &qSpiCtrl_attributes);
 8001206:	4a42      	ldr	r2, [pc, #264]	; (8001310 <MX_FREERTOS_Init+0x110>)
 8001208:	2110      	movs	r1, #16
 800120a:	2008      	movs	r0, #8
 800120c:	f005 f800 	bl	8006210 <osMessageQueueNew>
 8001210:	4603      	mov	r3, r0
 8001212:	4a40      	ldr	r2, [pc, #256]	; (8001314 <MX_FREERTOS_Init+0x114>)
 8001214:	6013      	str	r3, [r2, #0]

  /* creation of qControlCmd */
  qControlCmdHandle = osMessageQueueNew (8, sizeof(uint32_t), &qControlCmd_attributes);
 8001216:	4a40      	ldr	r2, [pc, #256]	; (8001318 <MX_FREERTOS_Init+0x118>)
 8001218:	2104      	movs	r1, #4
 800121a:	2008      	movs	r0, #8
 800121c:	f004 fff8 	bl	8006210 <osMessageQueueNew>
 8001220:	4603      	mov	r3, r0
 8001222:	4a3e      	ldr	r2, [pc, #248]	; (800131c <MX_FREERTOS_Init+0x11c>)
 8001224:	6013      	str	r3, [r2, #0]

  /* creation of qCanRx */
  qCanRxHandle = osMessageQueueNew (32, sizeof(CanRawFrame_t), &qCanRx_attributes);
 8001226:	4a3e      	ldr	r2, [pc, #248]	; (8001320 <MX_FREERTOS_Init+0x120>)
 8001228:	210c      	movs	r1, #12
 800122a:	2020      	movs	r0, #32
 800122c:	f004 fff0 	bl	8006210 <osMessageQueueNew>
 8001230:	4603      	mov	r3, r0
 8001232:	4a3c      	ldr	r2, [pc, #240]	; (8001324 <MX_FREERTOS_Init+0x124>)
 8001234:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  g_qCanRx    = qCanRxHandle;
 8001236:	4b3b      	ldr	r3, [pc, #236]	; (8001324 <MX_FREERTOS_Init+0x124>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a3b      	ldr	r2, [pc, #236]	; (8001328 <MX_FREERTOS_Init+0x128>)
 800123c:	6013      	str	r3, [r2, #0]
  g_qSpiCtrl  = qSpiCtrlHandle;
 800123e:	4b35      	ldr	r3, [pc, #212]	; (8001314 <MX_FREERTOS_Init+0x114>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a3a      	ldr	r2, [pc, #232]	; (800132c <MX_FREERTOS_Init+0x12c>)
 8001244:	6013      	str	r3, [r2, #0]

  g_qSensor   = osMessageQueueNew(8, sizeof(SensorSample_t), NULL);
 8001246:	2200      	movs	r2, #0
 8001248:	210c      	movs	r1, #12
 800124a:	2008      	movs	r0, #8
 800124c:	f004 ffe0 	bl	8006210 <osMessageQueueNew>
 8001250:	4603      	mov	r3, r0
 8001252:	4a37      	ldr	r2, [pc, #220]	; (8001330 <MX_FREERTOS_Init+0x130>)
 8001254:	6013      	str	r3, [r2, #0]
  g_qServoCmd = osMessageQueueNew(8, sizeof(ServoCommand_t), NULL);
 8001256:	2200      	movs	r2, #0
 8001258:	2108      	movs	r1, #8
 800125a:	2008      	movs	r0, #8
 800125c:	f004 ffd8 	bl	8006210 <osMessageQueueNew>
 8001260:	4603      	mov	r3, r0
 8001262:	4a34      	ldr	r2, [pc, #208]	; (8001334 <MX_FREERTOS_Init+0x134>)
 8001264:	6013      	str	r3, [r2, #0]
  g_qHighCmd  = osMessageQueueNew(8, sizeof(HighCommand_t),  NULL);
 8001266:	2200      	movs	r2, #0
 8001268:	2108      	movs	r1, #8
 800126a:	2008      	movs	r0, #8
 800126c:	f004 ffd0 	bl	8006210 <osMessageQueueNew>
 8001270:	4603      	mov	r3, r0
 8001272:	4a31      	ldr	r2, [pc, #196]	; (8001338 <MX_FREERTOS_Init+0x138>)
 8001274:	6013      	str	r3, [r2, #0]

  SensorControl_SetRxQueue(g_qCanRx);
 8001276:	4b2c      	ldr	r3, [pc, #176]	; (8001328 <MX_FREERTOS_Init+0x128>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4618      	mov	r0, r3
 800127c:	f000 fcfc 	bl	8001c78 <SensorControl_SetRxQueue>
  SpiCtrl_SetRxQueue(g_qSpiCtrl);
 8001280:	4b2a      	ldr	r3, [pc, #168]	; (800132c <MX_FREERTOS_Init+0x12c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4618      	mov	r0, r3
 8001286:	f000 fdb1 	bl	8001dec <SpiCtrl_SetRxQueue>

  g_evSys = osEventFlagsNew(NULL);
 800128a:	2000      	movs	r0, #0
 800128c:	f004 fed6 	bl	800603c <osEventFlagsNew>
 8001290:	4603      	mov	r3, r0
 8001292:	4a2a      	ldr	r2, [pc, #168]	; (800133c <MX_FREERTOS_Init+0x13c>)
 8001294:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001296:	4a2a      	ldr	r2, [pc, #168]	; (8001340 <MX_FREERTOS_Init+0x140>)
 8001298:	2100      	movs	r1, #0
 800129a:	482a      	ldr	r0, [pc, #168]	; (8001344 <MX_FREERTOS_Init+0x144>)
 800129c:	f004 fe21 	bl	8005ee2 <osThreadNew>
 80012a0:	4603      	mov	r3, r0
 80012a2:	4a29      	ldr	r2, [pc, #164]	; (8001348 <MX_FREERTOS_Init+0x148>)
 80012a4:	6013      	str	r3, [r2, #0]

  /* creation of controlTask */
  controlTaskHandle = osThreadNew(ControlTask, NULL, &controlTask_attributes);
 80012a6:	4a29      	ldr	r2, [pc, #164]	; (800134c <MX_FREERTOS_Init+0x14c>)
 80012a8:	2100      	movs	r1, #0
 80012aa:	4829      	ldr	r0, [pc, #164]	; (8001350 <MX_FREERTOS_Init+0x150>)
 80012ac:	f004 fe19 	bl	8005ee2 <osThreadNew>
 80012b0:	4603      	mov	r3, r0
 80012b2:	4a28      	ldr	r2, [pc, #160]	; (8001354 <MX_FREERTOS_Init+0x154>)
 80012b4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  const osThreadAttr_t canRxAttr = {
 80012b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012ba:	2224      	movs	r2, #36	; 0x24
 80012bc:	2100      	movs	r1, #0
 80012be:	4618      	mov	r0, r3
 80012c0:	f008 fa1d 	bl	80096fe <memset>
 80012c4:	4b24      	ldr	r3, [pc, #144]	; (8001358 <MX_FREERTOS_Init+0x158>)
 80012c6:	627b      	str	r3, [r7, #36]	; 0x24
 80012c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80012ce:	2328      	movs	r3, #40	; 0x28
 80012d0:	63fb      	str	r3, [r7, #60]	; 0x3c
      .name = "can_rx",
      .priority = (osPriority_t)osPriorityHigh,
      .stack_size = 1024 * 4
  };

  const osThreadAttr_t canTxAttr = {
 80012d2:	463b      	mov	r3, r7
 80012d4:	2224      	movs	r2, #36	; 0x24
 80012d6:	2100      	movs	r1, #0
 80012d8:	4618      	mov	r0, r3
 80012da:	f008 fa10 	bl	80096fe <memset>
 80012de:	4b1f      	ldr	r3, [pc, #124]	; (800135c <MX_FREERTOS_Init+0x15c>)
 80012e0:	603b      	str	r3, [r7, #0]
 80012e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012e6:	617b      	str	r3, [r7, #20]
 80012e8:	2318      	movs	r3, #24
 80012ea:	61bb      	str	r3, [r7, #24]
      .name = "can_tx",
      .priority = (osPriority_t)osPriorityNormal,
      .stack_size = 1024 * 4
  };

  (void)osThreadNew(CanRxTask, NULL, &canRxAttr);
 80012ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f0:	461a      	mov	r2, r3
 80012f2:	2100      	movs	r1, #0
 80012f4:	481a      	ldr	r0, [pc, #104]	; (8001360 <MX_FREERTOS_Init+0x160>)
 80012f6:	f004 fdf4 	bl	8005ee2 <osThreadNew>
  (void)osThreadNew(CanTxTask, NULL, &canTxAttr);
 80012fa:	463b      	mov	r3, r7
 80012fc:	461a      	mov	r2, r3
 80012fe:	2100      	movs	r1, #0
 8001300:	4818      	ldr	r0, [pc, #96]	; (8001364 <MX_FREERTOS_Init+0x164>)
 8001302:	f004 fdee 	bl	8005ee2 <osThreadNew>

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001306:	bf00      	nop
 8001308:	3748      	adds	r7, #72	; 0x48
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	0800e1cc 	.word	0x0800e1cc
 8001314:	20000228 	.word	0x20000228
 8001318:	0800e1e4 	.word	0x0800e1e4
 800131c:	2000022c 	.word	0x2000022c
 8001320:	0800e1fc 	.word	0x0800e1fc
 8001324:	20000230 	.word	0x20000230
 8001328:	20000234 	.word	0x20000234
 800132c:	20000244 	.word	0x20000244
 8001330:	20000238 	.word	0x20000238
 8001334:	2000023c 	.word	0x2000023c
 8001338:	20000240 	.word	0x20000240
 800133c:	20000248 	.word	0x20000248
 8001340:	0800e184 	.word	0x0800e184
 8001344:	08001369 	.word	0x08001369
 8001348:	2000024c 	.word	0x2000024c
 800134c:	0800e1a8 	.word	0x0800e1a8
 8001350:	080013ad 	.word	0x080013ad
 8001354:	20000250 	.word	0x20000250
 8001358:	0800e028 	.word	0x0800e028
 800135c:	0800e030 	.word	0x0800e030
 8001360:	08001875 	.word	0x08001875
 8001364:	08001a19 	.word	0x08001a19

08001368 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  (void)argument;

  printf("Default task start\r\n");
 8001370:	480a      	ldr	r0, [pc, #40]	; (800139c <StartDefaultTask+0x34>)
 8001372:	f009 f961 	bl	800a638 <puts>

  /* SPI   RX IT     . */
  if (SpiCtrl_StartRxIT(&hspi1) != HAL_OK) {
 8001376:	480a      	ldr	r0, [pc, #40]	; (80013a0 <StartDefaultTask+0x38>)
 8001378:	f000 fd48 	bl	8001e0c <SpiCtrl_StartRxIT>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <StartDefaultTask+0x22>
    printf("SPI RX start FAIL\r\n");
 8001382:	4808      	ldr	r0, [pc, #32]	; (80013a4 <StartDefaultTask+0x3c>)
 8001384:	f009 f958 	bl	800a638 <puts>
 8001388:	e002      	b.n	8001390 <StartDefaultTask+0x28>
  } else {
    printf("SPI RX start OK\r\n");
 800138a:	4807      	ldr	r0, [pc, #28]	; (80013a8 <StartDefaultTask+0x40>)
 800138c:	f009 f954 	bl	800a638 <puts>
  }

  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 8001390:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001394:	f004 fe37 	bl	8006006 <osDelay>
 8001398:	e7fa      	b.n	8001390 <StartDefaultTask+0x28>
 800139a:	bf00      	nop
 800139c:	0800e038 	.word	0x0800e038
 80013a0:	20000268 	.word	0x20000268
 80013a4:	0800e04c 	.word	0x0800e04c
 80013a8:	0800e060 	.word	0x0800e060

080013ac <ControlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ControlTask */
void ControlTask(void *argument)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b09e      	sub	sp, #120	; 0x78
 80013b0:	af02      	add	r7, sp, #8
 80013b2:	6078      	str	r0, [r7, #4]
   * - AUTO humidity threshold    
   * - ON/OFF  override
   */
  (void)argument;

  printf("Control task start\r\n");
 80013b4:	48ca      	ldr	r0, [pc, #808]	; (80016e0 <ControlTask+0x334>)
 80013b6:	f009 f93f 	bl	800a638 <puts>

  /* ===== AUTO threshold (    ) ===== */
  const float hum_on_30 = 30.0f;
 80013ba:	4bca      	ldr	r3, [pc, #808]	; (80016e4 <ControlTask+0x338>)
 80013bc:	657b      	str	r3, [r7, #84]	; 0x54
  const float hum_on_35 = 35.0f;
 80013be:	4bca      	ldr	r3, [pc, #808]	; (80016e8 <ControlTask+0x33c>)
 80013c0:	653b      	str	r3, [r7, #80]	; 0x50
  const float hum_on_40 = 40.0f;
 80013c2:	4bca      	ldr	r3, [pc, #808]	; (80016ec <ControlTask+0x340>)
 80013c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  const float hysteresis = 0.5f;
 80013c6:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80013ca:	64bb      	str	r3, [r7, #72]	; 0x48

  /* HIGH AUTO ():  35  ON */
  const float high_on = 35.0f;
 80013cc:	4bc6      	ldr	r3, [pc, #792]	; (80016e8 <ControlTask+0x33c>)
 80013ce:	647b      	str	r3, [r7, #68]	; 0x44
  const float high_hys = 0.5f;
 80013d0:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80013d4:	643b      	str	r3, [r7, #64]	; 0x40

  CtrlMode_t wiperMode = CTRL_MODE_AUTO;
 80013d6:	2300      	movs	r3, #0
 80013d8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  CtrlMode_t highMode  = CTRL_MODE_AUTO;
 80013dc:	2300      	movs	r3, #0
 80013de:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

  uint32_t lastSensorTick = 0U;
 80013e2:	2300      	movs	r3, #0
 80013e4:	66bb      	str	r3, [r7, #104]	; 0x68
  float lastHumidity = 0.0f;
 80013e6:	f04f 0300 	mov.w	r3, #0
 80013ea:	667b      	str	r3, [r7, #100]	; 0x64

  /* AUTO   */
  uint8_t autoSpeedLevel = SERVO_SPEED_STOP;
 80013ec:	2300      	movs	r3, #0
 80013ee:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
  uint8_t autoHighOn = 0U;
 80013f2:	2300      	movs	r3, #0
 80013f4:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
  bool autoSpeedValid = false;
 80013f8:	2300      	movs	r3, #0
 80013fa:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
  bool autoHighValid = false;
 80013fe:	2300      	movs	r3, #0
 8001400:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60

  /*  (  ) */
  uint8_t lastSentSpeedLevel = 0xFFU;
 8001404:	23ff      	movs	r3, #255	; 0xff
 8001406:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  uint8_t lastSentHighOn = 0xFFU;
 800140a:	23ff      	movs	r3, #255	; 0xff
 800140c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  /* Infinite loop */
  for(;;)
  {
	/* 1) SPI  override   */
	SpiControlMessage_t spiMsg;
	while (osMessageQueueGet(g_qSpiCtrl, &spiMsg, NULL, 0U) == osOK)
 8001410:	e03b      	b.n	800148a <ControlTask+0xde>
	{
	  CtrlMode_t newWiper = sanitize_mode(spiMsg.wiper_mode, wiperMode);
 8001412:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001416:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 800141a:	4611      	mov	r1, r2
 800141c:	4618      	mov	r0, r3
 800141e:	f000 fa06 	bl	800182e <sanitize_mode>
 8001422:	4603      	mov	r3, r0
 8001424:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	  CtrlMode_t newHigh  = sanitize_mode(spiMsg.high_mode,  highMode);
 8001428:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800142c:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
 8001430:	4611      	mov	r1, r2
 8001432:	4618      	mov	r0, r3
 8001434:	f000 f9fb 	bl	800182e <sanitize_mode>
 8001438:	4603      	mov	r3, r0
 800143a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

	  if (newWiper != wiperMode) {
 800143e:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001442:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001446:	429a      	cmp	r2, r3
 8001448:	d00c      	beq.n	8001464 <ControlTask+0xb8>
		wiperMode = newWiper;
 800144a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800144e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		autoSpeedValid = false;
 8001452:	2300      	movs	r3, #0
 8001454:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
		printf("SPI: WIPER mode=%u\r\n", (unsigned)wiperMode);
 8001458:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800145c:	4619      	mov	r1, r3
 800145e:	48a4      	ldr	r0, [pc, #656]	; (80016f0 <ControlTask+0x344>)
 8001460:	f009 f864 	bl	800a52c <iprintf>
	  }

	  if (newHigh != highMode) {
 8001464:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8001468:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800146c:	429a      	cmp	r2, r3
 800146e:	d00c      	beq.n	800148a <ControlTask+0xde>
		highMode = newHigh;
 8001470:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001474:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
		autoHighValid = false;
 8001478:	2300      	movs	r3, #0
 800147a:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
		printf("SPI: HIGH  mode=%u\r\n", (unsigned)highMode);
 800147e:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8001482:	4619      	mov	r1, r3
 8001484:	489b      	ldr	r0, [pc, #620]	; (80016f4 <ControlTask+0x348>)
 8001486:	f009 f851 	bl	800a52c <iprintf>
	while (osMessageQueueGet(g_qSpiCtrl, &spiMsg, NULL, 0U) == osOK)
 800148a:	4b9b      	ldr	r3, [pc, #620]	; (80016f8 <ControlTask+0x34c>)
 800148c:	6818      	ldr	r0, [r3, #0]
 800148e:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001492:	2300      	movs	r3, #0
 8001494:	2200      	movs	r2, #0
 8001496:	f004 ff8f 	bl	80063b8 <osMessageQueueGet>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d0b8      	beq.n	8001412 <ControlTask+0x66>
	  }
	}

	/* 2)   ( 100ms  ) */
	SensorSample_t sample;
	if (osMessageQueueGet(g_qSensor, &sample, NULL, 100U) == osOK)
 80014a0:	4b96      	ldr	r3, [pc, #600]	; (80016fc <ControlTask+0x350>)
 80014a2:	6818      	ldr	r0, [r3, #0]
 80014a4:	f107 0118 	add.w	r1, r7, #24
 80014a8:	2364      	movs	r3, #100	; 0x64
 80014aa:	2200      	movs	r2, #0
 80014ac:	f004 ff84 	bl	80063b8 <osMessageQueueGet>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	f040 80e6 	bne.w	8001684 <ControlTask+0x2d8>
	{
	  lastSensorTick = sample.tick_ms;
 80014b8:	6a3b      	ldr	r3, [r7, #32]
 80014ba:	66bb      	str	r3, [r7, #104]	; 0x68
	  lastHumidity = sample.humidity;
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	667b      	str	r3, [r7, #100]	; 0x64

	  /* WIPER AUTO  */
	  if (wiperMode == CTRL_MODE_AUTO)
 80014c0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	f040 809f 	bne.w	8001608 <ControlTask+0x25c>
	  {
		if (!autoSpeedValid)
 80014ca:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 80014ce:	f083 0301 	eor.w	r3, r3, #1
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d02d      	beq.n	8001534 <ControlTask+0x188>
		{
		  if (lastHumidity >= hum_on_40) {
 80014d8:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 80014dc:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80014e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e8:	db03      	blt.n	80014f2 <ControlTask+0x146>
			autoSpeedLevel = SERVO_SPEED_FAST;
 80014ea:	2303      	movs	r3, #3
 80014ec:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 80014f0:	e01c      	b.n	800152c <ControlTask+0x180>
		  } else if (lastHumidity >= hum_on_35) {
 80014f2:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 80014f6:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80014fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001502:	db03      	blt.n	800150c <ControlTask+0x160>
			autoSpeedLevel = SERVO_SPEED_NORMAL;
 8001504:	2302      	movs	r3, #2
 8001506:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 800150a:	e00f      	b.n	800152c <ControlTask+0x180>
		  } else if (lastHumidity >= hum_on_30) {
 800150c:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8001510:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001514:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800151c:	db03      	blt.n	8001526 <ControlTask+0x17a>
			autoSpeedLevel = SERVO_SPEED_SLOW;
 800151e:	2301      	movs	r3, #1
 8001520:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 8001524:	e002      	b.n	800152c <ControlTask+0x180>
		  } else {
			autoSpeedLevel = SERVO_SPEED_STOP;
 8001526:	2300      	movs	r3, #0
 8001528:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
		  }
		  autoSpeedValid = true;
 800152c:	2301      	movs	r3, #1
 800152e:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
 8001532:	e069      	b.n	8001608 <ControlTask+0x25c>
		}
		else
		{
		  if (lastHumidity >= hum_on_40) {
 8001534:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8001538:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800153c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001544:	db03      	blt.n	800154e <ControlTask+0x1a2>
			autoSpeedLevel = SERVO_SPEED_FAST;
 8001546:	2303      	movs	r3, #3
 8001548:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 800154c:	e020      	b.n	8001590 <ControlTask+0x1e4>
		  } else if (lastHumidity >= hum_on_35) {
 800154e:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8001552:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001556:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800155a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800155e:	db07      	blt.n	8001570 <ControlTask+0x1c4>
			if (autoSpeedLevel < SERVO_SPEED_NORMAL) {
 8001560:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001564:	2b01      	cmp	r3, #1
 8001566:	d813      	bhi.n	8001590 <ControlTask+0x1e4>
			  autoSpeedLevel = SERVO_SPEED_NORMAL;
 8001568:	2302      	movs	r3, #2
 800156a:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 800156e:	e00f      	b.n	8001590 <ControlTask+0x1e4>
			}
		  } else if (lastHumidity >= hum_on_30) {
 8001570:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8001574:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001578:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800157c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001580:	db06      	blt.n	8001590 <ControlTask+0x1e4>
			if (autoSpeedLevel < SERVO_SPEED_SLOW) {
 8001582:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001586:	2b00      	cmp	r3, #0
 8001588:	d102      	bne.n	8001590 <ControlTask+0x1e4>
			  autoSpeedLevel = SERVO_SPEED_SLOW;
 800158a:	2301      	movs	r3, #1
 800158c:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
			}
		  }

		  if (autoSpeedLevel == SERVO_SPEED_FAST && lastHumidity < (hum_on_40 - hysteresis)) {
 8001590:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001594:	2b03      	cmp	r3, #3
 8001596:	d10f      	bne.n	80015b8 <ControlTask+0x20c>
 8001598:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800159c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80015a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015a4:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 80015a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b0:	d502      	bpl.n	80015b8 <ControlTask+0x20c>
			autoSpeedLevel = SERVO_SPEED_NORMAL;
 80015b2:	2302      	movs	r3, #2
 80015b4:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
		  }
		  if (autoSpeedLevel == SERVO_SPEED_NORMAL && lastHumidity < (hum_on_35 - hysteresis)) {
 80015b8:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d10f      	bne.n	80015e0 <ControlTask+0x234>
 80015c0:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80015c4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80015c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015cc:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 80015d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d8:	d502      	bpl.n	80015e0 <ControlTask+0x234>
			autoSpeedLevel = SERVO_SPEED_SLOW;
 80015da:	2301      	movs	r3, #1
 80015dc:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
		  }
		  if (autoSpeedLevel == SERVO_SPEED_SLOW && lastHumidity < (hum_on_30 - hysteresis)) {
 80015e0:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d10f      	bne.n	8001608 <ControlTask+0x25c>
 80015e8:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80015ec:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80015f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015f4:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 80015f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001600:	d502      	bpl.n	8001608 <ControlTask+0x25c>
			autoSpeedLevel = SERVO_SPEED_STOP;
 8001602:	2300      	movs	r3, #0
 8001604:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
		  }
		}
	  }

	  /* HIGH AUTO  */
	  if (highMode == CTRL_MODE_AUTO)
 8001608:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800160c:	2b00      	cmp	r3, #0
 800160e:	d139      	bne.n	8001684 <ControlTask+0x2d8>
	  {
		if (!autoHighValid)
 8001610:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8001614:	f083 0301 	eor.w	r3, r3, #1
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d011      	beq.n	8001642 <ControlTask+0x296>
		{
		  autoHighOn = (lastHumidity >= high_on) ? 1U : 0U;
 800161e:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8001622:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001626:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800162a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800162e:	db01      	blt.n	8001634 <ControlTask+0x288>
 8001630:	2301      	movs	r3, #1
 8001632:	e000      	b.n	8001636 <ControlTask+0x28a>
 8001634:	2300      	movs	r3, #0
 8001636:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
		  autoHighValid = true;
 800163a:	2301      	movs	r3, #1
 800163c:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
 8001640:	e020      	b.n	8001684 <ControlTask+0x2d8>
		}
		else
		{
		  if (autoHighOn == 0U) {
 8001642:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 8001646:	2b00      	cmp	r3, #0
 8001648:	d10c      	bne.n	8001664 <ControlTask+0x2b8>
			if (lastHumidity >= high_on) {
 800164a:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 800164e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001652:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800165a:	db13      	blt.n	8001684 <ControlTask+0x2d8>
			  autoHighOn = 1U;
 800165c:	2301      	movs	r3, #1
 800165e:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
 8001662:	e00f      	b.n	8001684 <ControlTask+0x2d8>
			}
		  } else {
			if (lastHumidity < (high_on - high_hys)) {
 8001664:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001668:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800166c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001670:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8001674:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800167c:	d502      	bpl.n	8001684 <ControlTask+0x2d8>
			  autoHighOn = 0U;
 800167e:	2300      	movs	r3, #0
 8001680:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
		}
	  }
	}

	/* 3)  stale (AUTO ) */
	uint32_t now = (uint32_t)osKernelGetTickCount();
 8001684:	f004 fc18 	bl	8005eb8 <osKernelGetTickCount>
 8001688:	63f8      	str	r0, [r7, #60]	; 0x3c
	bool sensorStale = true;
 800168a:	2301      	movs	r3, #1
 800168c:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

	if (lastSensorTick != 0U) {
 8001690:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001692:	2b00      	cmp	r3, #0
 8001694:	d00b      	beq.n	80016ae <ControlTask+0x302>
	  uint32_t age = now - lastSensorTick;
 8001696:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001698:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	63bb      	str	r3, [r7, #56]	; 0x38
	  if (age <= SENSOR_STALE_MS) {
 800169e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d802      	bhi.n	80016ae <ControlTask+0x302>
		sensorStale = false;
 80016a8:	2300      	movs	r3, #0
 80016aa:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	  }
	}

	/* 4)   (override ) */
	uint8_t targetSpeedLevel = lastSentSpeedLevel;
 80016ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80016b2:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	uint8_t targetHighOn = lastSentHighOn;
 80016b6:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80016ba:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

	if (wiperMode == CTRL_MODE_OFF) {
 80016be:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d103      	bne.n	80016ce <ControlTask+0x322>
	  targetSpeedLevel = SERVO_SPEED_STOP;
 80016c6:	2300      	movs	r3, #0
 80016c8:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 80016cc:	e028      	b.n	8001720 <ControlTask+0x374>
	} else if (wiperMode == CTRL_MODE_ON) {
 80016ce:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d114      	bne.n	8001700 <ControlTask+0x354>
	  targetSpeedLevel = SERVO_SPEED_NORMAL;
 80016d6:	2302      	movs	r3, #2
 80016d8:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 80016dc:	e020      	b.n	8001720 <ControlTask+0x374>
 80016de:	bf00      	nop
 80016e0:	0800e074 	.word	0x0800e074
 80016e4:	41f00000 	.word	0x41f00000
 80016e8:	420c0000 	.word	0x420c0000
 80016ec:	42200000 	.word	0x42200000
 80016f0:	0800e088 	.word	0x0800e088
 80016f4:	0800e0a0 	.word	0x0800e0a0
 80016f8:	20000244 	.word	0x20000244
 80016fc:	20000238 	.word	0x20000238
	} else {
	  if (sensorStale) {
 8001700:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001704:	2b00      	cmp	r3, #0
 8001706:	d003      	beq.n	8001710 <ControlTask+0x364>
		targetSpeedLevel = SERVO_SPEED_STOP;
 8001708:	2300      	movs	r3, #0
 800170a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 800170e:	e007      	b.n	8001720 <ControlTask+0x374>
	  } else {
		targetSpeedLevel = clamp_speed_level(autoSpeedLevel);
 8001710:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001714:	4618      	mov	r0, r3
 8001716:	f000 f879 	bl	800180c <clamp_speed_level>
 800171a:	4603      	mov	r3, r0
 800171c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	  }
	}

	if (highMode == CTRL_MODE_OFF) {
 8001720:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8001724:	2b02      	cmp	r3, #2
 8001726:	d103      	bne.n	8001730 <ControlTask+0x384>
	  targetHighOn = 0U;
 8001728:	2300      	movs	r3, #0
 800172a:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 800172e:	e019      	b.n	8001764 <ControlTask+0x3b8>
	} else if (highMode == CTRL_MODE_ON) {
 8001730:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8001734:	2b01      	cmp	r3, #1
 8001736:	d103      	bne.n	8001740 <ControlTask+0x394>
	  targetHighOn = 1U;
 8001738:	2301      	movs	r3, #1
 800173a:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 800173e:	e011      	b.n	8001764 <ControlTask+0x3b8>
	} else {
	  if (sensorStale) {
 8001740:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001744:	2b00      	cmp	r3, #0
 8001746:	d003      	beq.n	8001750 <ControlTask+0x3a4>
		targetHighOn = 0U;
 8001748:	2300      	movs	r3, #0
 800174a:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 800174e:	e009      	b.n	8001764 <ControlTask+0x3b8>
	  } else {
		targetHighOn = autoHighValid ? autoHighOn : 0U;
 8001750:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8001754:	2b00      	cmp	r3, #0
 8001756:	d002      	beq.n	800175e <ControlTask+0x3b2>
 8001758:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 800175c:	e000      	b.n	8001760 <ControlTask+0x3b4>
 800175e:	2300      	movs	r3, #0
 8001760:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
	  }
	}

	/* 5)      */
	if (targetSpeedLevel != lastSentSpeedLevel)
 8001764:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8001768:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800176c:	429a      	cmp	r2, r3
 800176e:	d01e      	beq.n	80017ae <ControlTask+0x402>
	{
	  lastSentSpeedLevel = targetSpeedLevel;
 8001770:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001774:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	  ServoCommand_t cmd;
	  cmd.speed_level = targetSpeedLevel;
 8001778:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800177c:	743b      	strb	r3, [r7, #16]
	  cmd.tick_ms = now;
 800177e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001780:	617b      	str	r3, [r7, #20]

	  (void)osMessageQueuePut(g_qServoCmd, &cmd, 0U, 0U);
 8001782:	4b1e      	ldr	r3, [pc, #120]	; (80017fc <ControlTask+0x450>)
 8001784:	6818      	ldr	r0, [r3, #0]
 8001786:	f107 0110 	add.w	r1, r7, #16
 800178a:	2300      	movs	r3, #0
 800178c:	2200      	movs	r2, #0
 800178e:	f004 fdb3 	bl	80062f8 <osMessageQueuePut>
	  printf("WIPER: H=%.1f mode=%u -> speed=%u\r\n",
 8001792:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001794:	f7fe fee8 	bl	8000568 <__aeabi_f2d>
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	f897 106f 	ldrb.w	r1, [r7, #111]	; 0x6f
 80017a0:	f897 005c 	ldrb.w	r0, [r7, #92]	; 0x5c
 80017a4:	9001      	str	r0, [sp, #4]
 80017a6:	9100      	str	r1, [sp, #0]
 80017a8:	4815      	ldr	r0, [pc, #84]	; (8001800 <ControlTask+0x454>)
 80017aa:	f008 febf 	bl	800a52c <iprintf>
			 (double)lastHumidity,
			 (unsigned)wiperMode,
			 (unsigned)targetSpeedLevel);
	}

	if (targetHighOn != lastSentHighOn)
 80017ae:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
 80017b2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80017b6:	429a      	cmp	r2, r3
 80017b8:	f43f ae2a 	beq.w	8001410 <ControlTask+0x64>
	{
	  lastSentHighOn = targetHighOn;
 80017bc:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 80017c0:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e

	  HighCommand_t cmd;
	  cmd.on = targetHighOn;
 80017c4:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 80017c8:	723b      	strb	r3, [r7, #8]
	  cmd.tick_ms = now;
 80017ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017cc:	60fb      	str	r3, [r7, #12]

	  (void)osMessageQueuePut(g_qHighCmd, &cmd, 0U, 0U);
 80017ce:	4b0d      	ldr	r3, [pc, #52]	; (8001804 <ControlTask+0x458>)
 80017d0:	6818      	ldr	r0, [r3, #0]
 80017d2:	f107 0108 	add.w	r1, r7, #8
 80017d6:	2300      	movs	r3, #0
 80017d8:	2200      	movs	r2, #0
 80017da:	f004 fd8d 	bl	80062f8 <osMessageQueuePut>
	  printf("HIGH : H=%.1f mode=%u -> on=%u\r\n",
 80017de:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80017e0:	f7fe fec2 	bl	8000568 <__aeabi_f2d>
 80017e4:	4602      	mov	r2, r0
 80017e6:	460b      	mov	r3, r1
 80017e8:	f897 106e 	ldrb.w	r1, [r7, #110]	; 0x6e
 80017ec:	f897 005b 	ldrb.w	r0, [r7, #91]	; 0x5b
 80017f0:	9001      	str	r0, [sp, #4]
 80017f2:	9100      	str	r1, [sp, #0]
 80017f4:	4804      	ldr	r0, [pc, #16]	; (8001808 <ControlTask+0x45c>)
 80017f6:	f008 fe99 	bl	800a52c <iprintf>
  {
 80017fa:	e609      	b.n	8001410 <ControlTask+0x64>
 80017fc:	2000023c 	.word	0x2000023c
 8001800:	0800e0b8 	.word	0x0800e0b8
 8001804:	20000240 	.word	0x20000240
 8001808:	0800e0dc 	.word	0x0800e0dc

0800180c <clamp_speed_level>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
static uint8_t clamp_speed_level(uint8_t level)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	4603      	mov	r3, r0
 8001814:	71fb      	strb	r3, [r7, #7]
  if (level > SERVO_SPEED_FAST) {
 8001816:	79fb      	ldrb	r3, [r7, #7]
 8001818:	2b03      	cmp	r3, #3
 800181a:	d901      	bls.n	8001820 <clamp_speed_level+0x14>
    return SERVO_SPEED_FAST;
 800181c:	2303      	movs	r3, #3
 800181e:	e000      	b.n	8001822 <clamp_speed_level+0x16>
  }
  return level;
 8001820:	79fb      	ldrb	r3, [r7, #7]
}
 8001822:	4618      	mov	r0, r3
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr

0800182e <sanitize_mode>:

static CtrlMode_t sanitize_mode(uint8_t rawMode, CtrlMode_t current)
{
 800182e:	b480      	push	{r7}
 8001830:	b083      	sub	sp, #12
 8001832:	af00      	add	r7, sp, #0
 8001834:	4603      	mov	r3, r0
 8001836:	460a      	mov	r2, r1
 8001838:	71fb      	strb	r3, [r7, #7]
 800183a:	4613      	mov	r3, r2
 800183c:	71bb      	strb	r3, [r7, #6]
  if (rawMode == SPI_MODE_NOCHANGE) {
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	2bff      	cmp	r3, #255	; 0xff
 8001842:	d101      	bne.n	8001848 <sanitize_mode+0x1a>
    return current;
 8001844:	79bb      	ldrb	r3, [r7, #6]
 8001846:	e00f      	b.n	8001868 <sanitize_mode+0x3a>
  }

  if (rawMode == (uint8_t)CTRL_MODE_AUTO) {
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d101      	bne.n	8001852 <sanitize_mode+0x24>
    return CTRL_MODE_AUTO;
 800184e:	2300      	movs	r3, #0
 8001850:	e00a      	b.n	8001868 <sanitize_mode+0x3a>
  }

  if (rawMode == (uint8_t)CTRL_MODE_ON) {
 8001852:	79fb      	ldrb	r3, [r7, #7]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d101      	bne.n	800185c <sanitize_mode+0x2e>
    return CTRL_MODE_ON;
 8001858:	2301      	movs	r3, #1
 800185a:	e005      	b.n	8001868 <sanitize_mode+0x3a>
  }

  if (rawMode == (uint8_t)CTRL_MODE_OFF) {
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	2b02      	cmp	r3, #2
 8001860:	d101      	bne.n	8001866 <sanitize_mode+0x38>
    return CTRL_MODE_OFF;
 8001862:	2302      	movs	r3, #2
 8001864:	e000      	b.n	8001868 <sanitize_mode+0x3a>
  }

  return current;
 8001866:	79bb      	ldrb	r3, [r7, #6]
}
 8001868:	4618      	mov	r0, r3
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <CanRxTask>:

/* ===== CAN RX Task ===== */
static void CanRxTask(void *argument)
{
 8001874:	b590      	push	{r4, r7, lr}
 8001876:	b08d      	sub	sp, #52	; 0x34
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  (void)argument;

  printf("CAN RX task start\r\n");
 800187c:	4829      	ldr	r0, [pc, #164]	; (8001924 <CanRxTask+0xb0>)
 800187e:	f008 fedb 	bl	800a638 <puts>

  if (SensorControl_CAN_Start(&hcan1) != HAL_OK) {
 8001882:	4829      	ldr	r0, [pc, #164]	; (8001928 <CanRxTask+0xb4>)
 8001884:	f000 fa08 	bl	8001c98 <SensorControl_CAN_Start>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d007      	beq.n	800189e <CanRxTask+0x2a>
    printf("CAN start failed\r\n");
 800188e:	4827      	ldr	r0, [pc, #156]	; (800192c <CanRxTask+0xb8>)
 8001890:	f008 fed2 	bl	800a638 <puts>
    for (;;) {
      osDelay(1000);
 8001894:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001898:	f004 fbb5 	bl	8006006 <osDelay>
 800189c:	e7fa      	b.n	8001894 <CanRxTask+0x20>
    }
  }

  (void)osEventFlagsSet(g_evSys, EV_CAN_READY);
 800189e:	4b24      	ldr	r3, [pc, #144]	; (8001930 <CanRxTask+0xbc>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2101      	movs	r1, #1
 80018a4:	4618      	mov	r0, r3
 80018a6:	f004 fc09 	bl	80060bc <osEventFlagsSet>

  for (;;)
  {
    CanRawFrame_t frame;
    osStatus_t st = osMessageQueueGet(g_qCanRx, &frame, NULL, osWaitForever);
 80018aa:	4b22      	ldr	r3, [pc, #136]	; (8001934 <CanRxTask+0xc0>)
 80018ac:	6818      	ldr	r0, [r3, #0]
 80018ae:	f107 011c 	add.w	r1, r7, #28
 80018b2:	f04f 33ff 	mov.w	r3, #4294967295
 80018b6:	2200      	movs	r2, #0
 80018b8:	f004 fd7e 	bl	80063b8 <osMessageQueueGet>
 80018bc:	62f8      	str	r0, [r7, #44]	; 0x2c
    if (st != osOK) {
 80018be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d129      	bne.n	8001918 <CanRxTask+0xa4>
      continue;
    }

    if (frame.std_id != CAN_ID_SENSOR_DHT) {
 80018c4:	8bbb      	ldrh	r3, [r7, #28]
 80018c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018ca:	d127      	bne.n	800191c <CanRxTask+0xa8>
      continue;
    }

    float humidity = 0.0f;
 80018cc:	f04f 0300 	mov.w	r3, #0
 80018d0:	61bb      	str	r3, [r7, #24]
    float temperature = 0.0f;
 80018d2:	f04f 0300 	mov.w	r3, #0
 80018d6:	617b      	str	r3, [r7, #20]

    int ok = protocol_parse_dht_x10(frame.data, frame.dlc, &humidity, &temperature);
 80018d8:	7fb9      	ldrb	r1, [r7, #30]
 80018da:	f107 0414 	add.w	r4, r7, #20
 80018de:	f107 0218 	add.w	r2, r7, #24
 80018e2:	f107 031c 	add.w	r3, r7, #28
 80018e6:	1cd8      	adds	r0, r3, #3
 80018e8:	4623      	mov	r3, r4
 80018ea:	f7ff fc41 	bl	8001170 <protocol_parse_dht_x10>
 80018ee:	62b8      	str	r0, [r7, #40]	; 0x28
    if (ok == 0) {
 80018f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d014      	beq.n	8001920 <CanRxTask+0xac>
      continue;
    }

    SensorSample_t sample;
    sample.humidity = humidity;
 80018f6:	69bb      	ldr	r3, [r7, #24]
 80018f8:	60bb      	str	r3, [r7, #8]
    sample.temperature = temperature;
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	60fb      	str	r3, [r7, #12]
    sample.tick_ms = (uint32_t)osKernelGetTickCount();
 80018fe:	f004 fadb 	bl	8005eb8 <osKernelGetTickCount>
 8001902:	4603      	mov	r3, r0
 8001904:	613b      	str	r3, [r7, #16]

    (void)osMessageQueuePut(g_qSensor, &sample, 0U, 0U);
 8001906:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <CanRxTask+0xc4>)
 8001908:	6818      	ldr	r0, [r3, #0]
 800190a:	f107 0108 	add.w	r1, r7, #8
 800190e:	2300      	movs	r3, #0
 8001910:	2200      	movs	r2, #0
 8001912:	f004 fcf1 	bl	80062f8 <osMessageQueuePut>
 8001916:	e7c8      	b.n	80018aa <CanRxTask+0x36>
      continue;
 8001918:	bf00      	nop
 800191a:	e7c6      	b.n	80018aa <CanRxTask+0x36>
      continue;
 800191c:	bf00      	nop
 800191e:	e7c4      	b.n	80018aa <CanRxTask+0x36>
      continue;
 8001920:	bf00      	nop
  {
 8001922:	e7c2      	b.n	80018aa <CanRxTask+0x36>
 8001924:	0800e100 	.word	0x0800e100
 8001928:	20000200 	.word	0x20000200
 800192c:	0800e114 	.word	0x0800e114
 8001930:	20000248 	.word	0x20000248
 8001934:	20000234 	.word	0x20000234
 8001938:	20000238 	.word	0x20000238

0800193c <can_send_servo_speed>:



/* ===== CAN TX helpers ===== */
static HAL_StatusTypeDef can_send_servo_speed(uint8_t speedLevel)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08c      	sub	sp, #48	; 0x30
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	71fb      	strb	r3, [r7, #7]
  CAN_TxHeaderTypeDef txHeader;
  uint8_t txData[8];
  uint32_t mailbox = 0U;
 8001946:	2300      	movs	r3, #0
 8001948:	60fb      	str	r3, [r7, #12]

  memset(&txHeader, 0, sizeof(txHeader));
 800194a:	f107 0318 	add.w	r3, r7, #24
 800194e:	2218      	movs	r2, #24
 8001950:	2100      	movs	r1, #0
 8001952:	4618      	mov	r0, r3
 8001954:	f007 fed3 	bl	80096fe <memset>
  memset(txData, 0, sizeof(txData));
 8001958:	f107 0310 	add.w	r3, r7, #16
 800195c:	2208      	movs	r2, #8
 800195e:	2100      	movs	r1, #0
 8001960:	4618      	mov	r0, r3
 8001962:	f007 fecc 	bl	80096fe <memset>

  txHeader.StdId = CAN_ID_CMD_SERVO;
 8001966:	f44f 7300 	mov.w	r3, #512	; 0x200
 800196a:	61bb      	str	r3, [r7, #24]
  txHeader.IDE = CAN_ID_STD;
 800196c:	2300      	movs	r3, #0
 800196e:	623b      	str	r3, [r7, #32]
  txHeader.RTR = CAN_RTR_DATA;
 8001970:	2300      	movs	r3, #0
 8001972:	627b      	str	r3, [r7, #36]	; 0x24
  txHeader.DLC = 2;
 8001974:	2302      	movs	r3, #2
 8001976:	62bb      	str	r3, [r7, #40]	; 0x28

  txData[0] = SERVO_CMD_SET_ANGLE;
 8001978:	2301      	movs	r3, #1
 800197a:	743b      	strb	r3, [r7, #16]
  txData[1] = clamp_speed_level(speedLevel);
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff ff44 	bl	800180c <clamp_speed_level>
 8001984:	4603      	mov	r3, r0
 8001986:	747b      	strb	r3, [r7, #17]

  return HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, &mailbox);
 8001988:	f107 030c 	add.w	r3, r7, #12
 800198c:	f107 0210 	add.w	r2, r7, #16
 8001990:	f107 0118 	add.w	r1, r7, #24
 8001994:	4803      	ldr	r0, [pc, #12]	; (80019a4 <can_send_servo_speed+0x68>)
 8001996:	f000 fffb 	bl	8002990 <HAL_CAN_AddTxMessage>
 800199a:	4603      	mov	r3, r0
}
 800199c:	4618      	mov	r0, r3
 800199e:	3730      	adds	r7, #48	; 0x30
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	20000200 	.word	0x20000200

080019a8 <can_send_high_on>:

static HAL_StatusTypeDef can_send_high_on(uint8_t on)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b08c      	sub	sp, #48	; 0x30
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	4603      	mov	r3, r0
 80019b0:	71fb      	strb	r3, [r7, #7]
  CAN_TxHeaderTypeDef txHeader;
  uint8_t txData[8];
  uint32_t mailbox = 0U;
 80019b2:	2300      	movs	r3, #0
 80019b4:	60fb      	str	r3, [r7, #12]

  memset(&txHeader, 0, sizeof(txHeader));
 80019b6:	f107 0318 	add.w	r3, r7, #24
 80019ba:	2218      	movs	r2, #24
 80019bc:	2100      	movs	r1, #0
 80019be:	4618      	mov	r0, r3
 80019c0:	f007 fe9d 	bl	80096fe <memset>
  memset(txData, 0, sizeof(txData));
 80019c4:	f107 0310 	add.w	r3, r7, #16
 80019c8:	2208      	movs	r2, #8
 80019ca:	2100      	movs	r1, #0
 80019cc:	4618      	mov	r0, r3
 80019ce:	f007 fe96 	bl	80096fe <memset>

  txHeader.StdId = CAN_ID_CMD_HIGH;
 80019d2:	f44f 7304 	mov.w	r3, #528	; 0x210
 80019d6:	61bb      	str	r3, [r7, #24]
  txHeader.IDE = CAN_ID_STD;
 80019d8:	2300      	movs	r3, #0
 80019da:	623b      	str	r3, [r7, #32]
  txHeader.RTR = CAN_RTR_DATA;
 80019dc:	2300      	movs	r3, #0
 80019de:	627b      	str	r3, [r7, #36]	; 0x24
  txHeader.DLC = 2;
 80019e0:	2302      	movs	r3, #2
 80019e2:	62bb      	str	r3, [r7, #40]	; 0x28

  txData[0] = HIGH_CMD_SET_STATE;
 80019e4:	2310      	movs	r3, #16
 80019e6:	743b      	strb	r3, [r7, #16]
  txData[1] = (on != 0U) ? 1U : 0U;
 80019e8:	79fb      	ldrb	r3, [r7, #7]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <can_send_high_on+0x4a>
 80019ee:	2301      	movs	r3, #1
 80019f0:	e000      	b.n	80019f4 <can_send_high_on+0x4c>
 80019f2:	2300      	movs	r3, #0
 80019f4:	747b      	strb	r3, [r7, #17]

  return HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, &mailbox);
 80019f6:	f107 030c 	add.w	r3, r7, #12
 80019fa:	f107 0210 	add.w	r2, r7, #16
 80019fe:	f107 0118 	add.w	r1, r7, #24
 8001a02:	4804      	ldr	r0, [pc, #16]	; (8001a14 <can_send_high_on+0x6c>)
 8001a04:	f000 ffc4 	bl	8002990 <HAL_CAN_AddTxMessage>
 8001a08:	4603      	mov	r3, r0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3730      	adds	r7, #48	; 0x30
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000200 	.word	0x20000200

08001a18 <CanTxTask>:

/* ===== CAN TX Task ===== */
static void CanTxTask(void *argument)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  (void)argument;

  printf("CAN TX task start\r\n");
 8001a20:	481b      	ldr	r0, [pc, #108]	; (8001a90 <CanTxTask+0x78>)
 8001a22:	f008 fe09 	bl	800a638 <puts>
  (void)osEventFlagsWait(g_evSys, EV_CAN_READY, osFlagsWaitAny, osWaitForever);
 8001a26:	4b1b      	ldr	r3, [pc, #108]	; (8001a94 <CanTxTask+0x7c>)
 8001a28:	6818      	ldr	r0, [r3, #0]
 8001a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2e:	2200      	movs	r2, #0
 8001a30:	2101      	movs	r1, #1
 8001a32:	f004 fb87 	bl	8006144 <osEventFlagsWait>

  for (;;)
  {
    ServoCommand_t servoCmd;
    if (osMessageQueueGet(g_qServoCmd, &servoCmd, NULL, 20U) == osOK)
 8001a36:	4b18      	ldr	r3, [pc, #96]	; (8001a98 <CanTxTask+0x80>)
 8001a38:	6818      	ldr	r0, [r3, #0]
 8001a3a:	f107 0110 	add.w	r1, r7, #16
 8001a3e:	2314      	movs	r3, #20
 8001a40:	2200      	movs	r2, #0
 8001a42:	f004 fcb9 	bl	80063b8 <osMessageQueueGet>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d114      	bne.n	8001a76 <CanTxTask+0x5e>
    {
      if (can_send_servo_speed(servoCmd.speed_level) != HAL_OK) {
 8001a4c:	7c3b      	ldrb	r3, [r7, #16]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff ff74 	bl	800193c <can_send_servo_speed>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d00d      	beq.n	8001a76 <CanTxTask+0x5e>
        printf("CAN TX servo FAIL\r\n");
 8001a5a:	4810      	ldr	r0, [pc, #64]	; (8001a9c <CanTxTask+0x84>)
 8001a5c:	f008 fdec 	bl	800a638 <puts>
      }
    }

    HighCommand_t highCmd;
    while (osMessageQueueGet(g_qHighCmd, &highCmd, NULL, 0U) == osOK)
 8001a60:	e009      	b.n	8001a76 <CanTxTask+0x5e>
    {
      if (can_send_high_on(highCmd.on) != HAL_OK) {
 8001a62:	7a3b      	ldrb	r3, [r7, #8]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff ff9f 	bl	80019a8 <can_send_high_on>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d002      	beq.n	8001a76 <CanTxTask+0x5e>
        printf("CAN TX high FAIL\r\n");
 8001a70:	480b      	ldr	r0, [pc, #44]	; (8001aa0 <CanTxTask+0x88>)
 8001a72:	f008 fde1 	bl	800a638 <puts>
    while (osMessageQueueGet(g_qHighCmd, &highCmd, NULL, 0U) == osOK)
 8001a76:	4b0b      	ldr	r3, [pc, #44]	; (8001aa4 <CanTxTask+0x8c>)
 8001a78:	6818      	ldr	r0, [r3, #0]
 8001a7a:	f107 0108 	add.w	r1, r7, #8
 8001a7e:	2300      	movs	r3, #0
 8001a80:	2200      	movs	r2, #0
 8001a82:	f004 fc99 	bl	80063b8 <osMessageQueueGet>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0ea      	beq.n	8001a62 <CanTxTask+0x4a>
  {
 8001a8c:	e7d3      	b.n	8001a36 <CanTxTask+0x1e>
 8001a8e:	bf00      	nop
 8001a90:	0800e128 	.word	0x0800e128
 8001a94:	20000248 	.word	0x20000248
 8001a98:	2000023c 	.word	0x2000023c
 8001a9c:	0800e13c 	.word	0x0800e13c
 8001aa0:	0800e150 	.word	0x0800e150
 8001aa4:	20000240 	.word	0x20000240

08001aa8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	607b      	str	r3, [r7, #4]
 8001ab2:	4b09      	ldr	r3, [pc, #36]	; (8001ad8 <MX_GPIO_Init+0x30>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	4a08      	ldr	r2, [pc, #32]	; (8001ad8 <MX_GPIO_Init+0x30>)
 8001ab8:	f043 0301 	orr.w	r3, r3, #1
 8001abc:	6313      	str	r3, [r2, #48]	; 0x30
 8001abe:	4b06      	ldr	r3, [pc, #24]	; (8001ad8 <MX_GPIO_Init+0x30>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	607b      	str	r3, [r7, #4]
 8001ac8:	687b      	ldr	r3, [r7, #4]

}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	40023800 	.word	0x40023800

08001adc <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* printf retarget (UART1) */
int _write(int file, char *ptr, int len)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	60f8      	str	r0, [r7, #12]
 8001ae4:	60b9      	str	r1, [r7, #8]
 8001ae6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)HAL_UART_Transmit(&huart1, (uint8_t*)ptr, (uint16_t)len, 100);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	b29a      	uxth	r2, r3
 8001aec:	2364      	movs	r3, #100	; 0x64
 8001aee:	68b9      	ldr	r1, [r7, #8]
 8001af0:	4803      	ldr	r0, [pc, #12]	; (8001b00 <_write+0x24>)
 8001af2:	f003 fdde 	bl	80056b2 <HAL_UART_Transmit>
  return len;
 8001af6:	687b      	ldr	r3, [r7, #4]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3710      	adds	r7, #16
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	2000030c 	.word	0x2000030c

08001b04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b08:	f000 fce0 	bl	80024cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b0c:	f000 f814 	bl	8001b38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b10:	f7ff ffca 	bl	8001aa8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001b14:	f000 fc3e 	bl	8002394 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8001b18:	f7ff fa7e 	bl	8001018 <MX_CAN1_Init>
  MX_SPI1_Init();
 8001b1c:	f000 f98c 	bl	8001e38 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  printf("Boot\r\n");
 8001b20:	4804      	ldr	r0, [pc, #16]	; (8001b34 <main+0x30>)
 8001b22:	f008 fd89 	bl	800a638 <puts>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001b26:	f004 f97d 	bl	8005e24 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001b2a:	f7ff fb69 	bl	8001200 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001b2e:	f004 f99d 	bl	8005e6c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b32:	e7fe      	b.n	8001b32 <main+0x2e>
 8001b34:	0800e164 	.word	0x0800e164

08001b38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b094      	sub	sp, #80	; 0x50
 8001b3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b3e:	f107 0320 	add.w	r3, r7, #32
 8001b42:	2230      	movs	r2, #48	; 0x30
 8001b44:	2100      	movs	r1, #0
 8001b46:	4618      	mov	r0, r3
 8001b48:	f007 fdd9 	bl	80096fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b4c:	f107 030c 	add.w	r3, r7, #12
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
 8001b54:	605a      	str	r2, [r3, #4]
 8001b56:	609a      	str	r2, [r3, #8]
 8001b58:	60da      	str	r2, [r3, #12]
 8001b5a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	60bb      	str	r3, [r7, #8]
 8001b60:	4b23      	ldr	r3, [pc, #140]	; (8001bf0 <SystemClock_Config+0xb8>)
 8001b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b64:	4a22      	ldr	r2, [pc, #136]	; (8001bf0 <SystemClock_Config+0xb8>)
 8001b66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b6a:	6413      	str	r3, [r2, #64]	; 0x40
 8001b6c:	4b20      	ldr	r3, [pc, #128]	; (8001bf0 <SystemClock_Config+0xb8>)
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b74:	60bb      	str	r3, [r7, #8]
 8001b76:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001b78:	2300      	movs	r3, #0
 8001b7a:	607b      	str	r3, [r7, #4]
 8001b7c:	4b1d      	ldr	r3, [pc, #116]	; (8001bf4 <SystemClock_Config+0xbc>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001b84:	4a1b      	ldr	r2, [pc, #108]	; (8001bf4 <SystemClock_Config+0xbc>)
 8001b86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b8a:	6013      	str	r3, [r2, #0]
 8001b8c:	4b19      	ldr	r3, [pc, #100]	; (8001bf4 <SystemClock_Config+0xbc>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b94:	607b      	str	r3, [r7, #4]
 8001b96:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b98:	2302      	movs	r3, #2
 8001b9a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ba0:	2310      	movs	r3, #16
 8001ba2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ba8:	f107 0320 	add.w	r3, r7, #32
 8001bac:	4618      	mov	r0, r3
 8001bae:	f001 fdff 	bl	80037b0 <HAL_RCC_OscConfig>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001bb8:	f000 f830 	bl	8001c1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bbc:	230f      	movs	r3, #15
 8001bbe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001bd0:	f107 030c 	add.w	r3, r7, #12
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f002 f862 	bl	8003ca0 <HAL_RCC_ClockConfig>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001be2:	f000 f81b 	bl	8001c1c <Error_Handler>
  }
}
 8001be6:	bf00      	nop
 8001be8:	3750      	adds	r7, #80	; 0x50
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40007000 	.word	0x40007000

08001bf8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a04      	ldr	r2, [pc, #16]	; (8001c18 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d101      	bne.n	8001c0e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001c0a:	f000 fc81 	bl	8002510 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40001000 	.word	0x40001000

08001c1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c20:	b672      	cpsid	i
}
 8001c22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c24:	e7fe      	b.n	8001c24 <Error_Handler+0x8>

08001c26 <SensorControl_ConfigFilter_AcceptAll>:

static CAN_HandleTypeDef *g_canHandle = NULL;
static osMessageQueueId_t g_rxQueue = NULL;

static void SensorControl_ConfigFilter_AcceptAll(CAN_HandleTypeDef *hcan)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b08c      	sub	sp, #48	; 0x30
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
  CAN_FilterTypeDef filter;
  memset(&filter, 0, sizeof(filter));
 8001c2e:	f107 0308 	add.w	r3, r7, #8
 8001c32:	2228      	movs	r2, #40	; 0x28
 8001c34:	2100      	movs	r1, #0
 8001c36:	4618      	mov	r0, r3
 8001c38:	f007 fd61 	bl	80096fe <memset>

  filter.FilterBank = 0;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	61fb      	str	r3, [r7, #28]
  filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001c40:	2300      	movs	r3, #0
 8001c42:	623b      	str	r3, [r7, #32]
  filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8001c44:	2301      	movs	r3, #1
 8001c46:	627b      	str	r3, [r7, #36]	; 0x24

  /* Accept all standard IDs */
  filter.FilterIdHigh = 0x0000;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	60bb      	str	r3, [r7, #8]
  filter.FilterIdLow  = 0x0000;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	60fb      	str	r3, [r7, #12]
  filter.FilterMaskIdHigh = 0x0000;
 8001c50:	2300      	movs	r3, #0
 8001c52:	613b      	str	r3, [r7, #16]
  filter.FilterMaskIdLow  = 0x0000;
 8001c54:	2300      	movs	r3, #0
 8001c56:	617b      	str	r3, [r7, #20]

  filter.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	61bb      	str	r3, [r7, #24]
  filter.FilterActivation = ENABLE;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	62bb      	str	r3, [r7, #40]	; 0x28
  filter.SlaveStartFilterBank = 14;
 8001c60:	230e      	movs	r3, #14
 8001c62:	62fb      	str	r3, [r7, #44]	; 0x2c

  (void)HAL_CAN_ConfigFilter(hcan, &filter);
 8001c64:	f107 0308 	add.w	r3, r7, #8
 8001c68:	4619      	mov	r1, r3
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f000 fd6c 	bl	8002748 <HAL_CAN_ConfigFilter>
}
 8001c70:	bf00      	nop
 8001c72:	3730      	adds	r7, #48	; 0x30
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <SensorControl_SetRxQueue>:

void SensorControl_SetRxQueue(osMessageQueueId_t rxQueue)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  g_rxQueue = rxQueue;
 8001c80:	4a04      	ldr	r2, [pc, #16]	; (8001c94 <SensorControl_SetRxQueue+0x1c>)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6013      	str	r3, [r2, #0]
}
 8001c86:	bf00      	nop
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	20000258 	.word	0x20000258

08001c98 <SensorControl_CAN_Start>:

HAL_StatusTypeDef SensorControl_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  if (hcan == NULL) {
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d101      	bne.n	8001caa <SensorControl_CAN_Start+0x12>
    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e018      	b.n	8001cdc <SensorControl_CAN_Start+0x44>
  }

  g_canHandle = hcan;
 8001caa:	4a0e      	ldr	r2, [pc, #56]	; (8001ce4 <SensorControl_CAN_Start+0x4c>)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6013      	str	r3, [r2, #0]
  SensorControl_ConfigFilter_AcceptAll(hcan);
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f7ff ffb8 	bl	8001c26 <SensorControl_ConfigFilter_AcceptAll>

  if (HAL_CAN_Start(hcan) != HAL_OK) {
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f000 fe26 	bl	8002908 <HAL_CAN_Start>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <SensorControl_CAN_Start+0x2e>
    return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e00a      	b.n	8001cdc <SensorControl_CAN_Start+0x44>
  }

  if (HAL_CAN_ActivateNotification(hcan,
 8001cc6:	f648 4102 	movw	r1, #35842	; 0x8c02
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f001 f875 	bl	8002dba <HAL_CAN_ActivateNotification>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <SensorControl_CAN_Start+0x42>
      CAN_IT_RX_FIFO0_MSG_PENDING |
      CAN_IT_ERROR |
      CAN_IT_BUSOFF |
      CAN_IT_LAST_ERROR_CODE) != HAL_OK) {
    return HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	e000      	b.n	8001cdc <SensorControl_CAN_Start+0x44>
  }

  return HAL_OK;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3708      	adds	r7, #8
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20000254 	.word	0x20000254

08001ce8 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b08e      	sub	sp, #56	; 0x38
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  if (g_canHandle == NULL) {
 8001cf0:	4b25      	ldr	r3, [pc, #148]	; (8001d88 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d03d      	beq.n	8001d74 <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>
    return;
  }
  if (hcan != g_canHandle) {
 8001cf8:	4b23      	ldr	r3, [pc, #140]	; (8001d88 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d13a      	bne.n	8001d78 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>
    return;
  }
  if (g_rxQueue == NULL) {
 8001d02:	4b22      	ldr	r3, [pc, #136]	; (8001d8c <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d038      	beq.n	8001d7c <HAL_CAN_RxFifo0MsgPendingCallback+0x94>
  }

  CAN_RxHeaderTypeDef rxHeader;
  uint8_t rxData[8];

  while (HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0) > 0U)
 8001d0a:	e02b      	b.n	8001d64 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>
  {
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK) {
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	f107 021c 	add.w	r2, r7, #28
 8001d14:	2100      	movs	r1, #0
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f000 ff15 	bl	8002b46 <HAL_CAN_GetRxMessage>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d12e      	bne.n	8001d80 <HAL_CAN_RxFifo0MsgPendingCallback+0x98>
      break;
    }

    if (rxHeader.IDE != CAN_ID_STD) {
 8001d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d000      	beq.n	8001d2a <HAL_CAN_RxFifo0MsgPendingCallback+0x42>
 8001d28:	e01c      	b.n	8001d64 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>
      continue;
    }

    CanRawFrame_t frame;
    frame.std_id = (uint16_t)rxHeader.StdId;
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	813b      	strh	r3, [r7, #8]
    frame.dlc = (uint8_t)rxHeader.DLC;
 8001d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	72bb      	strb	r3, [r7, #10]

    memset(frame.data, 0, sizeof(frame.data));
 8001d36:	f107 0308 	add.w	r3, r7, #8
 8001d3a:	3303      	adds	r3, #3
 8001d3c:	2208      	movs	r2, #8
 8001d3e:	2100      	movs	r1, #0
 8001d40:	4618      	mov	r0, r3
 8001d42:	f007 fcdc 	bl	80096fe <memset>
    memcpy(frame.data, rxData, 8);
 8001d46:	f107 020b 	add.w	r2, r7, #11
 8001d4a:	f107 0314 	add.w	r3, r7, #20
 8001d4e:	cb03      	ldmia	r3!, {r0, r1}
 8001d50:	6010      	str	r0, [r2, #0]
 8001d52:	6051      	str	r1, [r2, #4]

    (void)osMessageQueuePut(g_rxQueue, &frame, 0U, 0U);
 8001d54:	4b0d      	ldr	r3, [pc, #52]	; (8001d8c <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 8001d56:	6818      	ldr	r0, [r3, #0]
 8001d58:	f107 0108 	add.w	r1, r7, #8
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	2200      	movs	r2, #0
 8001d60:	f004 faca 	bl	80062f8 <osMessageQueuePut>
  while (HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0) > 0U)
 8001d64:	2100      	movs	r1, #0
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f000 ffff 	bl	8002d6a <HAL_CAN_GetRxFifoFillLevel>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1cc      	bne.n	8001d0c <HAL_CAN_RxFifo0MsgPendingCallback+0x24>
 8001d72:	e006      	b.n	8001d82 <HAL_CAN_RxFifo0MsgPendingCallback+0x9a>
    return;
 8001d74:	bf00      	nop
 8001d76:	e004      	b.n	8001d82 <HAL_CAN_RxFifo0MsgPendingCallback+0x9a>
    return;
 8001d78:	bf00      	nop
 8001d7a:	e002      	b.n	8001d82 <HAL_CAN_RxFifo0MsgPendingCallback+0x9a>
    return;
 8001d7c:	bf00      	nop
 8001d7e:	e000      	b.n	8001d82 <HAL_CAN_RxFifo0MsgPendingCallback+0x9a>
      break;
 8001d80:	bf00      	nop
  }
}
 8001d82:	3738      	adds	r7, #56	; 0x38
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	20000254 	.word	0x20000254
 8001d8c:	20000258 	.word	0x20000258

08001d90 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  (void)hcan;
}
 8001d98:	bf00      	nop
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <spi_calc_crc_xor4>:
 */
static osMessageQueueId_t g_spiCtrlQueue = NULL;
static uint8_t g_spiRxBuf[SPI_FRAME_LEN];

static uint8_t spi_calc_crc_xor4(const uint8_t* frame)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint8_t crc = 0U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	73fb      	strb	r3, [r7, #15]
  crc ^= frame[0];
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	781a      	ldrb	r2, [r3, #0]
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
 8001db6:	4053      	eors	r3, r2
 8001db8:	73fb      	strb	r3, [r7, #15]
  crc ^= frame[1];
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	781a      	ldrb	r2, [r3, #0]
 8001dc0:	7bfb      	ldrb	r3, [r7, #15]
 8001dc2:	4053      	eors	r3, r2
 8001dc4:	73fb      	strb	r3, [r7, #15]
  crc ^= frame[2];
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	3302      	adds	r3, #2
 8001dca:	781a      	ldrb	r2, [r3, #0]
 8001dcc:	7bfb      	ldrb	r3, [r7, #15]
 8001dce:	4053      	eors	r3, r2
 8001dd0:	73fb      	strb	r3, [r7, #15]
  crc ^= frame[3];
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	3303      	adds	r3, #3
 8001dd6:	781a      	ldrb	r2, [r3, #0]
 8001dd8:	7bfb      	ldrb	r3, [r7, #15]
 8001dda:	4053      	eors	r3, r2
 8001ddc:	73fb      	strb	r3, [r7, #15]
  return crc;
 8001dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3714      	adds	r7, #20
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <SpiCtrl_SetRxQueue>:

void SpiCtrl_SetRxQueue(osMessageQueueId_t queue)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  g_spiCtrlQueue = queue;
 8001df4:	4a04      	ldr	r2, [pc, #16]	; (8001e08 <SpiCtrl_SetRxQueue+0x1c>)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6013      	str	r3, [r2, #0]
}
 8001dfa:	bf00      	nop
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	2000025c 	.word	0x2000025c

08001e0c <SpiCtrl_StartRxIT>:

HAL_StatusTypeDef SpiCtrl_StartRxIT(SPI_HandleTypeDef* hspi)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  if (hspi == NULL) {
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d101      	bne.n	8001e1e <SpiCtrl_StartRxIT+0x12>
    return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e005      	b.n	8001e2a <SpiCtrl_StartRxIT+0x1e>
  }

  return HAL_SPI_Receive_IT(hspi, g_spiRxBuf, SPI_FRAME_LEN);
 8001e1e:	2206      	movs	r2, #6
 8001e20:	4904      	ldr	r1, [pc, #16]	; (8001e34 <SpiCtrl_StartRxIT+0x28>)
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f002 f9d8 	bl	80041d8 <HAL_SPI_Receive_IT>
 8001e28:	4603      	mov	r3, r0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20000260 	.word	0x20000260

08001e38 <MX_SPI1_Init>:
/* USER CODE END 0 */

SPI_HandleTypeDef hspi1;

void MX_SPI1_Init(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 8001e3c:	4b15      	ldr	r3, [pc, #84]	; (8001e94 <MX_SPI1_Init+0x5c>)
 8001e3e:	4a16      	ldr	r2, [pc, #88]	; (8001e98 <MX_SPI1_Init+0x60>)
 8001e40:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8001e42:	4b14      	ldr	r3, [pc, #80]	; (8001e94 <MX_SPI1_Init+0x5c>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e48:	4b12      	ldr	r3, [pc, #72]	; (8001e94 <MX_SPI1_Init+0x5c>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e4e:	4b11      	ldr	r3, [pc, #68]	; (8001e94 <MX_SPI1_Init+0x5c>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e54:	4b0f      	ldr	r3, [pc, #60]	; (8001e94 <MX_SPI1_Init+0x5c>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e5a:	4b0e      	ldr	r3, [pc, #56]	; (8001e94 <MX_SPI1_Init+0x5c>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8001e60:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <MX_SPI1_Init+0x5c>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e66:	4b0b      	ldr	r3, [pc, #44]	; (8001e94 <MX_SPI1_Init+0x5c>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e6c:	4b09      	ldr	r3, [pc, #36]	; (8001e94 <MX_SPI1_Init+0x5c>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e72:	4b08      	ldr	r3, [pc, #32]	; (8001e94 <MX_SPI1_Init+0x5c>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001e78:	4b06      	ldr	r3, [pc, #24]	; (8001e94 <MX_SPI1_Init+0x5c>)
 8001e7a:	220a      	movs	r2, #10
 8001e7c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e7e:	4805      	ldr	r0, [pc, #20]	; (8001e94 <MX_SPI1_Init+0x5c>)
 8001e80:	f002 f920 	bl	80040c4 <HAL_SPI_Init>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_SPI1_Init+0x56>
  {
    Error_Handler();
 8001e8a:	f7ff fec7 	bl	8001c1c <Error_Handler>
  }
}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	20000268 	.word	0x20000268
 8001e98:	40013000 	.word	0x40013000

08001e9c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b08a      	sub	sp, #40	; 0x28
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea4:	f107 0314 	add.w	r3, r7, #20
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
 8001eb2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a1d      	ldr	r2, [pc, #116]	; (8001f30 <HAL_SPI_MspInit+0x94>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d133      	bne.n	8001f26 <HAL_SPI_MspInit+0x8a>
  {
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	613b      	str	r3, [r7, #16]
 8001ec2:	4b1c      	ldr	r3, [pc, #112]	; (8001f34 <HAL_SPI_MspInit+0x98>)
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec6:	4a1b      	ldr	r2, [pc, #108]	; (8001f34 <HAL_SPI_MspInit+0x98>)
 8001ec8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ecc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ece:	4b19      	ldr	r3, [pc, #100]	; (8001f34 <HAL_SPI_MspInit+0x98>)
 8001ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ed6:	613b      	str	r3, [r7, #16]
 8001ed8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	60fb      	str	r3, [r7, #12]
 8001ede:	4b15      	ldr	r3, [pc, #84]	; (8001f34 <HAL_SPI_MspInit+0x98>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee2:	4a14      	ldr	r2, [pc, #80]	; (8001f34 <HAL_SPI_MspInit+0x98>)
 8001ee4:	f043 0301 	orr.w	r3, r3, #1
 8001ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eea:	4b12      	ldr	r3, [pc, #72]	; (8001f34 <HAL_SPI_MspInit+0x98>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ESP32_SPI_CS_Pin|ESP32_SPI_SCK_Pin|ESP32_SPI_MISO_Pin|ESP32_SPI_MOSI_Pin;
 8001ef6:	23f0      	movs	r3, #240	; 0xf0
 8001ef8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efa:	2302      	movs	r3, #2
 8001efc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f02:	2303      	movs	r3, #3
 8001f04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f06:	2305      	movs	r3, #5
 8001f08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f0a:	f107 0314 	add.w	r3, r7, #20
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4809      	ldr	r0, [pc, #36]	; (8001f38 <HAL_SPI_MspInit+0x9c>)
 8001f12:	f001 faa1 	bl	8003458 <HAL_GPIO_Init>
    /* SPI1 interrupt Init
     * FreeRTOS  : ISR osMessageQueuePut  
     * configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY ( ) .
     *  5  .
     */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001f16:	2200      	movs	r2, #0
 8001f18:	2105      	movs	r1, #5
 8001f1a:	2023      	movs	r0, #35	; 0x23
 8001f1c:	f001 fa50 	bl	80033c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001f20:	2023      	movs	r0, #35	; 0x23
 8001f22:	f001 fa69 	bl	80033f8 <HAL_NVIC_EnableIRQ>
  }
}
 8001f26:	bf00      	nop
 8001f28:	3728      	adds	r7, #40	; 0x28
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40013000 	.word	0x40013000
 8001f34:	40023800 	.word	0x40023800
 8001f38:	40020000 	.word	0x40020000

08001f3c <HAL_SPI_RxCpltCallback>:
}

/* USER CODE BEGIN 1 */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08e      	sub	sp, #56	; 0x38
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  if (hspi == NULL) {
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d066      	beq.n	8002018 <HAL_SPI_RxCpltCallback+0xdc>
    return;
  }

  if (hspi->Instance != SPI1) {
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a3a      	ldr	r2, [pc, #232]	; (8002038 <HAL_SPI_RxCpltCallback+0xfc>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d163      	bne.n	800201c <HAL_SPI_RxCpltCallback+0xe0>
    return;
  }

  /*         + ASAP  */
  uint8_t local[SPI_FRAME_LEN];
  memcpy(local, g_spiRxBuf, SPI_FRAME_LEN);
 8001f54:	4a39      	ldr	r2, [pc, #228]	; (800203c <HAL_SPI_RxCpltCallback+0x100>)
 8001f56:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f5a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f5e:	6018      	str	r0, [r3, #0]
 8001f60:	3304      	adds	r3, #4
 8001f62:	8019      	strh	r1, [r3, #0]

  (void)HAL_SPI_Receive_IT(hspi, g_spiRxBuf, SPI_FRAME_LEN);
 8001f64:	2206      	movs	r2, #6
 8001f66:	4935      	ldr	r1, [pc, #212]	; (800203c <HAL_SPI_RxCpltCallback+0x100>)
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f002 f935 	bl	80041d8 <HAL_SPI_Receive_IT>

  if (g_spiCtrlQueue == NULL) {
 8001f6e:	4b34      	ldr	r3, [pc, #208]	; (8002040 <HAL_SPI_RxCpltCallback+0x104>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d054      	beq.n	8002020 <HAL_SPI_RxCpltCallback+0xe4>
    return;
  }

  /*   */
  if (local[0] != SPI_FRAME_SOF) {
 8001f76:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001f7a:	2ba5      	cmp	r3, #165	; 0xa5
 8001f7c:	d152      	bne.n	8002024 <HAL_SPI_RxCpltCallback+0xe8>
    return;
  }

  if (local[1] != SPI_FRAME_VER) {
 8001f7e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d150      	bne.n	8002028 <HAL_SPI_RxCpltCallback+0xec>
    return;
  }

  if (local[5] != SPI_FRAME_EOF) {
 8001f86:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001f8a:	2b5a      	cmp	r3, #90	; 0x5a
 8001f8c:	d14e      	bne.n	800202c <HAL_SPI_RxCpltCallback+0xf0>
    return;
  }

  uint8_t crc = spi_calc_crc_xor4(local);
 8001f8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7ff ff06 	bl	8001da4 <spi_calc_crc_xor4>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (crc != local[4]) {
 8001f9e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001fa2:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d142      	bne.n	8002030 <HAL_SPI_RxCpltCallback+0xf4>
    return;
  }

  SpiControlMessage_t msg;
  memset(&msg, 0, sizeof(msg));
 8001faa:	f107 0318 	add.w	r3, r7, #24
 8001fae:	2210      	movs	r2, #16
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f007 fba3 	bl	80096fe <memset>
  msg.wiper_mode = local[2];
 8001fb8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001fbc:	763b      	strb	r3, [r7, #24]
  msg.high_mode  = local[3];
 8001fbe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001fc2:	767b      	strb	r3, [r7, #25]
  msg.tick_ms    = HAL_GetTick();
 8001fc4:	f000 fab8 	bl	8002538 <HAL_GetTick>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	61fb      	str	r3, [r7, #28]
  memcpy(msg.raw, local, SPI_FRAME_LEN);
 8001fcc:	f107 0320 	add.w	r3, r7, #32
 8001fd0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001fd4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001fd8:	6018      	str	r0, [r3, #0]
 8001fda:	3304      	adds	r3, #4
 8001fdc:	8019      	strh	r1, [r3, #0]

  /*    1    */
  osStatus_t putStatus = osMessageQueuePut(g_spiCtrlQueue, &msg, 0U, 0U);
 8001fde:	4b18      	ldr	r3, [pc, #96]	; (8002040 <HAL_SPI_RxCpltCallback+0x104>)
 8001fe0:	6818      	ldr	r0, [r3, #0]
 8001fe2:	f107 0118 	add.w	r1, r7, #24
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f004 f985 	bl	80062f8 <osMessageQueuePut>
 8001fee:	6338      	str	r0, [r7, #48]	; 0x30
  if (putStatus != 0) {
 8001ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d01d      	beq.n	8002032 <HAL_SPI_RxCpltCallback+0xf6>
    SpiControlMessage_t dump;
    (void)osMessageQueueGet(g_spiCtrlQueue, &dump, NULL, 0U);
 8001ff6:	4b12      	ldr	r3, [pc, #72]	; (8002040 <HAL_SPI_RxCpltCallback+0x104>)
 8001ff8:	6818      	ldr	r0, [r3, #0]
 8001ffa:	f107 0108 	add.w	r1, r7, #8
 8001ffe:	2300      	movs	r3, #0
 8002000:	2200      	movs	r2, #0
 8002002:	f004 f9d9 	bl	80063b8 <osMessageQueueGet>
    (void)osMessageQueuePut(g_spiCtrlQueue, &msg, 0U, 0U);
 8002006:	4b0e      	ldr	r3, [pc, #56]	; (8002040 <HAL_SPI_RxCpltCallback+0x104>)
 8002008:	6818      	ldr	r0, [r3, #0]
 800200a:	f107 0118 	add.w	r1, r7, #24
 800200e:	2300      	movs	r3, #0
 8002010:	2200      	movs	r2, #0
 8002012:	f004 f971 	bl	80062f8 <osMessageQueuePut>
 8002016:	e00c      	b.n	8002032 <HAL_SPI_RxCpltCallback+0xf6>
    return;
 8002018:	bf00      	nop
 800201a:	e00a      	b.n	8002032 <HAL_SPI_RxCpltCallback+0xf6>
    return;
 800201c:	bf00      	nop
 800201e:	e008      	b.n	8002032 <HAL_SPI_RxCpltCallback+0xf6>
    return;
 8002020:	bf00      	nop
 8002022:	e006      	b.n	8002032 <HAL_SPI_RxCpltCallback+0xf6>
    return;
 8002024:	bf00      	nop
 8002026:	e004      	b.n	8002032 <HAL_SPI_RxCpltCallback+0xf6>
    return;
 8002028:	bf00      	nop
 800202a:	e002      	b.n	8002032 <HAL_SPI_RxCpltCallback+0xf6>
    return;
 800202c:	bf00      	nop
 800202e:	e000      	b.n	8002032 <HAL_SPI_RxCpltCallback+0xf6>
    return;
 8002030:	bf00      	nop
  }
}
 8002032:	3738      	adds	r7, #56	; 0x38
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40013000 	.word	0x40013000
 800203c:	20000260 	.word	0x20000260
 8002040:	2000025c 	.word	0x2000025c

08002044 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  if (hspi == NULL) {
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d00d      	beq.n	800206e <HAL_SPI_ErrorCallback+0x2a>
    return;
  }

  if (hspi->Instance != SPI1) {
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a09      	ldr	r2, [pc, #36]	; (800207c <HAL_SPI_ErrorCallback+0x38>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d10a      	bne.n	8002072 <HAL_SPI_ErrorCallback+0x2e>
    return;
  }

  /*   abort     */
  (void)HAL_SPI_Abort_IT(hspi);
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f002 f9ed 	bl	800443c <HAL_SPI_Abort_IT>
  (void)HAL_SPI_Receive_IT(hspi, g_spiRxBuf, SPI_FRAME_LEN);
 8002062:	2206      	movs	r2, #6
 8002064:	4906      	ldr	r1, [pc, #24]	; (8002080 <HAL_SPI_ErrorCallback+0x3c>)
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f002 f8b6 	bl	80041d8 <HAL_SPI_Receive_IT>
 800206c:	e002      	b.n	8002074 <HAL_SPI_ErrorCallback+0x30>
    return;
 800206e:	bf00      	nop
 8002070:	e000      	b.n	8002074 <HAL_SPI_ErrorCallback+0x30>
    return;
 8002072:	bf00      	nop
}
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40013000 	.word	0x40013000
 8002080:	20000260 	.word	0x20000260

08002084 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800208a:	2300      	movs	r3, #0
 800208c:	607b      	str	r3, [r7, #4]
 800208e:	4b12      	ldr	r3, [pc, #72]	; (80020d8 <HAL_MspInit+0x54>)
 8002090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002092:	4a11      	ldr	r2, [pc, #68]	; (80020d8 <HAL_MspInit+0x54>)
 8002094:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002098:	6453      	str	r3, [r2, #68]	; 0x44
 800209a:	4b0f      	ldr	r3, [pc, #60]	; (80020d8 <HAL_MspInit+0x54>)
 800209c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020a2:	607b      	str	r3, [r7, #4]
 80020a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020a6:	2300      	movs	r3, #0
 80020a8:	603b      	str	r3, [r7, #0]
 80020aa:	4b0b      	ldr	r3, [pc, #44]	; (80020d8 <HAL_MspInit+0x54>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ae:	4a0a      	ldr	r2, [pc, #40]	; (80020d8 <HAL_MspInit+0x54>)
 80020b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020b4:	6413      	str	r3, [r2, #64]	; 0x40
 80020b6:	4b08      	ldr	r3, [pc, #32]	; (80020d8 <HAL_MspInit+0x54>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020be:	603b      	str	r3, [r7, #0]
 80020c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80020c2:	2200      	movs	r2, #0
 80020c4:	210f      	movs	r1, #15
 80020c6:	f06f 0001 	mvn.w	r0, #1
 80020ca:	f001 f979 	bl	80033c0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020ce:	bf00      	nop
 80020d0:	3708      	adds	r7, #8
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40023800 	.word	0x40023800

080020dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08c      	sub	sp, #48	; 0x30
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80020e4:	2300      	movs	r3, #0
 80020e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80020e8:	2300      	movs	r3, #0
 80020ea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80020ec:	2200      	movs	r2, #0
 80020ee:	6879      	ldr	r1, [r7, #4]
 80020f0:	2036      	movs	r0, #54	; 0x36
 80020f2:	f001 f965 	bl	80033c0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80020f6:	2036      	movs	r0, #54	; 0x36
 80020f8:	f001 f97e 	bl	80033f8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80020fc:	2300      	movs	r3, #0
 80020fe:	60fb      	str	r3, [r7, #12]
 8002100:	4b1e      	ldr	r3, [pc, #120]	; (800217c <HAL_InitTick+0xa0>)
 8002102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002104:	4a1d      	ldr	r2, [pc, #116]	; (800217c <HAL_InitTick+0xa0>)
 8002106:	f043 0310 	orr.w	r3, r3, #16
 800210a:	6413      	str	r3, [r2, #64]	; 0x40
 800210c:	4b1b      	ldr	r3, [pc, #108]	; (800217c <HAL_InitTick+0xa0>)
 800210e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002110:	f003 0310 	and.w	r3, r3, #16
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002118:	f107 0210 	add.w	r2, r7, #16
 800211c:	f107 0314 	add.w	r3, r7, #20
 8002120:	4611      	mov	r1, r2
 8002122:	4618      	mov	r0, r3
 8002124:	f001 ff9c 	bl	8004060 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002128:	f001 ff72 	bl	8004010 <HAL_RCC_GetPCLK1Freq>
 800212c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800212e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002130:	4a13      	ldr	r2, [pc, #76]	; (8002180 <HAL_InitTick+0xa4>)
 8002132:	fba2 2303 	umull	r2, r3, r2, r3
 8002136:	0c9b      	lsrs	r3, r3, #18
 8002138:	3b01      	subs	r3, #1
 800213a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800213c:	4b11      	ldr	r3, [pc, #68]	; (8002184 <HAL_InitTick+0xa8>)
 800213e:	4a12      	ldr	r2, [pc, #72]	; (8002188 <HAL_InitTick+0xac>)
 8002140:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002142:	4b10      	ldr	r3, [pc, #64]	; (8002184 <HAL_InitTick+0xa8>)
 8002144:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002148:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800214a:	4a0e      	ldr	r2, [pc, #56]	; (8002184 <HAL_InitTick+0xa8>)
 800214c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800214e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002150:	4b0c      	ldr	r3, [pc, #48]	; (8002184 <HAL_InitTick+0xa8>)
 8002152:	2200      	movs	r2, #0
 8002154:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002156:	4b0b      	ldr	r3, [pc, #44]	; (8002184 <HAL_InitTick+0xa8>)
 8002158:	2200      	movs	r2, #0
 800215a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800215c:	4809      	ldr	r0, [pc, #36]	; (8002184 <HAL_InitTick+0xa8>)
 800215e:	f002 ffad 	bl	80050bc <HAL_TIM_Base_Init>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d104      	bne.n	8002172 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002168:	4806      	ldr	r0, [pc, #24]	; (8002184 <HAL_InitTick+0xa8>)
 800216a:	f003 f801 	bl	8005170 <HAL_TIM_Base_Start_IT>
 800216e:	4603      	mov	r3, r0
 8002170:	e000      	b.n	8002174 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
}
 8002174:	4618      	mov	r0, r3
 8002176:	3730      	adds	r7, #48	; 0x30
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	40023800 	.word	0x40023800
 8002180:	431bde83 	.word	0x431bde83
 8002184:	200002c0 	.word	0x200002c0
 8002188:	40001000 	.word	0x40001000

0800218c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002190:	e7fe      	b.n	8002190 <NMI_Handler+0x4>

08002192 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002192:	b480      	push	{r7}
 8002194:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002196:	e7fe      	b.n	8002196 <HardFault_Handler+0x4>

08002198 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800219c:	e7fe      	b.n	800219c <MemManage_Handler+0x4>

0800219e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800219e:	b480      	push	{r7}
 80021a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021a2:	e7fe      	b.n	80021a2 <BusFault_Handler+0x4>

080021a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021a8:	e7fe      	b.n	80021a8 <UsageFault_Handler+0x4>

080021aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021aa:	b480      	push	{r7}
 80021ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021ae:	bf00      	nop
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80021bc:	4802      	ldr	r0, [pc, #8]	; (80021c8 <CAN1_TX_IRQHandler+0x10>)
 80021be:	f000 fe22 	bl	8002e06 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20000200 	.word	0x20000200

080021cc <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80021d0:	4802      	ldr	r0, [pc, #8]	; (80021dc <CAN1_RX0_IRQHandler+0x10>)
 80021d2:	f000 fe18 	bl	8002e06 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000200 	.word	0x20000200

080021e0 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80021e4:	4802      	ldr	r0, [pc, #8]	; (80021f0 <CAN1_SCE_IRQHandler+0x10>)
 80021e6:	f000 fe0e 	bl	8002e06 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	20000200 	.word	0x20000200

080021f4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80021f8:	4802      	ldr	r0, [pc, #8]	; (8002204 <SPI1_IRQHandler+0x10>)
 80021fa:	f002 fa19 	bl	8004630 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	20000268 	.word	0x20000268

08002208 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800220c:	4802      	ldr	r0, [pc, #8]	; (8002218 <TIM6_DAC_IRQHandler+0x10>)
 800220e:	f003 f81f 	bl	8005250 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002212:	bf00      	nop
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	200002c0 	.word	0x200002c0

0800221c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
	return 1;
 8002220:	2301      	movs	r3, #1
}
 8002222:	4618      	mov	r0, r3
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <_kill>:

int _kill(int pid, int sig)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002236:	f007 f931 	bl	800949c <__errno>
 800223a:	4603      	mov	r3, r0
 800223c:	2216      	movs	r2, #22
 800223e:	601a      	str	r2, [r3, #0]
	return -1;
 8002240:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002244:	4618      	mov	r0, r3
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}

0800224c <_exit>:

void _exit (int status)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002254:	f04f 31ff 	mov.w	r1, #4294967295
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f7ff ffe7 	bl	800222c <_kill>
	while (1) {}		/* Make sure we hang here */
 800225e:	e7fe      	b.n	800225e <_exit+0x12>

08002260 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800226c:	2300      	movs	r3, #0
 800226e:	617b      	str	r3, [r7, #20]
 8002270:	e00a      	b.n	8002288 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002272:	f3af 8000 	nop.w
 8002276:	4601      	mov	r1, r0
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	1c5a      	adds	r2, r3, #1
 800227c:	60ba      	str	r2, [r7, #8]
 800227e:	b2ca      	uxtb	r2, r1
 8002280:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	3301      	adds	r3, #1
 8002286:	617b      	str	r3, [r7, #20]
 8002288:	697a      	ldr	r2, [r7, #20]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	429a      	cmp	r2, r3
 800228e:	dbf0      	blt.n	8002272 <_read+0x12>
	}

return len;
 8002290:	687b      	ldr	r3, [r7, #4]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3718      	adds	r7, #24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <_close>:
	}
	return len;
}

int _close(int file)
{
 800229a:	b480      	push	{r7}
 800229c:	b083      	sub	sp, #12
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
	return -1;
 80022a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b083      	sub	sp, #12
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
 80022ba:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022c2:	605a      	str	r2, [r3, #4]
	return 0;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr

080022d2 <_isatty>:

int _isatty(int file)
{
 80022d2:	b480      	push	{r7}
 80022d4:	b083      	sub	sp, #12
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
	return 1;
 80022da:	2301      	movs	r3, #1
}
 80022dc:	4618      	mov	r0, r3
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	607a      	str	r2, [r7, #4]
	return 0;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3714      	adds	r7, #20
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
	...

08002304 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b086      	sub	sp, #24
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800230c:	4a14      	ldr	r2, [pc, #80]	; (8002360 <_sbrk+0x5c>)
 800230e:	4b15      	ldr	r3, [pc, #84]	; (8002364 <_sbrk+0x60>)
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002318:	4b13      	ldr	r3, [pc, #76]	; (8002368 <_sbrk+0x64>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d102      	bne.n	8002326 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002320:	4b11      	ldr	r3, [pc, #68]	; (8002368 <_sbrk+0x64>)
 8002322:	4a12      	ldr	r2, [pc, #72]	; (800236c <_sbrk+0x68>)
 8002324:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002326:	4b10      	ldr	r3, [pc, #64]	; (8002368 <_sbrk+0x64>)
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4413      	add	r3, r2
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	429a      	cmp	r2, r3
 8002332:	d207      	bcs.n	8002344 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002334:	f007 f8b2 	bl	800949c <__errno>
 8002338:	4603      	mov	r3, r0
 800233a:	220c      	movs	r2, #12
 800233c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800233e:	f04f 33ff 	mov.w	r3, #4294967295
 8002342:	e009      	b.n	8002358 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002344:	4b08      	ldr	r3, [pc, #32]	; (8002368 <_sbrk+0x64>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800234a:	4b07      	ldr	r3, [pc, #28]	; (8002368 <_sbrk+0x64>)
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4413      	add	r3, r2
 8002352:	4a05      	ldr	r2, [pc, #20]	; (8002368 <_sbrk+0x64>)
 8002354:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002356:	68fb      	ldr	r3, [r7, #12]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3718      	adds	r7, #24
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	20030000 	.word	0x20030000
 8002364:	00000400 	.word	0x00000400
 8002368:	20000308 	.word	0x20000308
 800236c:	20005178 	.word	0x20005178

08002370 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002374:	4b06      	ldr	r3, [pc, #24]	; (8002390 <SystemInit+0x20>)
 8002376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800237a:	4a05      	ldr	r2, [pc, #20]	; (8002390 <SystemInit+0x20>)
 800237c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002380:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002384:	bf00      	nop
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	e000ed00 	.word	0xe000ed00

08002394 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002398:	4b11      	ldr	r3, [pc, #68]	; (80023e0 <MX_USART1_UART_Init+0x4c>)
 800239a:	4a12      	ldr	r2, [pc, #72]	; (80023e4 <MX_USART1_UART_Init+0x50>)
 800239c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800239e:	4b10      	ldr	r3, [pc, #64]	; (80023e0 <MX_USART1_UART_Init+0x4c>)
 80023a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80023a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023a6:	4b0e      	ldr	r3, [pc, #56]	; (80023e0 <MX_USART1_UART_Init+0x4c>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023ac:	4b0c      	ldr	r3, [pc, #48]	; (80023e0 <MX_USART1_UART_Init+0x4c>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80023b2:	4b0b      	ldr	r3, [pc, #44]	; (80023e0 <MX_USART1_UART_Init+0x4c>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023b8:	4b09      	ldr	r3, [pc, #36]	; (80023e0 <MX_USART1_UART_Init+0x4c>)
 80023ba:	220c      	movs	r2, #12
 80023bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023be:	4b08      	ldr	r3, [pc, #32]	; (80023e0 <MX_USART1_UART_Init+0x4c>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80023c4:	4b06      	ldr	r3, [pc, #24]	; (80023e0 <MX_USART1_UART_Init+0x4c>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80023ca:	4805      	ldr	r0, [pc, #20]	; (80023e0 <MX_USART1_UART_Init+0x4c>)
 80023cc:	f003 f924 	bl	8005618 <HAL_UART_Init>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80023d6:	f7ff fc21 	bl	8001c1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80023da:	bf00      	nop
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	2000030c 	.word	0x2000030c
 80023e4:	40011000 	.word	0x40011000

080023e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b08a      	sub	sp, #40	; 0x28
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f0:	f107 0314 	add.w	r3, r7, #20
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	605a      	str	r2, [r3, #4]
 80023fa:	609a      	str	r2, [r3, #8]
 80023fc:	60da      	str	r2, [r3, #12]
 80023fe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a19      	ldr	r2, [pc, #100]	; (800246c <HAL_UART_MspInit+0x84>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d12c      	bne.n	8002464 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	613b      	str	r3, [r7, #16]
 800240e:	4b18      	ldr	r3, [pc, #96]	; (8002470 <HAL_UART_MspInit+0x88>)
 8002410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002412:	4a17      	ldr	r2, [pc, #92]	; (8002470 <HAL_UART_MspInit+0x88>)
 8002414:	f043 0310 	orr.w	r3, r3, #16
 8002418:	6453      	str	r3, [r2, #68]	; 0x44
 800241a:	4b15      	ldr	r3, [pc, #84]	; (8002470 <HAL_UART_MspInit+0x88>)
 800241c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800241e:	f003 0310 	and.w	r3, r3, #16
 8002422:	613b      	str	r3, [r7, #16]
 8002424:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	60fb      	str	r3, [r7, #12]
 800242a:	4b11      	ldr	r3, [pc, #68]	; (8002470 <HAL_UART_MspInit+0x88>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242e:	4a10      	ldr	r2, [pc, #64]	; (8002470 <HAL_UART_MspInit+0x88>)
 8002430:	f043 0301 	orr.w	r3, r3, #1
 8002434:	6313      	str	r3, [r2, #48]	; 0x30
 8002436:	4b0e      	ldr	r3, [pc, #56]	; (8002470 <HAL_UART_MspInit+0x88>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002442:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002446:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002448:	2302      	movs	r3, #2
 800244a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244c:	2300      	movs	r3, #0
 800244e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002450:	2303      	movs	r3, #3
 8002452:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002454:	2307      	movs	r3, #7
 8002456:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002458:	f107 0314 	add.w	r3, r7, #20
 800245c:	4619      	mov	r1, r3
 800245e:	4805      	ldr	r0, [pc, #20]	; (8002474 <HAL_UART_MspInit+0x8c>)
 8002460:	f000 fffa 	bl	8003458 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002464:	bf00      	nop
 8002466:	3728      	adds	r7, #40	; 0x28
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	40011000 	.word	0x40011000
 8002470:	40023800 	.word	0x40023800
 8002474:	40020000 	.word	0x40020000

08002478 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002478:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024b0 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800247c:	480d      	ldr	r0, [pc, #52]	; (80024b4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800247e:	490e      	ldr	r1, [pc, #56]	; (80024b8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002480:	4a0e      	ldr	r2, [pc, #56]	; (80024bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002482:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002484:	e002      	b.n	800248c <LoopCopyDataInit>

08002486 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002486:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002488:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800248a:	3304      	adds	r3, #4

0800248c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800248c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800248e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002490:	d3f9      	bcc.n	8002486 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002492:	4a0b      	ldr	r2, [pc, #44]	; (80024c0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002494:	4c0b      	ldr	r4, [pc, #44]	; (80024c4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002496:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002498:	e001      	b.n	800249e <LoopFillZerobss>

0800249a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800249a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800249c:	3204      	adds	r2, #4

0800249e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800249e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024a0:	d3fb      	bcc.n	800249a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024a2:	f7ff ff65 	bl	8002370 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024a6:	f007 f8f5 	bl	8009694 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024aa:	f7ff fb2b 	bl	8001b04 <main>
  bx  lr    
 80024ae:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80024b0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80024b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024b8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80024bc:	0800e6e4 	.word	0x0800e6e4
  ldr r2, =_sbss
 80024c0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80024c4:	20005174 	.word	0x20005174

080024c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024c8:	e7fe      	b.n	80024c8 <ADC_IRQHandler>
	...

080024cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024d0:	4b0e      	ldr	r3, [pc, #56]	; (800250c <HAL_Init+0x40>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a0d      	ldr	r2, [pc, #52]	; (800250c <HAL_Init+0x40>)
 80024d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024dc:	4b0b      	ldr	r3, [pc, #44]	; (800250c <HAL_Init+0x40>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a0a      	ldr	r2, [pc, #40]	; (800250c <HAL_Init+0x40>)
 80024e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024e8:	4b08      	ldr	r3, [pc, #32]	; (800250c <HAL_Init+0x40>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a07      	ldr	r2, [pc, #28]	; (800250c <HAL_Init+0x40>)
 80024ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024f4:	2003      	movs	r0, #3
 80024f6:	f000 ff58 	bl	80033aa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024fa:	200f      	movs	r0, #15
 80024fc:	f7ff fdee 	bl	80020dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002500:	f7ff fdc0 	bl	8002084 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002504:	2300      	movs	r3, #0
}
 8002506:	4618      	mov	r0, r3
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40023c00 	.word	0x40023c00

08002510 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002514:	4b06      	ldr	r3, [pc, #24]	; (8002530 <HAL_IncTick+0x20>)
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	461a      	mov	r2, r3
 800251a:	4b06      	ldr	r3, [pc, #24]	; (8002534 <HAL_IncTick+0x24>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4413      	add	r3, r2
 8002520:	4a04      	ldr	r2, [pc, #16]	; (8002534 <HAL_IncTick+0x24>)
 8002522:	6013      	str	r3, [r2, #0]
}
 8002524:	bf00      	nop
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	20000008 	.word	0x20000008
 8002534:	20000350 	.word	0x20000350

08002538 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  return uwTick;
 800253c:	4b03      	ldr	r3, [pc, #12]	; (800254c <HAL_GetTick+0x14>)
 800253e:	681b      	ldr	r3, [r3, #0]
}
 8002540:	4618      	mov	r0, r3
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	20000350 	.word	0x20000350

08002550 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d101      	bne.n	8002562 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e0ed      	b.n	800273e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b00      	cmp	r3, #0
 800256c:	d102      	bne.n	8002574 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f7fe fd88 	bl	8001084 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f042 0201 	orr.w	r2, r2, #1
 8002582:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002584:	f7ff ffd8 	bl	8002538 <HAL_GetTick>
 8002588:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800258a:	e012      	b.n	80025b2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800258c:	f7ff ffd4 	bl	8002538 <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b0a      	cmp	r3, #10
 8002598:	d90b      	bls.n	80025b2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800259e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2205      	movs	r2, #5
 80025aa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e0c5      	b.n	800273e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f003 0301 	and.w	r3, r3, #1
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d0e5      	beq.n	800258c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f022 0202 	bic.w	r2, r2, #2
 80025ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025d0:	f7ff ffb2 	bl	8002538 <HAL_GetTick>
 80025d4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80025d6:	e012      	b.n	80025fe <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80025d8:	f7ff ffae 	bl	8002538 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b0a      	cmp	r3, #10
 80025e4:	d90b      	bls.n	80025fe <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2205      	movs	r2, #5
 80025f6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e09f      	b.n	800273e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f003 0302 	and.w	r3, r3, #2
 8002608:	2b00      	cmp	r3, #0
 800260a:	d1e5      	bne.n	80025d8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	7e1b      	ldrb	r3, [r3, #24]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d108      	bne.n	8002626 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	e007      	b.n	8002636 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002634:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	7e5b      	ldrb	r3, [r3, #25]
 800263a:	2b01      	cmp	r3, #1
 800263c:	d108      	bne.n	8002650 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	e007      	b.n	8002660 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800265e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	7e9b      	ldrb	r3, [r3, #26]
 8002664:	2b01      	cmp	r3, #1
 8002666:	d108      	bne.n	800267a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f042 0220 	orr.w	r2, r2, #32
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	e007      	b.n	800268a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f022 0220 	bic.w	r2, r2, #32
 8002688:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	7edb      	ldrb	r3, [r3, #27]
 800268e:	2b01      	cmp	r3, #1
 8002690:	d108      	bne.n	80026a4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f022 0210 	bic.w	r2, r2, #16
 80026a0:	601a      	str	r2, [r3, #0]
 80026a2:	e007      	b.n	80026b4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f042 0210 	orr.w	r2, r2, #16
 80026b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	7f1b      	ldrb	r3, [r3, #28]
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d108      	bne.n	80026ce <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f042 0208 	orr.w	r2, r2, #8
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	e007      	b.n	80026de <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f022 0208 	bic.w	r2, r2, #8
 80026dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	7f5b      	ldrb	r3, [r3, #29]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d108      	bne.n	80026f8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f042 0204 	orr.w	r2, r2, #4
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	e007      	b.n	8002708 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f022 0204 	bic.w	r2, r2, #4
 8002706:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689a      	ldr	r2, [r3, #8]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	431a      	orrs	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	431a      	orrs	r2, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	695b      	ldr	r3, [r3, #20]
 800271c:	ea42 0103 	orr.w	r1, r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	1e5a      	subs	r2, r3, #1
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	430a      	orrs	r2, r1
 800272c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3710      	adds	r7, #16
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
	...

08002748 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002748:	b480      	push	{r7}
 800274a:	b087      	sub	sp, #28
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800275e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002760:	7cfb      	ldrb	r3, [r7, #19]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d003      	beq.n	800276e <HAL_CAN_ConfigFilter+0x26>
 8002766:	7cfb      	ldrb	r3, [r7, #19]
 8002768:	2b02      	cmp	r3, #2
 800276a:	f040 80be 	bne.w	80028ea <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800276e:	4b65      	ldr	r3, [pc, #404]	; (8002904 <HAL_CAN_ConfigFilter+0x1bc>)
 8002770:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002778:	f043 0201 	orr.w	r2, r3, #1
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002788:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800279c:	021b      	lsls	r3, r3, #8
 800279e:	431a      	orrs	r2, r3
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	695b      	ldr	r3, [r3, #20]
 80027aa:	f003 031f 	and.w	r3, r3, #31
 80027ae:	2201      	movs	r2, #1
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	43db      	mvns	r3, r3
 80027c0:	401a      	ands	r2, r3
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	69db      	ldr	r3, [r3, #28]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d123      	bne.n	8002818 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	43db      	mvns	r3, r3
 80027da:	401a      	ands	r2, r3
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80027ee:	683a      	ldr	r2, [r7, #0]
 80027f0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80027f2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	3248      	adds	r2, #72	; 0x48
 80027f8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800280c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800280e:	6979      	ldr	r1, [r7, #20]
 8002810:	3348      	adds	r3, #72	; 0x48
 8002812:	00db      	lsls	r3, r3, #3
 8002814:	440b      	add	r3, r1
 8002816:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	69db      	ldr	r3, [r3, #28]
 800281c:	2b01      	cmp	r3, #1
 800281e:	d122      	bne.n	8002866 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	431a      	orrs	r2, r3
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800283c:	683a      	ldr	r2, [r7, #0]
 800283e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002840:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	3248      	adds	r2, #72	; 0x48
 8002846:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800285a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800285c:	6979      	ldr	r1, [r7, #20]
 800285e:	3348      	adds	r3, #72	; 0x48
 8002860:	00db      	lsls	r3, r3, #3
 8002862:	440b      	add	r3, r1
 8002864:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	699b      	ldr	r3, [r3, #24]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d109      	bne.n	8002882 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	43db      	mvns	r3, r3
 8002878:	401a      	ands	r2, r3
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002880:	e007      	b.n	8002892 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	431a      	orrs	r2, r3
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d109      	bne.n	80028ae <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	43db      	mvns	r3, r3
 80028a4:	401a      	ands	r2, r3
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80028ac:	e007      	b.n	80028be <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	431a      	orrs	r2, r3
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	6a1b      	ldr	r3, [r3, #32]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d107      	bne.n	80028d6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	431a      	orrs	r2, r3
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80028dc:	f023 0201 	bic.w	r2, r3, #1
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80028e6:	2300      	movs	r3, #0
 80028e8:	e006      	b.n	80028f8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ee:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
  }
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	371c      	adds	r7, #28
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr
 8002904:	40006400 	.word	0x40006400

08002908 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002916:	b2db      	uxtb	r3, r3
 8002918:	2b01      	cmp	r3, #1
 800291a:	d12e      	bne.n	800297a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2202      	movs	r2, #2
 8002920:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 0201 	bic.w	r2, r2, #1
 8002932:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002934:	f7ff fe00 	bl	8002538 <HAL_GetTick>
 8002938:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800293a:	e012      	b.n	8002962 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800293c:	f7ff fdfc 	bl	8002538 <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b0a      	cmp	r3, #10
 8002948:	d90b      	bls.n	8002962 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2205      	movs	r2, #5
 800295a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e012      	b.n	8002988 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f003 0301 	and.w	r3, r3, #1
 800296c:	2b00      	cmp	r3, #0
 800296e:	d1e5      	bne.n	800293c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002976:	2300      	movs	r3, #0
 8002978:	e006      	b.n	8002988 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
  }
}
 8002988:	4618      	mov	r0, r3
 800298a:	3710      	adds	r7, #16
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002990:	b480      	push	{r7}
 8002992:	b089      	sub	sp, #36	; 0x24
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
 800299c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029a4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80029ae:	7ffb      	ldrb	r3, [r7, #31]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d003      	beq.n	80029bc <HAL_CAN_AddTxMessage+0x2c>
 80029b4:	7ffb      	ldrb	r3, [r7, #31]
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	f040 80b8 	bne.w	8002b2c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10a      	bne.n	80029dc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d105      	bne.n	80029dc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f000 80a0 	beq.w	8002b1c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	0e1b      	lsrs	r3, r3, #24
 80029e0:	f003 0303 	and.w	r3, r3, #3
 80029e4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d907      	bls.n	80029fc <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e09e      	b.n	8002b3a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80029fc:	2201      	movs	r2, #1
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	409a      	lsls	r2, r3
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d10d      	bne.n	8002a2a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002a18:	68f9      	ldr	r1, [r7, #12]
 8002a1a:	6809      	ldr	r1, [r1, #0]
 8002a1c:	431a      	orrs	r2, r3
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	3318      	adds	r3, #24
 8002a22:	011b      	lsls	r3, r3, #4
 8002a24:	440b      	add	r3, r1
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	e00f      	b.n	8002a4a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002a34:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002a3a:	68f9      	ldr	r1, [r7, #12]
 8002a3c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002a3e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	3318      	adds	r3, #24
 8002a44:	011b      	lsls	r3, r3, #4
 8002a46:	440b      	add	r3, r1
 8002a48:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	6819      	ldr	r1, [r3, #0]
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	691a      	ldr	r2, [r3, #16]
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	3318      	adds	r3, #24
 8002a56:	011b      	lsls	r3, r3, #4
 8002a58:	440b      	add	r3, r1
 8002a5a:	3304      	adds	r3, #4
 8002a5c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	7d1b      	ldrb	r3, [r3, #20]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d111      	bne.n	8002a8a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	3318      	adds	r3, #24
 8002a6e:	011b      	lsls	r3, r3, #4
 8002a70:	4413      	add	r3, r2
 8002a72:	3304      	adds	r3, #4
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	6811      	ldr	r1, [r2, #0]
 8002a7a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	3318      	adds	r3, #24
 8002a82:	011b      	lsls	r3, r3, #4
 8002a84:	440b      	add	r3, r1
 8002a86:	3304      	adds	r3, #4
 8002a88:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	3307      	adds	r3, #7
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	061a      	lsls	r2, r3, #24
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	3306      	adds	r3, #6
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	041b      	lsls	r3, r3, #16
 8002a9a:	431a      	orrs	r2, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	3305      	adds	r3, #5
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	021b      	lsls	r3, r3, #8
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	3204      	adds	r2, #4
 8002aaa:	7812      	ldrb	r2, [r2, #0]
 8002aac:	4610      	mov	r0, r2
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	6811      	ldr	r1, [r2, #0]
 8002ab2:	ea43 0200 	orr.w	r2, r3, r0
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	011b      	lsls	r3, r3, #4
 8002aba:	440b      	add	r3, r1
 8002abc:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002ac0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	3303      	adds	r3, #3
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	061a      	lsls	r2, r3, #24
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	3302      	adds	r3, #2
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	041b      	lsls	r3, r3, #16
 8002ad2:	431a      	orrs	r2, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	021b      	lsls	r3, r3, #8
 8002adc:	4313      	orrs	r3, r2
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	7812      	ldrb	r2, [r2, #0]
 8002ae2:	4610      	mov	r0, r2
 8002ae4:	68fa      	ldr	r2, [r7, #12]
 8002ae6:	6811      	ldr	r1, [r2, #0]
 8002ae8:	ea43 0200 	orr.w	r2, r3, r0
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	011b      	lsls	r3, r3, #4
 8002af0:	440b      	add	r3, r1
 8002af2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002af6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	3318      	adds	r3, #24
 8002b00:	011b      	lsls	r3, r3, #4
 8002b02:	4413      	add	r3, r2
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	68fa      	ldr	r2, [r7, #12]
 8002b08:	6811      	ldr	r1, [r2, #0]
 8002b0a:	f043 0201 	orr.w	r2, r3, #1
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	3318      	adds	r3, #24
 8002b12:	011b      	lsls	r3, r3, #4
 8002b14:	440b      	add	r3, r1
 8002b16:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	e00e      	b.n	8002b3a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b20:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e006      	b.n	8002b3a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b30:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
  }
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3724      	adds	r7, #36	; 0x24
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr

08002b46 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002b46:	b480      	push	{r7}
 8002b48:	b087      	sub	sp, #28
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	60f8      	str	r0, [r7, #12]
 8002b4e:	60b9      	str	r1, [r7, #8]
 8002b50:	607a      	str	r2, [r7, #4]
 8002b52:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b5a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002b5c:	7dfb      	ldrb	r3, [r7, #23]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d003      	beq.n	8002b6a <HAL_CAN_GetRxMessage+0x24>
 8002b62:	7dfb      	ldrb	r3, [r7, #23]
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	f040 80f3 	bne.w	8002d50 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d10e      	bne.n	8002b8e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	f003 0303 	and.w	r3, r3, #3
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d116      	bne.n	8002bac <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b82:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e0e7      	b.n	8002d5e <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	691b      	ldr	r3, [r3, #16]
 8002b94:	f003 0303 	and.w	r3, r3, #3
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d107      	bne.n	8002bac <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e0d8      	b.n	8002d5e <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	331b      	adds	r3, #27
 8002bb4:	011b      	lsls	r3, r3, #4
 8002bb6:	4413      	add	r3, r2
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0204 	and.w	r2, r3, #4
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d10c      	bne.n	8002be4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	331b      	adds	r3, #27
 8002bd2:	011b      	lsls	r3, r3, #4
 8002bd4:	4413      	add	r3, r2
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	0d5b      	lsrs	r3, r3, #21
 8002bda:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	601a      	str	r2, [r3, #0]
 8002be2:	e00b      	b.n	8002bfc <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	331b      	adds	r3, #27
 8002bec:	011b      	lsls	r3, r3, #4
 8002bee:	4413      	add	r3, r2
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	08db      	lsrs	r3, r3, #3
 8002bf4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	331b      	adds	r3, #27
 8002c04:	011b      	lsls	r3, r3, #4
 8002c06:	4413      	add	r3, r2
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0202 	and.w	r2, r3, #2
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	331b      	adds	r3, #27
 8002c1a:	011b      	lsls	r3, r3, #4
 8002c1c:	4413      	add	r3, r2
 8002c1e:	3304      	adds	r3, #4
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 020f 	and.w	r2, r3, #15
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	331b      	adds	r3, #27
 8002c32:	011b      	lsls	r3, r3, #4
 8002c34:	4413      	add	r3, r2
 8002c36:	3304      	adds	r3, #4
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	0a1b      	lsrs	r3, r3, #8
 8002c3c:	b2da      	uxtb	r2, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	331b      	adds	r3, #27
 8002c4a:	011b      	lsls	r3, r3, #4
 8002c4c:	4413      	add	r3, r2
 8002c4e:	3304      	adds	r3, #4
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	0c1b      	lsrs	r3, r3, #16
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	011b      	lsls	r3, r3, #4
 8002c62:	4413      	add	r3, r2
 8002c64:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	b2da      	uxtb	r2, r3
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	011b      	lsls	r3, r3, #4
 8002c78:	4413      	add	r3, r2
 8002c7a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	0a1a      	lsrs	r2, r3, #8
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	3301      	adds	r3, #1
 8002c86:	b2d2      	uxtb	r2, r2
 8002c88:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	011b      	lsls	r3, r3, #4
 8002c92:	4413      	add	r3, r2
 8002c94:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	0c1a      	lsrs	r2, r3, #16
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	3302      	adds	r3, #2
 8002ca0:	b2d2      	uxtb	r2, r2
 8002ca2:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	4413      	add	r3, r2
 8002cae:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	0e1a      	lsrs	r2, r3, #24
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	3303      	adds	r3, #3
 8002cba:	b2d2      	uxtb	r2, r2
 8002cbc:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	011b      	lsls	r3, r3, #4
 8002cc6:	4413      	add	r3, r2
 8002cc8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	3304      	adds	r3, #4
 8002cd2:	b2d2      	uxtb	r2, r2
 8002cd4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	011b      	lsls	r3, r3, #4
 8002cde:	4413      	add	r3, r2
 8002ce0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	0a1a      	lsrs	r2, r3, #8
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	3305      	adds	r3, #5
 8002cec:	b2d2      	uxtb	r2, r2
 8002cee:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	011b      	lsls	r3, r3, #4
 8002cf8:	4413      	add	r3, r2
 8002cfa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	0c1a      	lsrs	r2, r3, #16
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	3306      	adds	r3, #6
 8002d06:	b2d2      	uxtb	r2, r2
 8002d08:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	011b      	lsls	r3, r3, #4
 8002d12:	4413      	add	r3, r2
 8002d14:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	0e1a      	lsrs	r2, r3, #24
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	3307      	adds	r3, #7
 8002d20:	b2d2      	uxtb	r2, r2
 8002d22:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d108      	bne.n	8002d3c <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68da      	ldr	r2, [r3, #12]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f042 0220 	orr.w	r2, r2, #32
 8002d38:	60da      	str	r2, [r3, #12]
 8002d3a:	e007      	b.n	8002d4c <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	691a      	ldr	r2, [r3, #16]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 0220 	orr.w	r2, r2, #32
 8002d4a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	e006      	b.n	8002d5e <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d54:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
  }
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	371c      	adds	r7, #28
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr

08002d6a <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b085      	sub	sp, #20
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
 8002d72:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8002d74:	2300      	movs	r3, #0
 8002d76:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d7e:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d80:	7afb      	ldrb	r3, [r7, #11]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d002      	beq.n	8002d8c <HAL_CAN_GetRxFifoFillLevel+0x22>
 8002d86:	7afb      	ldrb	r3, [r7, #11]
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d10f      	bne.n	8002dac <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d106      	bne.n	8002da0 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	f003 0303 	and.w	r3, r3, #3
 8002d9c:	60fb      	str	r3, [r7, #12]
 8002d9e:	e005      	b.n	8002dac <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	691b      	ldr	r3, [r3, #16]
 8002da6:	f003 0303 	and.w	r3, r3, #3
 8002daa:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8002dac:	68fb      	ldr	r3, [r7, #12]
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3714      	adds	r7, #20
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr

08002dba <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002dba:	b480      	push	{r7}
 8002dbc:	b085      	sub	sp, #20
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
 8002dc2:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dca:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002dcc:	7bfb      	ldrb	r3, [r7, #15]
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d002      	beq.n	8002dd8 <HAL_CAN_ActivateNotification+0x1e>
 8002dd2:	7bfb      	ldrb	r3, [r7, #15]
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d109      	bne.n	8002dec <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	6959      	ldr	r1, [r3, #20]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	683a      	ldr	r2, [r7, #0]
 8002de4:	430a      	orrs	r2, r1
 8002de6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002de8:	2300      	movs	r3, #0
 8002dea:	e006      	b.n	8002dfa <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
  }
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr

08002e06 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002e06:	b580      	push	{r7, lr}
 8002e08:	b08a      	sub	sp, #40	; 0x28
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	699b      	ldr	r3, [r3, #24]
 8002e40:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002e42:	6a3b      	ldr	r3, [r7, #32]
 8002e44:	f003 0301 	and.w	r3, r3, #1
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d07c      	beq.n	8002f46 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	f003 0301 	and.w	r3, r3, #1
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d023      	beq.n	8002e9e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	f003 0302 	and.w	r3, r3, #2
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d003      	beq.n	8002e70 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f000 f983 	bl	8003174 <HAL_CAN_TxMailbox0CompleteCallback>
 8002e6e:	e016      	b.n	8002e9e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	f003 0304 	and.w	r3, r3, #4
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d004      	beq.n	8002e84 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e80:	627b      	str	r3, [r7, #36]	; 0x24
 8002e82:	e00c      	b.n	8002e9e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	f003 0308 	and.w	r3, r3, #8
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d004      	beq.n	8002e98 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002e94:	627b      	str	r3, [r7, #36]	; 0x24
 8002e96:	e002      	b.n	8002e9e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f000 f989 	bl	80031b0 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d024      	beq.n	8002ef2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002eb0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d003      	beq.n	8002ec4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f000 f963 	bl	8003188 <HAL_CAN_TxMailbox1CompleteCallback>
 8002ec2:	e016      	b.n	8002ef2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d004      	beq.n	8002ed8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ed6:	e00c      	b.n	8002ef2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002ed8:	69bb      	ldr	r3, [r7, #24]
 8002eda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d004      	beq.n	8002eec <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ee8:	627b      	str	r3, [r7, #36]	; 0x24
 8002eea:	e002      	b.n	8002ef2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f000 f969 	bl	80031c4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d024      	beq.n	8002f46 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002f04:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d003      	beq.n	8002f18 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f000 f943 	bl	800319c <HAL_CAN_TxMailbox2CompleteCallback>
 8002f16:	e016      	b.n	8002f46 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d004      	beq.n	8002f2c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f28:	627b      	str	r3, [r7, #36]	; 0x24
 8002f2a:	e00c      	b.n	8002f46 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d004      	beq.n	8002f40 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f3c:	627b      	str	r3, [r7, #36]	; 0x24
 8002f3e:	e002      	b.n	8002f46 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 f949 	bl	80031d8 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002f46:	6a3b      	ldr	r3, [r7, #32]
 8002f48:	f003 0308 	and.w	r3, r3, #8
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d00c      	beq.n	8002f6a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	f003 0310 	and.w	r3, r3, #16
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d007      	beq.n	8002f6a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f60:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2210      	movs	r2, #16
 8002f68:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002f6a:	6a3b      	ldr	r3, [r7, #32]
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00b      	beq.n	8002f8c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	f003 0308 	and.w	r3, r3, #8
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d006      	beq.n	8002f8c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	2208      	movs	r2, #8
 8002f84:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 f930 	bl	80031ec <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002f8c:	6a3b      	ldr	r3, [r7, #32]
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d009      	beq.n	8002faa <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	f003 0303 	and.w	r3, r3, #3
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d002      	beq.n	8002faa <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f7fe fe9f 	bl	8001ce8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002faa:	6a3b      	ldr	r3, [r7, #32]
 8002fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00c      	beq.n	8002fce <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	f003 0310 	and.w	r3, r3, #16
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d007      	beq.n	8002fce <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002fc4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	2210      	movs	r2, #16
 8002fcc:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002fce:	6a3b      	ldr	r3, [r7, #32]
 8002fd0:	f003 0320 	and.w	r3, r3, #32
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d00b      	beq.n	8002ff0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	f003 0308 	and.w	r3, r3, #8
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d006      	beq.n	8002ff0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2208      	movs	r2, #8
 8002fe8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f000 f912 	bl	8003214 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002ff0:	6a3b      	ldr	r3, [r7, #32]
 8002ff2:	f003 0310 	and.w	r3, r3, #16
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d009      	beq.n	800300e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	691b      	ldr	r3, [r3, #16]
 8003000:	f003 0303 	and.w	r3, r3, #3
 8003004:	2b00      	cmp	r3, #0
 8003006:	d002      	beq.n	800300e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f000 f8f9 	bl	8003200 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800300e:	6a3b      	ldr	r3, [r7, #32]
 8003010:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d00b      	beq.n	8003030 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	f003 0310 	and.w	r3, r3, #16
 800301e:	2b00      	cmp	r3, #0
 8003020:	d006      	beq.n	8003030 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	2210      	movs	r2, #16
 8003028:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 f8fc 	bl	8003228 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003030:	6a3b      	ldr	r3, [r7, #32]
 8003032:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d00b      	beq.n	8003052 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	f003 0308 	and.w	r3, r3, #8
 8003040:	2b00      	cmp	r3, #0
 8003042:	d006      	beq.n	8003052 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2208      	movs	r2, #8
 800304a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f000 f8f5 	bl	800323c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003052:	6a3b      	ldr	r3, [r7, #32]
 8003054:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d07b      	beq.n	8003154 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	f003 0304 	and.w	r3, r3, #4
 8003062:	2b00      	cmp	r3, #0
 8003064:	d072      	beq.n	800314c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003066:	6a3b      	ldr	r3, [r7, #32]
 8003068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800306c:	2b00      	cmp	r3, #0
 800306e:	d008      	beq.n	8003082 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003076:	2b00      	cmp	r3, #0
 8003078:	d003      	beq.n	8003082 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800307a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307c:	f043 0301 	orr.w	r3, r3, #1
 8003080:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003082:	6a3b      	ldr	r3, [r7, #32]
 8003084:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003088:	2b00      	cmp	r3, #0
 800308a:	d008      	beq.n	800309e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003092:	2b00      	cmp	r3, #0
 8003094:	d003      	beq.n	800309e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003098:	f043 0302 	orr.w	r3, r3, #2
 800309c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800309e:	6a3b      	ldr	r3, [r7, #32]
 80030a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d008      	beq.n	80030ba <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d003      	beq.n	80030ba <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80030b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b4:	f043 0304 	orr.w	r3, r3, #4
 80030b8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80030ba:	6a3b      	ldr	r3, [r7, #32]
 80030bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d043      	beq.n	800314c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d03e      	beq.n	800314c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80030d4:	2b60      	cmp	r3, #96	; 0x60
 80030d6:	d02b      	beq.n	8003130 <HAL_CAN_IRQHandler+0x32a>
 80030d8:	2b60      	cmp	r3, #96	; 0x60
 80030da:	d82e      	bhi.n	800313a <HAL_CAN_IRQHandler+0x334>
 80030dc:	2b50      	cmp	r3, #80	; 0x50
 80030de:	d022      	beq.n	8003126 <HAL_CAN_IRQHandler+0x320>
 80030e0:	2b50      	cmp	r3, #80	; 0x50
 80030e2:	d82a      	bhi.n	800313a <HAL_CAN_IRQHandler+0x334>
 80030e4:	2b40      	cmp	r3, #64	; 0x40
 80030e6:	d019      	beq.n	800311c <HAL_CAN_IRQHandler+0x316>
 80030e8:	2b40      	cmp	r3, #64	; 0x40
 80030ea:	d826      	bhi.n	800313a <HAL_CAN_IRQHandler+0x334>
 80030ec:	2b30      	cmp	r3, #48	; 0x30
 80030ee:	d010      	beq.n	8003112 <HAL_CAN_IRQHandler+0x30c>
 80030f0:	2b30      	cmp	r3, #48	; 0x30
 80030f2:	d822      	bhi.n	800313a <HAL_CAN_IRQHandler+0x334>
 80030f4:	2b10      	cmp	r3, #16
 80030f6:	d002      	beq.n	80030fe <HAL_CAN_IRQHandler+0x2f8>
 80030f8:	2b20      	cmp	r3, #32
 80030fa:	d005      	beq.n	8003108 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80030fc:	e01d      	b.n	800313a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80030fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003100:	f043 0308 	orr.w	r3, r3, #8
 8003104:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003106:	e019      	b.n	800313c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310a:	f043 0310 	orr.w	r3, r3, #16
 800310e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003110:	e014      	b.n	800313c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003114:	f043 0320 	orr.w	r3, r3, #32
 8003118:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800311a:	e00f      	b.n	800313c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800311c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003122:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003124:	e00a      	b.n	800313c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003128:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800312c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800312e:	e005      	b.n	800313c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003132:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003136:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003138:	e000      	b.n	800313c <HAL_CAN_IRQHandler+0x336>
            break;
 800313a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	699a      	ldr	r2, [r3, #24]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800314a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2204      	movs	r2, #4
 8003152:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003156:	2b00      	cmp	r3, #0
 8003158:	d008      	beq.n	800316c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800315e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003160:	431a      	orrs	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f7fe fe12 	bl	8001d90 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800316c:	bf00      	nop
 800316e:	3728      	adds	r7, #40	; 0x28
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}

08003174 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003174:	b480      	push	{r7}
 8003176:	b083      	sub	sp, #12
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800317c:	bf00      	nop
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003190:	bf00      	nop
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr

0800319c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80031a4:	bf00      	nop
 80031a6:	370c      	adds	r7, #12
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80031b8:	bf00      	nop
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80031cc:	bf00      	nop
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003244:	bf00      	nop
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	f003 0307 	and.w	r3, r3, #7
 800325e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003260:	4b0c      	ldr	r3, [pc, #48]	; (8003294 <__NVIC_SetPriorityGrouping+0x44>)
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800326c:	4013      	ands	r3, r2
 800326e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003278:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800327c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003280:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003282:	4a04      	ldr	r2, [pc, #16]	; (8003294 <__NVIC_SetPriorityGrouping+0x44>)
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	60d3      	str	r3, [r2, #12]
}
 8003288:	bf00      	nop
 800328a:	3714      	adds	r7, #20
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	e000ed00 	.word	0xe000ed00

08003298 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003298:	b480      	push	{r7}
 800329a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800329c:	4b04      	ldr	r3, [pc, #16]	; (80032b0 <__NVIC_GetPriorityGrouping+0x18>)
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	0a1b      	lsrs	r3, r3, #8
 80032a2:	f003 0307 	and.w	r3, r3, #7
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr
 80032b0:	e000ed00 	.word	0xe000ed00

080032b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	4603      	mov	r3, r0
 80032bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	db0b      	blt.n	80032de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032c6:	79fb      	ldrb	r3, [r7, #7]
 80032c8:	f003 021f 	and.w	r2, r3, #31
 80032cc:	4907      	ldr	r1, [pc, #28]	; (80032ec <__NVIC_EnableIRQ+0x38>)
 80032ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d2:	095b      	lsrs	r3, r3, #5
 80032d4:	2001      	movs	r0, #1
 80032d6:	fa00 f202 	lsl.w	r2, r0, r2
 80032da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032de:	bf00      	nop
 80032e0:	370c      	adds	r7, #12
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	e000e100 	.word	0xe000e100

080032f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	4603      	mov	r3, r0
 80032f8:	6039      	str	r1, [r7, #0]
 80032fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003300:	2b00      	cmp	r3, #0
 8003302:	db0a      	blt.n	800331a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	b2da      	uxtb	r2, r3
 8003308:	490c      	ldr	r1, [pc, #48]	; (800333c <__NVIC_SetPriority+0x4c>)
 800330a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330e:	0112      	lsls	r2, r2, #4
 8003310:	b2d2      	uxtb	r2, r2
 8003312:	440b      	add	r3, r1
 8003314:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003318:	e00a      	b.n	8003330 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	b2da      	uxtb	r2, r3
 800331e:	4908      	ldr	r1, [pc, #32]	; (8003340 <__NVIC_SetPriority+0x50>)
 8003320:	79fb      	ldrb	r3, [r7, #7]
 8003322:	f003 030f 	and.w	r3, r3, #15
 8003326:	3b04      	subs	r3, #4
 8003328:	0112      	lsls	r2, r2, #4
 800332a:	b2d2      	uxtb	r2, r2
 800332c:	440b      	add	r3, r1
 800332e:	761a      	strb	r2, [r3, #24]
}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr
 800333c:	e000e100 	.word	0xe000e100
 8003340:	e000ed00 	.word	0xe000ed00

08003344 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003344:	b480      	push	{r7}
 8003346:	b089      	sub	sp, #36	; 0x24
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f003 0307 	and.w	r3, r3, #7
 8003356:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	f1c3 0307 	rsb	r3, r3, #7
 800335e:	2b04      	cmp	r3, #4
 8003360:	bf28      	it	cs
 8003362:	2304      	movcs	r3, #4
 8003364:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	3304      	adds	r3, #4
 800336a:	2b06      	cmp	r3, #6
 800336c:	d902      	bls.n	8003374 <NVIC_EncodePriority+0x30>
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	3b03      	subs	r3, #3
 8003372:	e000      	b.n	8003376 <NVIC_EncodePriority+0x32>
 8003374:	2300      	movs	r3, #0
 8003376:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003378:	f04f 32ff 	mov.w	r2, #4294967295
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	fa02 f303 	lsl.w	r3, r2, r3
 8003382:	43da      	mvns	r2, r3
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	401a      	ands	r2, r3
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800338c:	f04f 31ff 	mov.w	r1, #4294967295
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	fa01 f303 	lsl.w	r3, r1, r3
 8003396:	43d9      	mvns	r1, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800339c:	4313      	orrs	r3, r2
         );
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3724      	adds	r7, #36	; 0x24
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr

080033aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b082      	sub	sp, #8
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f7ff ff4c 	bl	8003250 <__NVIC_SetPriorityGrouping>
}
 80033b8:	bf00      	nop
 80033ba:	3708      	adds	r7, #8
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b086      	sub	sp, #24
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	4603      	mov	r3, r0
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	607a      	str	r2, [r7, #4]
 80033cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033ce:	2300      	movs	r3, #0
 80033d0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033d2:	f7ff ff61 	bl	8003298 <__NVIC_GetPriorityGrouping>
 80033d6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	68b9      	ldr	r1, [r7, #8]
 80033dc:	6978      	ldr	r0, [r7, #20]
 80033de:	f7ff ffb1 	bl	8003344 <NVIC_EncodePriority>
 80033e2:	4602      	mov	r2, r0
 80033e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033e8:	4611      	mov	r1, r2
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7ff ff80 	bl	80032f0 <__NVIC_SetPriority>
}
 80033f0:	bf00      	nop
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	4603      	mov	r3, r0
 8003400:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003406:	4618      	mov	r0, r3
 8003408:	f7ff ff54 	bl	80032b4 <__NVIC_EnableIRQ>
}
 800340c:	bf00      	nop
 800340e:	3708      	adds	r7, #8
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003422:	b2db      	uxtb	r3, r3
 8003424:	2b02      	cmp	r3, #2
 8003426:	d004      	beq.n	8003432 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2280      	movs	r2, #128	; 0x80
 800342c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e00c      	b.n	800344c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2205      	movs	r2, #5
 8003436:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f022 0201 	bic.w	r2, r2, #1
 8003448:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800344a:	2300      	movs	r3, #0
}
 800344c:	4618      	mov	r0, r3
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003458:	b480      	push	{r7}
 800345a:	b089      	sub	sp, #36	; 0x24
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003462:	2300      	movs	r3, #0
 8003464:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003466:	2300      	movs	r3, #0
 8003468:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800346a:	2300      	movs	r3, #0
 800346c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800346e:	2300      	movs	r3, #0
 8003470:	61fb      	str	r3, [r7, #28]
 8003472:	e177      	b.n	8003764 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003474:	2201      	movs	r2, #1
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	fa02 f303 	lsl.w	r3, r2, r3
 800347c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	697a      	ldr	r2, [r7, #20]
 8003484:	4013      	ands	r3, r2
 8003486:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003488:	693a      	ldr	r2, [r7, #16]
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	429a      	cmp	r2, r3
 800348e:	f040 8166 	bne.w	800375e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f003 0303 	and.w	r3, r3, #3
 800349a:	2b01      	cmp	r3, #1
 800349c:	d005      	beq.n	80034aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d130      	bne.n	800350c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	005b      	lsls	r3, r3, #1
 80034b4:	2203      	movs	r2, #3
 80034b6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ba:	43db      	mvns	r3, r3
 80034bc:	69ba      	ldr	r2, [r7, #24]
 80034be:	4013      	ands	r3, r2
 80034c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	68da      	ldr	r2, [r3, #12]
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	005b      	lsls	r3, r3, #1
 80034ca:	fa02 f303 	lsl.w	r3, r2, r3
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034e0:	2201      	movs	r2, #1
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	fa02 f303 	lsl.w	r3, r2, r3
 80034e8:	43db      	mvns	r3, r3
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	4013      	ands	r3, r2
 80034ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	091b      	lsrs	r3, r3, #4
 80034f6:	f003 0201 	and.w	r2, r3, #1
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	4313      	orrs	r3, r2
 8003504:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	69ba      	ldr	r2, [r7, #24]
 800350a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f003 0303 	and.w	r3, r3, #3
 8003514:	2b03      	cmp	r3, #3
 8003516:	d017      	beq.n	8003548 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	2203      	movs	r2, #3
 8003524:	fa02 f303 	lsl.w	r3, r2, r3
 8003528:	43db      	mvns	r3, r3
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	4013      	ands	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	689a      	ldr	r2, [r3, #8]
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	005b      	lsls	r3, r3, #1
 8003538:	fa02 f303 	lsl.w	r3, r2, r3
 800353c:	69ba      	ldr	r2, [r7, #24]
 800353e:	4313      	orrs	r3, r2
 8003540:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f003 0303 	and.w	r3, r3, #3
 8003550:	2b02      	cmp	r3, #2
 8003552:	d123      	bne.n	800359c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	08da      	lsrs	r2, r3, #3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	3208      	adds	r2, #8
 800355c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003560:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	f003 0307 	and.w	r3, r3, #7
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	220f      	movs	r2, #15
 800356c:	fa02 f303 	lsl.w	r3, r2, r3
 8003570:	43db      	mvns	r3, r3
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	4013      	ands	r3, r2
 8003576:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	691a      	ldr	r2, [r3, #16]
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	f003 0307 	and.w	r3, r3, #7
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	4313      	orrs	r3, r2
 800358c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	08da      	lsrs	r2, r3, #3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	3208      	adds	r2, #8
 8003596:	69b9      	ldr	r1, [r7, #24]
 8003598:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	2203      	movs	r2, #3
 80035a8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ac:	43db      	mvns	r3, r3
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	4013      	ands	r3, r2
 80035b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f003 0203 	and.w	r2, r3, #3
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	fa02 f303 	lsl.w	r3, r2, r3
 80035c4:	69ba      	ldr	r2, [r7, #24]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	f000 80c0 	beq.w	800375e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035de:	2300      	movs	r3, #0
 80035e0:	60fb      	str	r3, [r7, #12]
 80035e2:	4b66      	ldr	r3, [pc, #408]	; (800377c <HAL_GPIO_Init+0x324>)
 80035e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e6:	4a65      	ldr	r2, [pc, #404]	; (800377c <HAL_GPIO_Init+0x324>)
 80035e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035ec:	6453      	str	r3, [r2, #68]	; 0x44
 80035ee:	4b63      	ldr	r3, [pc, #396]	; (800377c <HAL_GPIO_Init+0x324>)
 80035f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035f6:	60fb      	str	r3, [r7, #12]
 80035f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035fa:	4a61      	ldr	r2, [pc, #388]	; (8003780 <HAL_GPIO_Init+0x328>)
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	089b      	lsrs	r3, r3, #2
 8003600:	3302      	adds	r3, #2
 8003602:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003606:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	f003 0303 	and.w	r3, r3, #3
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	220f      	movs	r2, #15
 8003612:	fa02 f303 	lsl.w	r3, r2, r3
 8003616:	43db      	mvns	r3, r3
 8003618:	69ba      	ldr	r2, [r7, #24]
 800361a:	4013      	ands	r3, r2
 800361c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a58      	ldr	r2, [pc, #352]	; (8003784 <HAL_GPIO_Init+0x32c>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d037      	beq.n	8003696 <HAL_GPIO_Init+0x23e>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a57      	ldr	r2, [pc, #348]	; (8003788 <HAL_GPIO_Init+0x330>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d031      	beq.n	8003692 <HAL_GPIO_Init+0x23a>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a56      	ldr	r2, [pc, #344]	; (800378c <HAL_GPIO_Init+0x334>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d02b      	beq.n	800368e <HAL_GPIO_Init+0x236>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a55      	ldr	r2, [pc, #340]	; (8003790 <HAL_GPIO_Init+0x338>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d025      	beq.n	800368a <HAL_GPIO_Init+0x232>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a54      	ldr	r2, [pc, #336]	; (8003794 <HAL_GPIO_Init+0x33c>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d01f      	beq.n	8003686 <HAL_GPIO_Init+0x22e>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a53      	ldr	r2, [pc, #332]	; (8003798 <HAL_GPIO_Init+0x340>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d019      	beq.n	8003682 <HAL_GPIO_Init+0x22a>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a52      	ldr	r2, [pc, #328]	; (800379c <HAL_GPIO_Init+0x344>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d013      	beq.n	800367e <HAL_GPIO_Init+0x226>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a51      	ldr	r2, [pc, #324]	; (80037a0 <HAL_GPIO_Init+0x348>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d00d      	beq.n	800367a <HAL_GPIO_Init+0x222>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a50      	ldr	r2, [pc, #320]	; (80037a4 <HAL_GPIO_Init+0x34c>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d007      	beq.n	8003676 <HAL_GPIO_Init+0x21e>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a4f      	ldr	r2, [pc, #316]	; (80037a8 <HAL_GPIO_Init+0x350>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d101      	bne.n	8003672 <HAL_GPIO_Init+0x21a>
 800366e:	2309      	movs	r3, #9
 8003670:	e012      	b.n	8003698 <HAL_GPIO_Init+0x240>
 8003672:	230a      	movs	r3, #10
 8003674:	e010      	b.n	8003698 <HAL_GPIO_Init+0x240>
 8003676:	2308      	movs	r3, #8
 8003678:	e00e      	b.n	8003698 <HAL_GPIO_Init+0x240>
 800367a:	2307      	movs	r3, #7
 800367c:	e00c      	b.n	8003698 <HAL_GPIO_Init+0x240>
 800367e:	2306      	movs	r3, #6
 8003680:	e00a      	b.n	8003698 <HAL_GPIO_Init+0x240>
 8003682:	2305      	movs	r3, #5
 8003684:	e008      	b.n	8003698 <HAL_GPIO_Init+0x240>
 8003686:	2304      	movs	r3, #4
 8003688:	e006      	b.n	8003698 <HAL_GPIO_Init+0x240>
 800368a:	2303      	movs	r3, #3
 800368c:	e004      	b.n	8003698 <HAL_GPIO_Init+0x240>
 800368e:	2302      	movs	r3, #2
 8003690:	e002      	b.n	8003698 <HAL_GPIO_Init+0x240>
 8003692:	2301      	movs	r3, #1
 8003694:	e000      	b.n	8003698 <HAL_GPIO_Init+0x240>
 8003696:	2300      	movs	r3, #0
 8003698:	69fa      	ldr	r2, [r7, #28]
 800369a:	f002 0203 	and.w	r2, r2, #3
 800369e:	0092      	lsls	r2, r2, #2
 80036a0:	4093      	lsls	r3, r2
 80036a2:	69ba      	ldr	r2, [r7, #24]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036a8:	4935      	ldr	r1, [pc, #212]	; (8003780 <HAL_GPIO_Init+0x328>)
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	089b      	lsrs	r3, r3, #2
 80036ae:	3302      	adds	r3, #2
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036b6:	4b3d      	ldr	r3, [pc, #244]	; (80037ac <HAL_GPIO_Init+0x354>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	43db      	mvns	r3, r3
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	4013      	ands	r3, r2
 80036c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d003      	beq.n	80036da <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036da:	4a34      	ldr	r2, [pc, #208]	; (80037ac <HAL_GPIO_Init+0x354>)
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036e0:	4b32      	ldr	r3, [pc, #200]	; (80037ac <HAL_GPIO_Init+0x354>)
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	43db      	mvns	r3, r3
 80036ea:	69ba      	ldr	r2, [r7, #24]
 80036ec:	4013      	ands	r3, r2
 80036ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d003      	beq.n	8003704 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80036fc:	69ba      	ldr	r2, [r7, #24]
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	4313      	orrs	r3, r2
 8003702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003704:	4a29      	ldr	r2, [pc, #164]	; (80037ac <HAL_GPIO_Init+0x354>)
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800370a:	4b28      	ldr	r3, [pc, #160]	; (80037ac <HAL_GPIO_Init+0x354>)
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	43db      	mvns	r3, r3
 8003714:	69ba      	ldr	r2, [r7, #24]
 8003716:	4013      	ands	r3, r2
 8003718:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d003      	beq.n	800372e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003726:	69ba      	ldr	r2, [r7, #24]
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	4313      	orrs	r3, r2
 800372c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800372e:	4a1f      	ldr	r2, [pc, #124]	; (80037ac <HAL_GPIO_Init+0x354>)
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003734:	4b1d      	ldr	r3, [pc, #116]	; (80037ac <HAL_GPIO_Init+0x354>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	43db      	mvns	r3, r3
 800373e:	69ba      	ldr	r2, [r7, #24]
 8003740:	4013      	ands	r3, r2
 8003742:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d003      	beq.n	8003758 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	4313      	orrs	r3, r2
 8003756:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003758:	4a14      	ldr	r2, [pc, #80]	; (80037ac <HAL_GPIO_Init+0x354>)
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	3301      	adds	r3, #1
 8003762:	61fb      	str	r3, [r7, #28]
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	2b0f      	cmp	r3, #15
 8003768:	f67f ae84 	bls.w	8003474 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800376c:	bf00      	nop
 800376e:	bf00      	nop
 8003770:	3724      	adds	r7, #36	; 0x24
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	40023800 	.word	0x40023800
 8003780:	40013800 	.word	0x40013800
 8003784:	40020000 	.word	0x40020000
 8003788:	40020400 	.word	0x40020400
 800378c:	40020800 	.word	0x40020800
 8003790:	40020c00 	.word	0x40020c00
 8003794:	40021000 	.word	0x40021000
 8003798:	40021400 	.word	0x40021400
 800379c:	40021800 	.word	0x40021800
 80037a0:	40021c00 	.word	0x40021c00
 80037a4:	40022000 	.word	0x40022000
 80037a8:	40022400 	.word	0x40022400
 80037ac:	40013c00 	.word	0x40013c00

080037b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b086      	sub	sp, #24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d101      	bne.n	80037c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e267      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d075      	beq.n	80038ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037ce:	4b88      	ldr	r3, [pc, #544]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f003 030c 	and.w	r3, r3, #12
 80037d6:	2b04      	cmp	r3, #4
 80037d8:	d00c      	beq.n	80037f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037da:	4b85      	ldr	r3, [pc, #532]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037e2:	2b08      	cmp	r3, #8
 80037e4:	d112      	bne.n	800380c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037e6:	4b82      	ldr	r3, [pc, #520]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037f2:	d10b      	bne.n	800380c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037f4:	4b7e      	ldr	r3, [pc, #504]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d05b      	beq.n	80038b8 <HAL_RCC_OscConfig+0x108>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d157      	bne.n	80038b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e242      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003814:	d106      	bne.n	8003824 <HAL_RCC_OscConfig+0x74>
 8003816:	4b76      	ldr	r3, [pc, #472]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a75      	ldr	r2, [pc, #468]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 800381c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003820:	6013      	str	r3, [r2, #0]
 8003822:	e01d      	b.n	8003860 <HAL_RCC_OscConfig+0xb0>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800382c:	d10c      	bne.n	8003848 <HAL_RCC_OscConfig+0x98>
 800382e:	4b70      	ldr	r3, [pc, #448]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a6f      	ldr	r2, [pc, #444]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 8003834:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003838:	6013      	str	r3, [r2, #0]
 800383a:	4b6d      	ldr	r3, [pc, #436]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a6c      	ldr	r2, [pc, #432]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 8003840:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003844:	6013      	str	r3, [r2, #0]
 8003846:	e00b      	b.n	8003860 <HAL_RCC_OscConfig+0xb0>
 8003848:	4b69      	ldr	r3, [pc, #420]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a68      	ldr	r2, [pc, #416]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 800384e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003852:	6013      	str	r3, [r2, #0]
 8003854:	4b66      	ldr	r3, [pc, #408]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a65      	ldr	r2, [pc, #404]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 800385a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800385e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d013      	beq.n	8003890 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003868:	f7fe fe66 	bl	8002538 <HAL_GetTick>
 800386c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800386e:	e008      	b.n	8003882 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003870:	f7fe fe62 	bl	8002538 <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	2b64      	cmp	r3, #100	; 0x64
 800387c:	d901      	bls.n	8003882 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e207      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003882:	4b5b      	ldr	r3, [pc, #364]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d0f0      	beq.n	8003870 <HAL_RCC_OscConfig+0xc0>
 800388e:	e014      	b.n	80038ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003890:	f7fe fe52 	bl	8002538 <HAL_GetTick>
 8003894:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003896:	e008      	b.n	80038aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003898:	f7fe fe4e 	bl	8002538 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b64      	cmp	r3, #100	; 0x64
 80038a4:	d901      	bls.n	80038aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e1f3      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038aa:	4b51      	ldr	r3, [pc, #324]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1f0      	bne.n	8003898 <HAL_RCC_OscConfig+0xe8>
 80038b6:	e000      	b.n	80038ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d063      	beq.n	800398e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038c6:	4b4a      	ldr	r3, [pc, #296]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f003 030c 	and.w	r3, r3, #12
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d00b      	beq.n	80038ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038d2:	4b47      	ldr	r3, [pc, #284]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038da:	2b08      	cmp	r3, #8
 80038dc:	d11c      	bne.n	8003918 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038de:	4b44      	ldr	r3, [pc, #272]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d116      	bne.n	8003918 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ea:	4b41      	ldr	r3, [pc, #260]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d005      	beq.n	8003902 <HAL_RCC_OscConfig+0x152>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d001      	beq.n	8003902 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e1c7      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003902:	4b3b      	ldr	r3, [pc, #236]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	00db      	lsls	r3, r3, #3
 8003910:	4937      	ldr	r1, [pc, #220]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 8003912:	4313      	orrs	r3, r2
 8003914:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003916:	e03a      	b.n	800398e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d020      	beq.n	8003962 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003920:	4b34      	ldr	r3, [pc, #208]	; (80039f4 <HAL_RCC_OscConfig+0x244>)
 8003922:	2201      	movs	r2, #1
 8003924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003926:	f7fe fe07 	bl	8002538 <HAL_GetTick>
 800392a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800392c:	e008      	b.n	8003940 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800392e:	f7fe fe03 	bl	8002538 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	2b02      	cmp	r3, #2
 800393a:	d901      	bls.n	8003940 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e1a8      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003940:	4b2b      	ldr	r3, [pc, #172]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0302 	and.w	r3, r3, #2
 8003948:	2b00      	cmp	r3, #0
 800394a:	d0f0      	beq.n	800392e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800394c:	4b28      	ldr	r3, [pc, #160]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	00db      	lsls	r3, r3, #3
 800395a:	4925      	ldr	r1, [pc, #148]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 800395c:	4313      	orrs	r3, r2
 800395e:	600b      	str	r3, [r1, #0]
 8003960:	e015      	b.n	800398e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003962:	4b24      	ldr	r3, [pc, #144]	; (80039f4 <HAL_RCC_OscConfig+0x244>)
 8003964:	2200      	movs	r2, #0
 8003966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003968:	f7fe fde6 	bl	8002538 <HAL_GetTick>
 800396c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800396e:	e008      	b.n	8003982 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003970:	f7fe fde2 	bl	8002538 <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	2b02      	cmp	r3, #2
 800397c:	d901      	bls.n	8003982 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e187      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003982:	4b1b      	ldr	r3, [pc, #108]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	2b00      	cmp	r3, #0
 800398c:	d1f0      	bne.n	8003970 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0308 	and.w	r3, r3, #8
 8003996:	2b00      	cmp	r3, #0
 8003998:	d036      	beq.n	8003a08 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	695b      	ldr	r3, [r3, #20]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d016      	beq.n	80039d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039a2:	4b15      	ldr	r3, [pc, #84]	; (80039f8 <HAL_RCC_OscConfig+0x248>)
 80039a4:	2201      	movs	r2, #1
 80039a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039a8:	f7fe fdc6 	bl	8002538 <HAL_GetTick>
 80039ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039ae:	e008      	b.n	80039c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039b0:	f7fe fdc2 	bl	8002538 <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d901      	bls.n	80039c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e167      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039c2:	4b0b      	ldr	r3, [pc, #44]	; (80039f0 <HAL_RCC_OscConfig+0x240>)
 80039c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039c6:	f003 0302 	and.w	r3, r3, #2
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d0f0      	beq.n	80039b0 <HAL_RCC_OscConfig+0x200>
 80039ce:	e01b      	b.n	8003a08 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039d0:	4b09      	ldr	r3, [pc, #36]	; (80039f8 <HAL_RCC_OscConfig+0x248>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039d6:	f7fe fdaf 	bl	8002538 <HAL_GetTick>
 80039da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039dc:	e00e      	b.n	80039fc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039de:	f7fe fdab 	bl	8002538 <HAL_GetTick>
 80039e2:	4602      	mov	r2, r0
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d907      	bls.n	80039fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e150      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
 80039f0:	40023800 	.word	0x40023800
 80039f4:	42470000 	.word	0x42470000
 80039f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039fc:	4b88      	ldr	r3, [pc, #544]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 80039fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a00:	f003 0302 	and.w	r3, r3, #2
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1ea      	bne.n	80039de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0304 	and.w	r3, r3, #4
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	f000 8097 	beq.w	8003b44 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a16:	2300      	movs	r3, #0
 8003a18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a1a:	4b81      	ldr	r3, [pc, #516]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d10f      	bne.n	8003a46 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a26:	2300      	movs	r3, #0
 8003a28:	60bb      	str	r3, [r7, #8]
 8003a2a:	4b7d      	ldr	r3, [pc, #500]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2e:	4a7c      	ldr	r2, [pc, #496]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003a30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a34:	6413      	str	r3, [r2, #64]	; 0x40
 8003a36:	4b7a      	ldr	r3, [pc, #488]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a3e:	60bb      	str	r3, [r7, #8]
 8003a40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a42:	2301      	movs	r3, #1
 8003a44:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a46:	4b77      	ldr	r3, [pc, #476]	; (8003c24 <HAL_RCC_OscConfig+0x474>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d118      	bne.n	8003a84 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a52:	4b74      	ldr	r3, [pc, #464]	; (8003c24 <HAL_RCC_OscConfig+0x474>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a73      	ldr	r2, [pc, #460]	; (8003c24 <HAL_RCC_OscConfig+0x474>)
 8003a58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a5e:	f7fe fd6b 	bl	8002538 <HAL_GetTick>
 8003a62:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a64:	e008      	b.n	8003a78 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a66:	f7fe fd67 	bl	8002538 <HAL_GetTick>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d901      	bls.n	8003a78 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	e10c      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a78:	4b6a      	ldr	r3, [pc, #424]	; (8003c24 <HAL_RCC_OscConfig+0x474>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d0f0      	beq.n	8003a66 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d106      	bne.n	8003a9a <HAL_RCC_OscConfig+0x2ea>
 8003a8c:	4b64      	ldr	r3, [pc, #400]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003a8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a90:	4a63      	ldr	r2, [pc, #396]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003a92:	f043 0301 	orr.w	r3, r3, #1
 8003a96:	6713      	str	r3, [r2, #112]	; 0x70
 8003a98:	e01c      	b.n	8003ad4 <HAL_RCC_OscConfig+0x324>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	2b05      	cmp	r3, #5
 8003aa0:	d10c      	bne.n	8003abc <HAL_RCC_OscConfig+0x30c>
 8003aa2:	4b5f      	ldr	r3, [pc, #380]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003aa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aa6:	4a5e      	ldr	r2, [pc, #376]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003aa8:	f043 0304 	orr.w	r3, r3, #4
 8003aac:	6713      	str	r3, [r2, #112]	; 0x70
 8003aae:	4b5c      	ldr	r3, [pc, #368]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ab2:	4a5b      	ldr	r2, [pc, #364]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003ab4:	f043 0301 	orr.w	r3, r3, #1
 8003ab8:	6713      	str	r3, [r2, #112]	; 0x70
 8003aba:	e00b      	b.n	8003ad4 <HAL_RCC_OscConfig+0x324>
 8003abc:	4b58      	ldr	r3, [pc, #352]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003abe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ac0:	4a57      	ldr	r2, [pc, #348]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003ac2:	f023 0301 	bic.w	r3, r3, #1
 8003ac6:	6713      	str	r3, [r2, #112]	; 0x70
 8003ac8:	4b55      	ldr	r3, [pc, #340]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003acc:	4a54      	ldr	r2, [pc, #336]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003ace:	f023 0304 	bic.w	r3, r3, #4
 8003ad2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d015      	beq.n	8003b08 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003adc:	f7fe fd2c 	bl	8002538 <HAL_GetTick>
 8003ae0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ae2:	e00a      	b.n	8003afa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ae4:	f7fe fd28 	bl	8002538 <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	f241 3288 	movw	r2, #5000	; 0x1388
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e0cb      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003afa:	4b49      	ldr	r3, [pc, #292]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003afc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d0ee      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x334>
 8003b06:	e014      	b.n	8003b32 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b08:	f7fe fd16 	bl	8002538 <HAL_GetTick>
 8003b0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b0e:	e00a      	b.n	8003b26 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b10:	f7fe fd12 	bl	8002538 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e0b5      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b26:	4b3e      	ldr	r3, [pc, #248]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b2a:	f003 0302 	and.w	r3, r3, #2
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d1ee      	bne.n	8003b10 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b32:	7dfb      	ldrb	r3, [r7, #23]
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d105      	bne.n	8003b44 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b38:	4b39      	ldr	r3, [pc, #228]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3c:	4a38      	ldr	r2, [pc, #224]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003b3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b42:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	699b      	ldr	r3, [r3, #24]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	f000 80a1 	beq.w	8003c90 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b4e:	4b34      	ldr	r3, [pc, #208]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 030c 	and.w	r3, r3, #12
 8003b56:	2b08      	cmp	r3, #8
 8003b58:	d05c      	beq.n	8003c14 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	699b      	ldr	r3, [r3, #24]
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d141      	bne.n	8003be6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b62:	4b31      	ldr	r3, [pc, #196]	; (8003c28 <HAL_RCC_OscConfig+0x478>)
 8003b64:	2200      	movs	r2, #0
 8003b66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b68:	f7fe fce6 	bl	8002538 <HAL_GetTick>
 8003b6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b6e:	e008      	b.n	8003b82 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b70:	f7fe fce2 	bl	8002538 <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d901      	bls.n	8003b82 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e087      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b82:	4b27      	ldr	r3, [pc, #156]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d1f0      	bne.n	8003b70 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	69da      	ldr	r2, [r3, #28]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a1b      	ldr	r3, [r3, #32]
 8003b96:	431a      	orrs	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9c:	019b      	lsls	r3, r3, #6
 8003b9e:	431a      	orrs	r2, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba4:	085b      	lsrs	r3, r3, #1
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	041b      	lsls	r3, r3, #16
 8003baa:	431a      	orrs	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb0:	061b      	lsls	r3, r3, #24
 8003bb2:	491b      	ldr	r1, [pc, #108]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bb8:	4b1b      	ldr	r3, [pc, #108]	; (8003c28 <HAL_RCC_OscConfig+0x478>)
 8003bba:	2201      	movs	r2, #1
 8003bbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bbe:	f7fe fcbb 	bl	8002538 <HAL_GetTick>
 8003bc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bc4:	e008      	b.n	8003bd8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bc6:	f7fe fcb7 	bl	8002538 <HAL_GetTick>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	2b02      	cmp	r3, #2
 8003bd2:	d901      	bls.n	8003bd8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e05c      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bd8:	4b11      	ldr	r3, [pc, #68]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d0f0      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x416>
 8003be4:	e054      	b.n	8003c90 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003be6:	4b10      	ldr	r3, [pc, #64]	; (8003c28 <HAL_RCC_OscConfig+0x478>)
 8003be8:	2200      	movs	r2, #0
 8003bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bec:	f7fe fca4 	bl	8002538 <HAL_GetTick>
 8003bf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bf2:	e008      	b.n	8003c06 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bf4:	f7fe fca0 	bl	8002538 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e045      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c06:	4b06      	ldr	r3, [pc, #24]	; (8003c20 <HAL_RCC_OscConfig+0x470>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d1f0      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x444>
 8003c12:	e03d      	b.n	8003c90 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d107      	bne.n	8003c2c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e038      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
 8003c20:	40023800 	.word	0x40023800
 8003c24:	40007000 	.word	0x40007000
 8003c28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c2c:	4b1b      	ldr	r3, [pc, #108]	; (8003c9c <HAL_RCC_OscConfig+0x4ec>)
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	699b      	ldr	r3, [r3, #24]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d028      	beq.n	8003c8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d121      	bne.n	8003c8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d11a      	bne.n	8003c8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c56:	68fa      	ldr	r2, [r7, #12]
 8003c58:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d111      	bne.n	8003c8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c72:	085b      	lsrs	r3, r3, #1
 8003c74:	3b01      	subs	r3, #1
 8003c76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d107      	bne.n	8003c8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d001      	beq.n	8003c90 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e000      	b.n	8003c92 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c90:	2300      	movs	r3, #0
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3718      	adds	r7, #24
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	40023800 	.word	0x40023800

08003ca0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d101      	bne.n	8003cb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e0cc      	b.n	8003e4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003cb4:	4b68      	ldr	r3, [pc, #416]	; (8003e58 <HAL_RCC_ClockConfig+0x1b8>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 030f 	and.w	r3, r3, #15
 8003cbc:	683a      	ldr	r2, [r7, #0]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d90c      	bls.n	8003cdc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cc2:	4b65      	ldr	r3, [pc, #404]	; (8003e58 <HAL_RCC_ClockConfig+0x1b8>)
 8003cc4:	683a      	ldr	r2, [r7, #0]
 8003cc6:	b2d2      	uxtb	r2, r2
 8003cc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cca:	4b63      	ldr	r3, [pc, #396]	; (8003e58 <HAL_RCC_ClockConfig+0x1b8>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 030f 	and.w	r3, r3, #15
 8003cd2:	683a      	ldr	r2, [r7, #0]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d001      	beq.n	8003cdc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e0b8      	b.n	8003e4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0302 	and.w	r3, r3, #2
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d020      	beq.n	8003d2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0304 	and.w	r3, r3, #4
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d005      	beq.n	8003d00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cf4:	4b59      	ldr	r3, [pc, #356]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	4a58      	ldr	r2, [pc, #352]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003cfa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003cfe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0308 	and.w	r3, r3, #8
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d005      	beq.n	8003d18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d0c:	4b53      	ldr	r3, [pc, #332]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	4a52      	ldr	r2, [pc, #328]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d18:	4b50      	ldr	r3, [pc, #320]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	494d      	ldr	r1, [pc, #308]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d26:	4313      	orrs	r3, r2
 8003d28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0301 	and.w	r3, r3, #1
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d044      	beq.n	8003dc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d107      	bne.n	8003d4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d3e:	4b47      	ldr	r3, [pc, #284]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d119      	bne.n	8003d7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e07f      	b.n	8003e4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d003      	beq.n	8003d5e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d5a:	2b03      	cmp	r3, #3
 8003d5c:	d107      	bne.n	8003d6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d5e:	4b3f      	ldr	r3, [pc, #252]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d109      	bne.n	8003d7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e06f      	b.n	8003e4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d6e:	4b3b      	ldr	r3, [pc, #236]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d101      	bne.n	8003d7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e067      	b.n	8003e4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d7e:	4b37      	ldr	r3, [pc, #220]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	f023 0203 	bic.w	r2, r3, #3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	4934      	ldr	r1, [pc, #208]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d90:	f7fe fbd2 	bl	8002538 <HAL_GetTick>
 8003d94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d96:	e00a      	b.n	8003dae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d98:	f7fe fbce 	bl	8002538 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d901      	bls.n	8003dae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e04f      	b.n	8003e4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dae:	4b2b      	ldr	r3, [pc, #172]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f003 020c 	and.w	r2, r3, #12
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d1eb      	bne.n	8003d98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003dc0:	4b25      	ldr	r3, [pc, #148]	; (8003e58 <HAL_RCC_ClockConfig+0x1b8>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 030f 	and.w	r3, r3, #15
 8003dc8:	683a      	ldr	r2, [r7, #0]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d20c      	bcs.n	8003de8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dce:	4b22      	ldr	r3, [pc, #136]	; (8003e58 <HAL_RCC_ClockConfig+0x1b8>)
 8003dd0:	683a      	ldr	r2, [r7, #0]
 8003dd2:	b2d2      	uxtb	r2, r2
 8003dd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dd6:	4b20      	ldr	r3, [pc, #128]	; (8003e58 <HAL_RCC_ClockConfig+0x1b8>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 030f 	and.w	r3, r3, #15
 8003dde:	683a      	ldr	r2, [r7, #0]
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d001      	beq.n	8003de8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e032      	b.n	8003e4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0304 	and.w	r3, r3, #4
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d008      	beq.n	8003e06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003df4:	4b19      	ldr	r3, [pc, #100]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	4916      	ldr	r1, [pc, #88]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 0308 	and.w	r3, r3, #8
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d009      	beq.n	8003e26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e12:	4b12      	ldr	r3, [pc, #72]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	00db      	lsls	r3, r3, #3
 8003e20:	490e      	ldr	r1, [pc, #56]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003e22:	4313      	orrs	r3, r2
 8003e24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e26:	f000 f821 	bl	8003e6c <HAL_RCC_GetSysClockFreq>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	4b0b      	ldr	r3, [pc, #44]	; (8003e5c <HAL_RCC_ClockConfig+0x1bc>)
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	091b      	lsrs	r3, r3, #4
 8003e32:	f003 030f 	and.w	r3, r3, #15
 8003e36:	490a      	ldr	r1, [pc, #40]	; (8003e60 <HAL_RCC_ClockConfig+0x1c0>)
 8003e38:	5ccb      	ldrb	r3, [r1, r3]
 8003e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e3e:	4a09      	ldr	r2, [pc, #36]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003e40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e42:	4b09      	ldr	r3, [pc, #36]	; (8003e68 <HAL_RCC_ClockConfig+0x1c8>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7fe f948 	bl	80020dc <HAL_InitTick>

  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3710      	adds	r7, #16
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	40023c00 	.word	0x40023c00
 8003e5c:	40023800 	.word	0x40023800
 8003e60:	0800e214 	.word	0x0800e214
 8003e64:	20000000 	.word	0x20000000
 8003e68:	20000004 	.word	0x20000004

08003e6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e70:	b090      	sub	sp, #64	; 0x40
 8003e72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e74:	2300      	movs	r3, #0
 8003e76:	637b      	str	r3, [r7, #52]	; 0x34
 8003e78:	2300      	movs	r3, #0
 8003e7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003e80:	2300      	movs	r3, #0
 8003e82:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e84:	4b59      	ldr	r3, [pc, #356]	; (8003fec <HAL_RCC_GetSysClockFreq+0x180>)
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	f003 030c 	and.w	r3, r3, #12
 8003e8c:	2b08      	cmp	r3, #8
 8003e8e:	d00d      	beq.n	8003eac <HAL_RCC_GetSysClockFreq+0x40>
 8003e90:	2b08      	cmp	r3, #8
 8003e92:	f200 80a1 	bhi.w	8003fd8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d002      	beq.n	8003ea0 <HAL_RCC_GetSysClockFreq+0x34>
 8003e9a:	2b04      	cmp	r3, #4
 8003e9c:	d003      	beq.n	8003ea6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003e9e:	e09b      	b.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ea0:	4b53      	ldr	r3, [pc, #332]	; (8003ff0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003ea2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003ea4:	e09b      	b.n	8003fde <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ea6:	4b53      	ldr	r3, [pc, #332]	; (8003ff4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ea8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003eaa:	e098      	b.n	8003fde <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003eac:	4b4f      	ldr	r3, [pc, #316]	; (8003fec <HAL_RCC_GetSysClockFreq+0x180>)
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003eb4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003eb6:	4b4d      	ldr	r3, [pc, #308]	; (8003fec <HAL_RCC_GetSysClockFreq+0x180>)
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d028      	beq.n	8003f14 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ec2:	4b4a      	ldr	r3, [pc, #296]	; (8003fec <HAL_RCC_GetSysClockFreq+0x180>)
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	099b      	lsrs	r3, r3, #6
 8003ec8:	2200      	movs	r2, #0
 8003eca:	623b      	str	r3, [r7, #32]
 8003ecc:	627a      	str	r2, [r7, #36]	; 0x24
 8003ece:	6a3b      	ldr	r3, [r7, #32]
 8003ed0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	4b47      	ldr	r3, [pc, #284]	; (8003ff4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ed8:	fb03 f201 	mul.w	r2, r3, r1
 8003edc:	2300      	movs	r3, #0
 8003ede:	fb00 f303 	mul.w	r3, r0, r3
 8003ee2:	4413      	add	r3, r2
 8003ee4:	4a43      	ldr	r2, [pc, #268]	; (8003ff4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ee6:	fba0 1202 	umull	r1, r2, r0, r2
 8003eea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003eec:	460a      	mov	r2, r1
 8003eee:	62ba      	str	r2, [r7, #40]	; 0x28
 8003ef0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ef2:	4413      	add	r3, r2
 8003ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ef6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ef8:	2200      	movs	r2, #0
 8003efa:	61bb      	str	r3, [r7, #24]
 8003efc:	61fa      	str	r2, [r7, #28]
 8003efe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f02:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003f06:	f7fc fecf 	bl	8000ca8 <__aeabi_uldivmod>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	4613      	mov	r3, r2
 8003f10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f12:	e053      	b.n	8003fbc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f14:	4b35      	ldr	r3, [pc, #212]	; (8003fec <HAL_RCC_GetSysClockFreq+0x180>)
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	099b      	lsrs	r3, r3, #6
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	613b      	str	r3, [r7, #16]
 8003f1e:	617a      	str	r2, [r7, #20]
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003f26:	f04f 0b00 	mov.w	fp, #0
 8003f2a:	4652      	mov	r2, sl
 8003f2c:	465b      	mov	r3, fp
 8003f2e:	f04f 0000 	mov.w	r0, #0
 8003f32:	f04f 0100 	mov.w	r1, #0
 8003f36:	0159      	lsls	r1, r3, #5
 8003f38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f3c:	0150      	lsls	r0, r2, #5
 8003f3e:	4602      	mov	r2, r0
 8003f40:	460b      	mov	r3, r1
 8003f42:	ebb2 080a 	subs.w	r8, r2, sl
 8003f46:	eb63 090b 	sbc.w	r9, r3, fp
 8003f4a:	f04f 0200 	mov.w	r2, #0
 8003f4e:	f04f 0300 	mov.w	r3, #0
 8003f52:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003f56:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003f5a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003f5e:	ebb2 0408 	subs.w	r4, r2, r8
 8003f62:	eb63 0509 	sbc.w	r5, r3, r9
 8003f66:	f04f 0200 	mov.w	r2, #0
 8003f6a:	f04f 0300 	mov.w	r3, #0
 8003f6e:	00eb      	lsls	r3, r5, #3
 8003f70:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f74:	00e2      	lsls	r2, r4, #3
 8003f76:	4614      	mov	r4, r2
 8003f78:	461d      	mov	r5, r3
 8003f7a:	eb14 030a 	adds.w	r3, r4, sl
 8003f7e:	603b      	str	r3, [r7, #0]
 8003f80:	eb45 030b 	adc.w	r3, r5, fp
 8003f84:	607b      	str	r3, [r7, #4]
 8003f86:	f04f 0200 	mov.w	r2, #0
 8003f8a:	f04f 0300 	mov.w	r3, #0
 8003f8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f92:	4629      	mov	r1, r5
 8003f94:	028b      	lsls	r3, r1, #10
 8003f96:	4621      	mov	r1, r4
 8003f98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f9c:	4621      	mov	r1, r4
 8003f9e:	028a      	lsls	r2, r1, #10
 8003fa0:	4610      	mov	r0, r2
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	60bb      	str	r3, [r7, #8]
 8003faa:	60fa      	str	r2, [r7, #12]
 8003fac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003fb0:	f7fc fe7a 	bl	8000ca8 <__aeabi_uldivmod>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	460b      	mov	r3, r1
 8003fb8:	4613      	mov	r3, r2
 8003fba:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003fbc:	4b0b      	ldr	r3, [pc, #44]	; (8003fec <HAL_RCC_GetSysClockFreq+0x180>)
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	0c1b      	lsrs	r3, r3, #16
 8003fc2:	f003 0303 	and.w	r3, r3, #3
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	005b      	lsls	r3, r3, #1
 8003fca:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003fcc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fd4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003fd6:	e002      	b.n	8003fde <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fd8:	4b05      	ldr	r3, [pc, #20]	; (8003ff0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003fda:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003fdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3740      	adds	r7, #64	; 0x40
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fea:	bf00      	nop
 8003fec:	40023800 	.word	0x40023800
 8003ff0:	00f42400 	.word	0x00f42400
 8003ff4:	017d7840 	.word	0x017d7840

08003ff8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ffc:	4b03      	ldr	r3, [pc, #12]	; (800400c <HAL_RCC_GetHCLKFreq+0x14>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
}
 8004000:	4618      	mov	r0, r3
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	20000000 	.word	0x20000000

08004010 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004014:	f7ff fff0 	bl	8003ff8 <HAL_RCC_GetHCLKFreq>
 8004018:	4602      	mov	r2, r0
 800401a:	4b05      	ldr	r3, [pc, #20]	; (8004030 <HAL_RCC_GetPCLK1Freq+0x20>)
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	0a9b      	lsrs	r3, r3, #10
 8004020:	f003 0307 	and.w	r3, r3, #7
 8004024:	4903      	ldr	r1, [pc, #12]	; (8004034 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004026:	5ccb      	ldrb	r3, [r1, r3]
 8004028:	fa22 f303 	lsr.w	r3, r2, r3
}
 800402c:	4618      	mov	r0, r3
 800402e:	bd80      	pop	{r7, pc}
 8004030:	40023800 	.word	0x40023800
 8004034:	0800e224 	.word	0x0800e224

08004038 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800403c:	f7ff ffdc 	bl	8003ff8 <HAL_RCC_GetHCLKFreq>
 8004040:	4602      	mov	r2, r0
 8004042:	4b05      	ldr	r3, [pc, #20]	; (8004058 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	0b5b      	lsrs	r3, r3, #13
 8004048:	f003 0307 	and.w	r3, r3, #7
 800404c:	4903      	ldr	r1, [pc, #12]	; (800405c <HAL_RCC_GetPCLK2Freq+0x24>)
 800404e:	5ccb      	ldrb	r3, [r1, r3]
 8004050:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004054:	4618      	mov	r0, r3
 8004056:	bd80      	pop	{r7, pc}
 8004058:	40023800 	.word	0x40023800
 800405c:	0800e224 	.word	0x0800e224

08004060 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	220f      	movs	r2, #15
 800406e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004070:	4b12      	ldr	r3, [pc, #72]	; (80040bc <HAL_RCC_GetClockConfig+0x5c>)
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f003 0203 	and.w	r2, r3, #3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800407c:	4b0f      	ldr	r3, [pc, #60]	; (80040bc <HAL_RCC_GetClockConfig+0x5c>)
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004088:	4b0c      	ldr	r3, [pc, #48]	; (80040bc <HAL_RCC_GetClockConfig+0x5c>)
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004094:	4b09      	ldr	r3, [pc, #36]	; (80040bc <HAL_RCC_GetClockConfig+0x5c>)
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	08db      	lsrs	r3, r3, #3
 800409a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80040a2:	4b07      	ldr	r3, [pc, #28]	; (80040c0 <HAL_RCC_GetClockConfig+0x60>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 020f 	and.w	r2, r3, #15
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	601a      	str	r2, [r3, #0]
}
 80040ae:	bf00      	nop
 80040b0:	370c      	adds	r7, #12
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	40023800 	.word	0x40023800
 80040c0:	40023c00 	.word	0x40023c00

080040c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d101      	bne.n	80040d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e07b      	b.n	80041ce <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d108      	bne.n	80040f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040e6:	d009      	beq.n	80040fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	61da      	str	r2, [r3, #28]
 80040ee:	e005      	b.n	80040fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004108:	b2db      	uxtb	r3, r3
 800410a:	2b00      	cmp	r3, #0
 800410c:	d106      	bne.n	800411c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f7fd fec0 	bl	8001e9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2202      	movs	r2, #2
 8004120:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004132:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004144:	431a      	orrs	r2, r3
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800414e:	431a      	orrs	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	691b      	ldr	r3, [r3, #16]
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	431a      	orrs	r2, r3
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	695b      	ldr	r3, [r3, #20]
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	431a      	orrs	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800416c:	431a      	orrs	r2, r3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	69db      	ldr	r3, [r3, #28]
 8004172:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004176:	431a      	orrs	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a1b      	ldr	r3, [r3, #32]
 800417c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004180:	ea42 0103 	orr.w	r1, r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004188:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	430a      	orrs	r2, r1
 8004192:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	699b      	ldr	r3, [r3, #24]
 8004198:	0c1b      	lsrs	r3, r3, #16
 800419a:	f003 0104 	and.w	r1, r3, #4
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a2:	f003 0210 	and.w	r2, r3, #16
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	69da      	ldr	r2, [r3, #28]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041bc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3708      	adds	r7, #8
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
	...

080041d8 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b086      	sub	sp, #24
 80041dc:	af00      	add	r7, sp, #0
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	4613      	mov	r3, r2
 80041e4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80041e6:	2300      	movs	r3, #0
 80041e8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d110      	bne.n	8004214 <HAL_SPI_Receive_IT+0x3c>
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041fa:	d10b      	bne.n	8004214 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2204      	movs	r2, #4
 8004200:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8004204:	88fb      	ldrh	r3, [r7, #6]
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	68b9      	ldr	r1, [r7, #8]
 800420a:	68f8      	ldr	r0, [r7, #12]
 800420c:	f000 f882 	bl	8004314 <HAL_SPI_TransmitReceive_IT>
 8004210:	4603      	mov	r3, r0
 8004212:	e076      	b.n	8004302 <HAL_SPI_Receive_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800421a:	2b01      	cmp	r3, #1
 800421c:	d101      	bne.n	8004222 <HAL_SPI_Receive_IT+0x4a>
 800421e:	2302      	movs	r3, #2
 8004220:	e06f      	b.n	8004302 <HAL_SPI_Receive_IT+0x12a>
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004230:	b2db      	uxtb	r3, r3
 8004232:	2b01      	cmp	r3, #1
 8004234:	d002      	beq.n	800423c <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 8004236:	2302      	movs	r3, #2
 8004238:	75fb      	strb	r3, [r7, #23]
    goto error;
 800423a:	e05d      	b.n	80042f8 <HAL_SPI_Receive_IT+0x120>
  }

  if ((pData == NULL) || (Size == 0U))
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d002      	beq.n	8004248 <HAL_SPI_Receive_IT+0x70>
 8004242:	88fb      	ldrh	r3, [r7, #6]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d102      	bne.n	800424e <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800424c:	e054      	b.n	80042f8 <HAL_SPI_Receive_IT+0x120>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2204      	movs	r2, #4
 8004252:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	68ba      	ldr	r2, [r7, #8]
 8004260:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	88fa      	ldrh	r2, [r7, #6]
 8004266:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	88fa      	ldrh	r2, [r7, #6]
 800426c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2200      	movs	r2, #0
 800427e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2200      	movs	r2, #0
 8004284:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d003      	beq.n	8004296 <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	4a1e      	ldr	r2, [pc, #120]	; (800430c <HAL_SPI_Receive_IT+0x134>)
 8004292:	641a      	str	r2, [r3, #64]	; 0x40
 8004294:	e002      	b.n	800429c <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	4a1d      	ldr	r2, [pc, #116]	; (8004310 <HAL_SPI_Receive_IT+0x138>)
 800429a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042a4:	d10f      	bne.n	80042c6 <HAL_SPI_Receive_IT+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80042c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	685a      	ldr	r2, [r3, #4]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80042d4:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042e0:	2b40      	cmp	r3, #64	; 0x40
 80042e2:	d008      	beq.n	80042f6 <HAL_SPI_Receive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042f2:	601a      	str	r2, [r3, #0]
 80042f4:	e000      	b.n	80042f8 <HAL_SPI_Receive_IT+0x120>
  }

error :
 80042f6:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004300:	7dfb      	ldrb	r3, [r7, #23]
}
 8004302:	4618      	mov	r0, r3
 8004304:	3718      	adds	r7, #24
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	08004be1 	.word	0x08004be1
 8004310:	08004b97 	.word	0x08004b97

08004314 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8004314:	b480      	push	{r7}
 8004316:	b087      	sub	sp, #28
 8004318:	af00      	add	r7, sp, #0
 800431a:	60f8      	str	r0, [r7, #12]
 800431c:	60b9      	str	r1, [r7, #8]
 800431e:	607a      	str	r2, [r7, #4]
 8004320:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004322:	2300      	movs	r3, #0
 8004324:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800432c:	2b01      	cmp	r3, #1
 800432e:	d101      	bne.n	8004334 <HAL_SPI_TransmitReceive_IT+0x20>
 8004330:	2302      	movs	r3, #2
 8004332:	e075      	b.n	8004420 <HAL_SPI_TransmitReceive_IT+0x10c>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004342:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800434a:	7dbb      	ldrb	r3, [r7, #22]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d00d      	beq.n	800436c <HAL_SPI_TransmitReceive_IT+0x58>
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004356:	d106      	bne.n	8004366 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d102      	bne.n	8004366 <HAL_SPI_TransmitReceive_IT+0x52>
 8004360:	7dbb      	ldrb	r3, [r7, #22]
 8004362:	2b04      	cmp	r3, #4
 8004364:	d002      	beq.n	800436c <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8004366:	2302      	movs	r3, #2
 8004368:	75fb      	strb	r3, [r7, #23]
    goto error;
 800436a:	e054      	b.n	8004416 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d005      	beq.n	800437e <HAL_SPI_TransmitReceive_IT+0x6a>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d002      	beq.n	800437e <HAL_SPI_TransmitReceive_IT+0x6a>
 8004378:	887b      	ldrh	r3, [r7, #2]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d102      	bne.n	8004384 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004382:	e048      	b.n	8004416 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800438a:	b2db      	uxtb	r3, r3
 800438c:	2b04      	cmp	r3, #4
 800438e:	d003      	beq.n	8004398 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2205      	movs	r2, #5
 8004394:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	68ba      	ldr	r2, [r7, #8]
 80043a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	887a      	ldrh	r2, [r7, #2]
 80043a8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	887a      	ldrh	r2, [r7, #2]
 80043ae:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	887a      	ldrh	r2, [r7, #2]
 80043ba:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	887a      	ldrh	r2, [r7, #2]
 80043c0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d006      	beq.n	80043d8 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	4a17      	ldr	r2, [pc, #92]	; (800442c <HAL_SPI_TransmitReceive_IT+0x118>)
 80043ce:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	4a17      	ldr	r2, [pc, #92]	; (8004430 <HAL_SPI_TransmitReceive_IT+0x11c>)
 80043d4:	645a      	str	r2, [r3, #68]	; 0x44
 80043d6:	e005      	b.n	80043e4 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	4a16      	ldr	r2, [pc, #88]	; (8004434 <HAL_SPI_TransmitReceive_IT+0x120>)
 80043dc:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	4a15      	ldr	r2, [pc, #84]	; (8004438 <HAL_SPI_TransmitReceive_IT+0x124>)
 80043e2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	685a      	ldr	r2, [r3, #4]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 80043f2:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043fe:	2b40      	cmp	r3, #64	; 0x40
 8004400:	d008      	beq.n	8004414 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004410:	601a      	str	r2, [r3, #0]
 8004412:	e000      	b.n	8004416 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8004414:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800441e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004420:	4618      	mov	r0, r3
 8004422:	371c      	adds	r7, #28
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr
 800442c:	08004ad9 	.word	0x08004ad9
 8004430:	08004b39 	.word	0x08004b39
 8004434:	08004a15 	.word	0x08004a15
 8004438:	08004a79 	.word	0x08004a79

0800443c <HAL_SPI_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b088      	sub	sp, #32
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt ;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8004444:	2300      	movs	r3, #0
 8004446:	77fb      	strb	r3, [r7, #31]
  abortcplt = 1U;
 8004448:	2301      	movs	r3, #1
 800444a:	61bb      	str	r3, [r7, #24]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800444c:	4b72      	ldr	r3, [pc, #456]	; (8004618 <HAL_SPI_Abort_IT+0x1dc>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a72      	ldr	r2, [pc, #456]	; (800461c <HAL_SPI_Abort_IT+0x1e0>)
 8004452:	fba2 2303 	umull	r2, r3, r2, r3
 8004456:	0a5b      	lsrs	r3, r3, #9
 8004458:	2264      	movs	r2, #100	; 0x64
 800445a:	fb02 f303 	mul.w	r3, r2, r3
 800445e:	613b      	str	r3, [r7, #16]
  count = resetcount;
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	617b      	str	r3, [r7, #20]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 0220 	bic.w	r2, r2, #32
 8004472:	605a      	str	r2, [r3, #4]

  /* Change Rx and Tx Irq Handler to Disable TXEIE, RXNEIE and ERRIE interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800447e:	2b80      	cmp	r3, #128	; 0x80
 8004480:	d117      	bne.n	80044b2 <HAL_SPI_Abort_IT+0x76>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a66      	ldr	r2, [pc, #408]	; (8004620 <HAL_SPI_Abort_IT+0x1e4>)
 8004486:	645a      	str	r2, [r3, #68]	; 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d106      	bne.n	800449c <HAL_SPI_Abort_IT+0x60>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004492:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800449a:	e008      	b.n	80044ae <HAL_SPI_Abort_IT+0x72>
      }
      count--;
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	3b01      	subs	r3, #1
 80044a0:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	2b07      	cmp	r3, #7
 80044ac:	d1ec      	bne.n	8004488 <HAL_SPI_Abort_IT+0x4c>
    /* Reset Timeout Counter */
    count = resetcount;
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	617b      	str	r3, [r7, #20]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044bc:	2b40      	cmp	r3, #64	; 0x40
 80044be:	d117      	bne.n	80044f0 <HAL_SPI_Abort_IT+0xb4>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a58      	ldr	r2, [pc, #352]	; (8004624 <HAL_SPI_Abort_IT+0x1e8>)
 80044c4:	641a      	str	r2, [r3, #64]	; 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d106      	bne.n	80044da <HAL_SPI_Abort_IT+0x9e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044d0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 80044d8:	e008      	b.n	80044ec <HAL_SPI_Abort_IT+0xb0>
      }
      count--;
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	3b01      	subs	r3, #1
 80044de:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	2b07      	cmp	r3, #7
 80044ea:	d1ec      	bne.n	80044c6 <HAL_SPI_Abort_IT+0x8a>
    /* Reset Timeout Counter */
    count = resetcount;
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	617b      	str	r3, [r7, #20]
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to SPI Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (hspi->hdmatx != NULL)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00f      	beq.n	8004518 <HAL_SPI_Abort_IT+0xdc>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f003 0302 	and.w	r3, r3, #2
 8004502:	2b02      	cmp	r3, #2
 8004504:	d104      	bne.n	8004510 <HAL_SPI_Abort_IT+0xd4>
    {
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800450a:	4a47      	ldr	r2, [pc, #284]	; (8004628 <HAL_SPI_Abort_IT+0x1ec>)
 800450c:	651a      	str	r2, [r3, #80]	; 0x50
 800450e:	e003      	b.n	8004518 <HAL_SPI_Abort_IT+0xdc>
    }
    else
    {
      hspi->hdmatx->XferAbortCallback = NULL;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004514:	2200      	movs	r2, #0
 8004516:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (hspi->hdmarx != NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800451c:	2b00      	cmp	r3, #0
 800451e:	d00f      	beq.n	8004540 <HAL_SPI_Abort_IT+0x104>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f003 0301 	and.w	r3, r3, #1
 800452a:	2b01      	cmp	r3, #1
 800452c:	d104      	bne.n	8004538 <HAL_SPI_Abort_IT+0xfc>
    {
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004532:	4a3e      	ldr	r2, [pc, #248]	; (800462c <HAL_SPI_Abort_IT+0x1f0>)
 8004534:	651a      	str	r2, [r3, #80]	; 0x50
 8004536:	e003      	b.n	8004540 <HAL_SPI_Abort_IT+0x104>
    }
    else
    {
      hspi->hdmarx->XferAbortCallback = NULL;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800453c:	2200      	movs	r2, #0
 800453e:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f003 0302 	and.w	r3, r3, #2
 800454a:	2b02      	cmp	r3, #2
 800454c:	d115      	bne.n	800457a <HAL_SPI_Abort_IT+0x13e>
  {
    /* Abort the SPI DMA Tx Stream/Channel */
    if (hspi->hdmatx != NULL)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004552:	2b00      	cmp	r3, #0
 8004554:	d011      	beq.n	800457a <HAL_SPI_Abort_IT+0x13e>
    {
      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800455a:	4618      	mov	r0, r3
 800455c:	f7fe ff5a 	bl	8003414 <HAL_DMA_Abort_IT>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d007      	beq.n	8004576 <HAL_SPI_Abort_IT+0x13a>
      {
        hspi->hdmatx->XferAbortCallback = NULL;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800456a:	2200      	movs	r2, #0
 800456c:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2240      	movs	r2, #64	; 0x40
 8004572:	655a      	str	r2, [r3, #84]	; 0x54
 8004574:	e001      	b.n	800457a <HAL_SPI_Abort_IT+0x13e>
      }
      else
      {
        abortcplt = 0U;
 8004576:	2300      	movs	r3, #0
 8004578:	61bb      	str	r3, [r7, #24]
      }
    }
  }
  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f003 0301 	and.w	r3, r3, #1
 8004584:	2b01      	cmp	r3, #1
 8004586:	d115      	bne.n	80045b4 <HAL_SPI_Abort_IT+0x178>
  {
    /* Abort the SPI DMA Rx Stream/Channel */
    if (hspi->hdmarx != NULL)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800458c:	2b00      	cmp	r3, #0
 800458e:	d011      	beq.n	80045b4 <HAL_SPI_Abort_IT+0x178>
    {
      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004594:	4618      	mov	r0, r3
 8004596:	f7fe ff3d 	bl	8003414 <HAL_DMA_Abort_IT>
 800459a:	4603      	mov	r3, r0
 800459c:	2b00      	cmp	r3, #0
 800459e:	d007      	beq.n	80045b0 <HAL_SPI_Abort_IT+0x174>
      {
        hspi->hdmarx->XferAbortCallback = NULL;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045a4:	2200      	movs	r2, #0
 80045a6:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2240      	movs	r2, #64	; 0x40
 80045ac:	655a      	str	r2, [r3, #84]	; 0x54
 80045ae:	e001      	b.n	80045b4 <HAL_SPI_Abort_IT+0x178>
      }
      else
      {
        abortcplt = 0U;
 80045b0:	2300      	movs	r3, #0
 80045b2:	61bb      	str	r3, [r7, #24]
      }
    }
  }

  if (abortcplt == 1U)
 80045b4:	69bb      	ldr	r3, [r7, #24]
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d128      	bne.n	800460c <HAL_SPI_Abort_IT+0x1d0>
  {
    /* Reset Tx and Rx transfer counters */
    hspi->RxXferCount = 0U;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->TxXferCount = 0U;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	86da      	strh	r2, [r3, #54]	; 0x36

    /* Check error during Abort procedure */
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ca:	2b40      	cmp	r3, #64	; 0x40
 80045cc:	d102      	bne.n	80045d4 <HAL_SPI_Abort_IT+0x198>
    {
      /* return HAL_Error in case of error during Abort procedure */
      errorcode = HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	77fb      	strb	r3, [r7, #31]
 80045d2:	e002      	b.n	80045da <HAL_SPI_Abort_IT+0x19e>
    }
    else
    {
      /* Reset errorCode */
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear the Error flags in the SR register */
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045da:	2300      	movs	r3, #0
 80045dc:	60fb      	str	r3, [r7, #12]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	60fb      	str	r3, [r7, #12]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	60fb      	str	r3, [r7, #12]
 80045ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80045f0:	2300      	movs	r3, #0
 80045f2:	60bb      	str	r3, [r7, #8]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	60bb      	str	r3, [r7, #8]
 80045fc:	68bb      	ldr	r3, [r7, #8]

    /* Restore hspi->State to Ready */
    hspi->State = HAL_SPI_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->AbortCpltCallback(hspi);
#else
    HAL_SPI_AbortCpltCallback(hspi);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 f91c 	bl	8004844 <HAL_SPI_AbortCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  return errorcode;
 800460c:	7ffb      	ldrb	r3, [r7, #31]
}
 800460e:	4618      	mov	r0, r3
 8004610:	3720      	adds	r7, #32
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	20000000 	.word	0x20000000
 800461c:	057619f1 	.word	0x057619f1
 8004620:	08005081 	.word	0x08005081
 8004624:	08004ff1 	.word	0x08004ff1
 8004628:	08004881 	.word	0x08004881
 800462c:	08004955 	.word	0x08004955

08004630 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b088      	sub	sp, #32
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	099b      	lsrs	r3, r3, #6
 800464c:	f003 0301 	and.w	r3, r3, #1
 8004650:	2b00      	cmp	r3, #0
 8004652:	d10f      	bne.n	8004674 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004654:	69bb      	ldr	r3, [r7, #24]
 8004656:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00a      	beq.n	8004674 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	099b      	lsrs	r3, r3, #6
 8004662:	f003 0301 	and.w	r3, r3, #1
 8004666:	2b00      	cmp	r3, #0
 8004668:	d004      	beq.n	8004674 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	4798      	blx	r3
    return;
 8004672:	e0d7      	b.n	8004824 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004674:	69bb      	ldr	r3, [r7, #24]
 8004676:	085b      	lsrs	r3, r3, #1
 8004678:	f003 0301 	and.w	r3, r3, #1
 800467c:	2b00      	cmp	r3, #0
 800467e:	d00a      	beq.n	8004696 <HAL_SPI_IRQHandler+0x66>
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	09db      	lsrs	r3, r3, #7
 8004684:	f003 0301 	and.w	r3, r3, #1
 8004688:	2b00      	cmp	r3, #0
 800468a:	d004      	beq.n	8004696 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	4798      	blx	r3
    return;
 8004694:	e0c6      	b.n	8004824 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004696:	69bb      	ldr	r3, [r7, #24]
 8004698:	095b      	lsrs	r3, r3, #5
 800469a:	f003 0301 	and.w	r3, r3, #1
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d10c      	bne.n	80046bc <HAL_SPI_IRQHandler+0x8c>
 80046a2:	69bb      	ldr	r3, [r7, #24]
 80046a4:	099b      	lsrs	r3, r3, #6
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d106      	bne.n	80046bc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	0a1b      	lsrs	r3, r3, #8
 80046b2:	f003 0301 	and.w	r3, r3, #1
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	f000 80b4 	beq.w	8004824 <HAL_SPI_IRQHandler+0x1f4>
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	095b      	lsrs	r3, r3, #5
 80046c0:	f003 0301 	and.w	r3, r3, #1
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	f000 80ad 	beq.w	8004824 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	099b      	lsrs	r3, r3, #6
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d023      	beq.n	800471e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	2b03      	cmp	r3, #3
 80046e0:	d011      	beq.n	8004706 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046e6:	f043 0204 	orr.w	r2, r3, #4
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046ee:	2300      	movs	r3, #0
 80046f0:	617b      	str	r3, [r7, #20]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	617b      	str	r3, [r7, #20]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	617b      	str	r3, [r7, #20]
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	e00b      	b.n	800471e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004706:	2300      	movs	r3, #0
 8004708:	613b      	str	r3, [r7, #16]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	613b      	str	r3, [r7, #16]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	613b      	str	r3, [r7, #16]
 800471a:	693b      	ldr	r3, [r7, #16]
        return;
 800471c:	e082      	b.n	8004824 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800471e:	69bb      	ldr	r3, [r7, #24]
 8004720:	095b      	lsrs	r3, r3, #5
 8004722:	f003 0301 	and.w	r3, r3, #1
 8004726:	2b00      	cmp	r3, #0
 8004728:	d014      	beq.n	8004754 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800472e:	f043 0201 	orr.w	r2, r3, #1
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004736:	2300      	movs	r3, #0
 8004738:	60fb      	str	r3, [r7, #12]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	60fb      	str	r3, [r7, #12]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004750:	601a      	str	r2, [r3, #0]
 8004752:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	0a1b      	lsrs	r3, r3, #8
 8004758:	f003 0301 	and.w	r3, r3, #1
 800475c:	2b00      	cmp	r3, #0
 800475e:	d00c      	beq.n	800477a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004764:	f043 0208 	orr.w	r2, r3, #8
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800476c:	2300      	movs	r3, #0
 800476e:	60bb      	str	r3, [r7, #8]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	60bb      	str	r3, [r7, #8]
 8004778:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800477e:	2b00      	cmp	r3, #0
 8004780:	d04f      	beq.n	8004822 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	685a      	ldr	r2, [r3, #4]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004790:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2201      	movs	r2, #1
 8004796:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d104      	bne.n	80047ae <HAL_SPI_IRQHandler+0x17e>
 80047a4:	69fb      	ldr	r3, [r7, #28]
 80047a6:	f003 0301 	and.w	r3, r3, #1
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d034      	beq.n	8004818 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	685a      	ldr	r2, [r3, #4]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f022 0203 	bic.w	r2, r2, #3
 80047bc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d011      	beq.n	80047ea <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ca:	4a18      	ldr	r2, [pc, #96]	; (800482c <HAL_SPI_IRQHandler+0x1fc>)
 80047cc:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7fe fe1e 	bl	8003414 <HAL_DMA_Abort_IT>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d005      	beq.n	80047ea <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047e2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d016      	beq.n	8004820 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047f6:	4a0d      	ldr	r2, [pc, #52]	; (800482c <HAL_SPI_IRQHandler+0x1fc>)
 80047f8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047fe:	4618      	mov	r0, r3
 8004800:	f7fe fe08 	bl	8003414 <HAL_DMA_Abort_IT>
 8004804:	4603      	mov	r3, r0
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00a      	beq.n	8004820 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800480e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004816:	e003      	b.n	8004820 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f7fd fc13 	bl	8002044 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800481e:	e000      	b.n	8004822 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004820:	bf00      	nop
    return;
 8004822:	bf00      	nop
  }
}
 8004824:	3720      	adds	r7, #32
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	08004859 	.word	0x08004859

08004830 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8004838:	bf00      	nop
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 800484c:	bf00      	nop
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b084      	sub	sp, #16
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004864:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2200      	movs	r2, #0
 800486a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2200      	movs	r2, #0
 8004870:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f7fd fbe6 	bl	8002044 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004878:	bf00      	nop
 800487a:	3710      	adds	r7, #16
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <SPI_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b086      	sub	sp, #24
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800488c:	617b      	str	r3, [r7, #20]
  __IO uint32_t count;

  hspi->hdmatx->XferAbortCallback = NULL;
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004892:	2200      	movs	r2, #0
 8004894:	651a      	str	r2, [r3, #80]	; 0x50
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004896:	4b2d      	ldr	r3, [pc, #180]	; (800494c <SPI_DMATxAbortCallback+0xcc>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a2d      	ldr	r2, [pc, #180]	; (8004950 <SPI_DMATxAbortCallback+0xd0>)
 800489c:	fba2 2303 	umull	r2, r3, r2, r3
 80048a0:	0a5b      	lsrs	r3, r3, #9
 80048a2:	2264      	movs	r2, #100	; 0x64
 80048a4:	fb02 f303 	mul.w	r3, r2, r3
 80048a8:	613b      	str	r3, [r7, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	685a      	ldr	r2, [r3, #4]
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f022 0202 	bic.w	r2, r2, #2
 80048b8:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d106      	bne.n	80048ce <SPI_DMATxAbortCallback+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048c4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80048cc:	e009      	b.n	80048e2 <SPI_DMATxAbortCallback+0x62>
    }
    count--;
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	3b01      	subs	r3, #1
 80048d2:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f003 0302 	and.w	r3, r3, #2
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d0eb      	beq.n	80048ba <SPI_DMATxAbortCallback+0x3a>

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmarx != NULL)
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d004      	beq.n	80048f4 <SPI_DMATxAbortCallback+0x74>
  {
    if (hspi->hdmarx->XferAbortCallback != NULL)
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d126      	bne.n	8004942 <SPI_DMATxAbortCallback+0xc2>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	2200      	movs	r2, #0
 80048f8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	2200      	movs	r2, #0
 80048fe:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004904:	2b40      	cmp	r3, #64	; 0x40
 8004906:	d002      	beq.n	800490e <SPI_DMATxAbortCallback+0x8e>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	2200      	movs	r2, #0
 800490c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800490e:	2300      	movs	r3, #0
 8004910:	60fb      	str	r3, [r7, #12]
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	60fb      	str	r3, [r7, #12]
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	60fb      	str	r3, [r7, #12]
 8004922:	68fb      	ldr	r3, [r7, #12]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004924:	2300      	movs	r3, #0
 8004926:	60bb      	str	r3, [r7, #8]
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	60bb      	str	r3, [r7, #8]
 8004930:	68bb      	ldr	r3, [r7, #8]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	2201      	movs	r2, #1
 8004936:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 800493a:	6978      	ldr	r0, [r7, #20]
 800493c:	f7ff ff82 	bl	8004844 <HAL_SPI_AbortCpltCallback>
 8004940:	e000      	b.n	8004944 <SPI_DMATxAbortCallback+0xc4>
      return;
 8004942:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004944:	3718      	adds	r7, #24
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	20000000 	.word	0x20000000
 8004950:	057619f1 	.word	0x057619f1

08004954 <SPI_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b086      	sub	sp, #24
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004960:	617b      	str	r3, [r7, #20]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004970:	601a      	str	r2, [r3, #0]

  hspi->hdmarx->XferAbortCallback = NULL;
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004976:	2200      	movs	r2, #0
 8004978:	651a      	str	r2, [r3, #80]	; 0x50

  /* Disable Rx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	685a      	ldr	r2, [r3, #4]
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f022 0201 	bic.w	r2, r2, #1
 8004988:	605a      	str	r2, [r3, #4]

  /* Check Busy flag */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800498a:	f7fd fdd5 	bl	8002538 <HAL_GetTick>
 800498e:	4603      	mov	r3, r0
 8004990:	461a      	mov	r2, r3
 8004992:	2164      	movs	r1, #100	; 0x64
 8004994:	6978      	ldr	r0, [r7, #20]
 8004996:	f000 fa35 	bl	8004e04 <SPI_EndRxTxTransaction>
 800499a:	4603      	mov	r3, r0
 800499c:	2b00      	cmp	r3, #0
 800499e:	d005      	beq.n	80049ac <SPI_DMARxAbortCallback+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049a4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmatx != NULL)
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d004      	beq.n	80049be <SPI_DMARxAbortCallback+0x6a>
  {
    if (hspi->hdmatx->XferAbortCallback != NULL)
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d126      	bne.n	8004a0c <SPI_DMARxAbortCallback+0xb8>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	2200      	movs	r2, #0
 80049c2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	2200      	movs	r2, #0
 80049c8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049ce:	2b40      	cmp	r3, #64	; 0x40
 80049d0:	d002      	beq.n	80049d8 <SPI_DMARxAbortCallback+0x84>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	2200      	movs	r2, #0
 80049d6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049d8:	2300      	movs	r3, #0
 80049da:	613b      	str	r3, [r7, #16]
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	613b      	str	r3, [r7, #16]
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	613b      	str	r3, [r7, #16]
 80049ec:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 80049ee:	2300      	movs	r3, #0
 80049f0:	60fb      	str	r3, [r7, #12]
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	60fb      	str	r3, [r7, #12]
 80049fa:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 8004a04:	6978      	ldr	r0, [r7, #20]
 8004a06:	f7ff ff1d 	bl	8004844 <HAL_SPI_AbortCpltCallback>
 8004a0a:	e000      	b.n	8004a0e <SPI_DMARxAbortCallback+0xba>
      return;
 8004a0c:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004a0e:	3718      	adds	r7, #24
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b082      	sub	sp, #8
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f103 020c 	add.w	r2, r3, #12
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a28:	7812      	ldrb	r2, [r2, #0]
 8004a2a:	b2d2      	uxtb	r2, r2
 8004a2c:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a32:	1c5a      	adds	r2, r3, #1
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	b29a      	uxth	r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d10f      	bne.n	8004a70 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	685a      	ldr	r2, [r3, #4]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004a5e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d102      	bne.n	8004a70 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 fa0c 	bl	8004e88 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004a70:	bf00      	nop
 8004a72:	3708      	adds	r7, #8
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b082      	sub	sp, #8
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	330c      	adds	r3, #12
 8004a8a:	7812      	ldrb	r2, [r2, #0]
 8004a8c:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a92:	1c5a      	adds	r2, r3, #1
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10f      	bne.n	8004ad0 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	685a      	ldr	r2, [r3, #4]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004abe:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d102      	bne.n	8004ad0 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 f9dc 	bl	8004e88 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004ad0:	bf00      	nop
 8004ad2:	3708      	adds	r7, #8
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b082      	sub	sp, #8
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68da      	ldr	r2, [r3, #12]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aea:	b292      	uxth	r2, r2
 8004aec:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af2:	1c9a      	adds	r2, r3, #2
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	3b01      	subs	r3, #1
 8004b00:	b29a      	uxth	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d10f      	bne.n	8004b30 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	685a      	ldr	r2, [r3, #4]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b1e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d102      	bne.n	8004b30 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 f9ac 	bl	8004e88 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004b30:	bf00      	nop
 8004b32:	3708      	adds	r7, #8
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b082      	sub	sp, #8
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b44:	881a      	ldrh	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b50:	1c9a      	adds	r2, r3, #2
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	3b01      	subs	r3, #1
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d10f      	bne.n	8004b8e <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	685a      	ldr	r2, [r3, #4]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b7c:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d102      	bne.n	8004b8e <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f000 f97d 	bl	8004e88 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004b8e:	bf00      	nop
 8004b90:	3708      	adds	r7, #8
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}

08004b96 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004b96:	b580      	push	{r7, lr}
 8004b98:	b082      	sub	sp, #8
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f103 020c 	add.w	r2, r3, #12
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004baa:	7812      	ldrb	r2, [r2, #0]
 8004bac:	b2d2      	uxtb	r2, r2
 8004bae:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bb4:	1c5a      	adds	r2, r3, #1
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	3b01      	subs	r3, #1
 8004bc2:	b29a      	uxth	r2, r3
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bcc:	b29b      	uxth	r3, r3
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d102      	bne.n	8004bd8 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 f9cc 	bl	8004f70 <SPI_CloseRx_ISR>
  }
}
 8004bd8:	bf00      	nop
 8004bda:	3708      	adds	r7, #8
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68da      	ldr	r2, [r3, #12]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bf2:	b292      	uxth	r2, r2
 8004bf4:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bfa:	1c9a      	adds	r2, r3, #2
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c04:	b29b      	uxth	r3, r3
 8004c06:	3b01      	subs	r3, #1
 8004c08:	b29a      	uxth	r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d102      	bne.n	8004c1e <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 f9a9 	bl	8004f70 <SPI_CloseRx_ISR>
  }
}
 8004c1e:	bf00      	nop
 8004c20:	3708      	adds	r7, #8
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
	...

08004c28 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b088      	sub	sp, #32
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	603b      	str	r3, [r7, #0]
 8004c34:	4613      	mov	r3, r2
 8004c36:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c38:	f7fd fc7e 	bl	8002538 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c40:	1a9b      	subs	r3, r3, r2
 8004c42:	683a      	ldr	r2, [r7, #0]
 8004c44:	4413      	add	r3, r2
 8004c46:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c48:	f7fd fc76 	bl	8002538 <HAL_GetTick>
 8004c4c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c4e:	4b39      	ldr	r3, [pc, #228]	; (8004d34 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	015b      	lsls	r3, r3, #5
 8004c54:	0d1b      	lsrs	r3, r3, #20
 8004c56:	69fa      	ldr	r2, [r7, #28]
 8004c58:	fb02 f303 	mul.w	r3, r2, r3
 8004c5c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c5e:	e054      	b.n	8004d0a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c66:	d050      	beq.n	8004d0a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c68:	f7fd fc66 	bl	8002538 <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	69fa      	ldr	r2, [r7, #28]
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d902      	bls.n	8004c7e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d13d      	bne.n	8004cfa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	685a      	ldr	r2, [r3, #4]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004c8c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c96:	d111      	bne.n	8004cbc <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ca0:	d004      	beq.n	8004cac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004caa:	d107      	bne.n	8004cbc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cc0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cc4:	d10f      	bne.n	8004ce6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004cd4:	601a      	str	r2, [r3, #0]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ce4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e017      	b.n	8004d2a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d101      	bne.n	8004d04 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004d00:	2300      	movs	r3, #0
 8004d02:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	3b01      	subs	r3, #1
 8004d08:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	689a      	ldr	r2, [r3, #8]
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	4013      	ands	r3, r2
 8004d14:	68ba      	ldr	r2, [r7, #8]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	bf0c      	ite	eq
 8004d1a:	2301      	moveq	r3, #1
 8004d1c:	2300      	movne	r3, #0
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	461a      	mov	r2, r3
 8004d22:	79fb      	ldrb	r3, [r7, #7]
 8004d24:	429a      	cmp	r2, r3
 8004d26:	d19b      	bne.n	8004c60 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d28:	2300      	movs	r3, #0
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3720      	adds	r7, #32
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	20000000 	.word	0x20000000

08004d38 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b086      	sub	sp, #24
 8004d3c:	af02      	add	r7, sp, #8
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d4c:	d111      	bne.n	8004d72 <SPI_EndRxTransaction+0x3a>
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d56:	d004      	beq.n	8004d62 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d60:	d107      	bne.n	8004d72 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d70:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d7a:	d12a      	bne.n	8004dd2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d84:	d012      	beq.n	8004dac <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	9300      	str	r3, [sp, #0]
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	2180      	movs	r1, #128	; 0x80
 8004d90:	68f8      	ldr	r0, [r7, #12]
 8004d92:	f7ff ff49 	bl	8004c28 <SPI_WaitFlagStateUntilTimeout>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d02d      	beq.n	8004df8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004da0:	f043 0220 	orr.w	r2, r3, #32
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e026      	b.n	8004dfa <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	9300      	str	r3, [sp, #0]
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	2200      	movs	r2, #0
 8004db4:	2101      	movs	r1, #1
 8004db6:	68f8      	ldr	r0, [r7, #12]
 8004db8:	f7ff ff36 	bl	8004c28 <SPI_WaitFlagStateUntilTimeout>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d01a      	beq.n	8004df8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dc6:	f043 0220 	orr.w	r2, r3, #32
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e013      	b.n	8004dfa <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	9300      	str	r3, [sp, #0]
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	2101      	movs	r1, #1
 8004ddc:	68f8      	ldr	r0, [r7, #12]
 8004dde:	f7ff ff23 	bl	8004c28 <SPI_WaitFlagStateUntilTimeout>
 8004de2:	4603      	mov	r3, r0
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d007      	beq.n	8004df8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dec:	f043 0220 	orr.w	r2, r3, #32
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004df4:	2303      	movs	r3, #3
 8004df6:	e000      	b.n	8004dfa <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
	...

08004e04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b088      	sub	sp, #32
 8004e08:	af02      	add	r7, sp, #8
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004e10:	4b1b      	ldr	r3, [pc, #108]	; (8004e80 <SPI_EndRxTxTransaction+0x7c>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a1b      	ldr	r2, [pc, #108]	; (8004e84 <SPI_EndRxTxTransaction+0x80>)
 8004e16:	fba2 2303 	umull	r2, r3, r2, r3
 8004e1a:	0d5b      	lsrs	r3, r3, #21
 8004e1c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004e20:	fb02 f303 	mul.w	r3, r2, r3
 8004e24:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e2e:	d112      	bne.n	8004e56 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	9300      	str	r3, [sp, #0]
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	2200      	movs	r2, #0
 8004e38:	2180      	movs	r1, #128	; 0x80
 8004e3a:	68f8      	ldr	r0, [r7, #12]
 8004e3c:	f7ff fef4 	bl	8004c28 <SPI_WaitFlagStateUntilTimeout>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d016      	beq.n	8004e74 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e4a:	f043 0220 	orr.w	r2, r3, #32
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e00f      	b.n	8004e76 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d00a      	beq.n	8004e72 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e6c:	2b80      	cmp	r3, #128	; 0x80
 8004e6e:	d0f2      	beq.n	8004e56 <SPI_EndRxTxTransaction+0x52>
 8004e70:	e000      	b.n	8004e74 <SPI_EndRxTxTransaction+0x70>
        break;
 8004e72:	bf00      	nop
  }

  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3718      	adds	r7, #24
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	bf00      	nop
 8004e80:	20000000 	.word	0x20000000
 8004e84:	165e9f81 	.word	0x165e9f81

08004e88 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b086      	sub	sp, #24
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004e90:	4b35      	ldr	r3, [pc, #212]	; (8004f68 <SPI_CloseRxTx_ISR+0xe0>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a35      	ldr	r2, [pc, #212]	; (8004f6c <SPI_CloseRxTx_ISR+0xe4>)
 8004e96:	fba2 2303 	umull	r2, r3, r2, r3
 8004e9a:	0a5b      	lsrs	r3, r3, #9
 8004e9c:	2264      	movs	r2, #100	; 0x64
 8004e9e:	fb02 f303 	mul.w	r3, r2, r3
 8004ea2:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ea4:	f7fd fb48 	bl	8002538 <HAL_GetTick>
 8004ea8:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	685a      	ldr	r2, [r3, #4]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f022 0220 	bic.w	r2, r2, #32
 8004eb8:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d106      	bne.n	8004ece <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ec4:	f043 0220 	orr.w	r2, r3, #32
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004ecc:	e009      	b.n	8004ee2 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f003 0302 	and.w	r3, r3, #2
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d0eb      	beq.n	8004eba <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004ee2:	697a      	ldr	r2, [r7, #20]
 8004ee4:	2164      	movs	r1, #100	; 0x64
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f7ff ff8c 	bl	8004e04 <SPI_EndRxTxTransaction>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d005      	beq.n	8004efe <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ef6:	f043 0220 	orr.w	r2, r3, #32
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10a      	bne.n	8004f1c <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f06:	2300      	movs	r3, #0
 8004f08:	60fb      	str	r3, [r7, #12]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	60fb      	str	r3, [r7, #12]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	60fb      	str	r3, [r7, #12]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d115      	bne.n	8004f50 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	2b04      	cmp	r3, #4
 8004f2e:	d107      	bne.n	8004f40 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f7fc ffff 	bl	8001f3c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8004f3e:	e00e      	b.n	8004f5e <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f7ff fc71 	bl	8004830 <HAL_SPI_TxRxCpltCallback>
}
 8004f4e:	e006      	b.n	8004f5e <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f7fd f873 	bl	8002044 <HAL_SPI_ErrorCallback>
}
 8004f5e:	bf00      	nop
 8004f60:	3718      	adds	r7, #24
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	20000000 	.word	0x20000000
 8004f6c:	057619f1 	.word	0x057619f1

08004f70 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b084      	sub	sp, #16
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	685a      	ldr	r2, [r3, #4]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004f86:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8004f88:	f7fd fad6 	bl	8002538 <HAL_GetTick>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	461a      	mov	r2, r3
 8004f90:	2164      	movs	r1, #100	; 0x64
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f7ff fed0 	bl	8004d38 <SPI_EndRxTransaction>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d005      	beq.n	8004faa <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fa2:	f043 0220 	orr.w	r2, r3, #32
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d10a      	bne.n	8004fc8 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	60fb      	str	r3, [r7, #12]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	60fb      	str	r3, [r7, #12]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	60fb      	str	r3, [r7, #12]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d103      	bne.n	8004fe0 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f7fc ffaf 	bl	8001f3c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8004fde:	e002      	b.n	8004fe6 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	f7fd f82f 	bl	8002044 <HAL_SPI_ErrorCallback>
}
 8004fe6:	bf00      	nop
 8004fe8:	3710      	adds	r7, #16
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
	...

08004ff0 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004ffc:	4b1e      	ldr	r3, [pc, #120]	; (8005078 <SPI_AbortRx_ISR+0x88>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a1e      	ldr	r2, [pc, #120]	; (800507c <SPI_AbortRx_ISR+0x8c>)
 8005002:	fba2 2303 	umull	r2, r3, r2, r3
 8005006:	0a5b      	lsrs	r3, r3, #9
 8005008:	2264      	movs	r2, #100	; 0x64
 800500a:	fb02 f303 	mul.w	r3, r2, r3
 800500e:	60bb      	str	r3, [r7, #8]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d106      	bne.n	8005024 <SPI_AbortRx_ISR+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800501a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005022:	e009      	b.n	8005038 <SPI_AbortRx_ISR+0x48>
    }
    count--;
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	3b01      	subs	r3, #1
 8005028:	60bb      	str	r3, [r7, #8]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f003 0302 	and.w	r3, r3, #2
 8005034:	2b00      	cmp	r3, #0
 8005036:	d0eb      	beq.n	8005010 <SPI_AbortRx_ISR+0x20>

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005046:	601a      	str	r2, [r3, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	685a      	ldr	r2, [r3, #4]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005056:	605a      	str	r2, [r3, #4]

  /* Flush Data Register by a blank read */
  tmpreg = READ_REG(hspi->Instance->DR);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8005060:	68fb      	ldr	r3, [r7, #12]

  hspi->State = HAL_SPI_STATE_ABORT;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2207      	movs	r2, #7
 8005066:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 800506a:	bf00      	nop
 800506c:	3714      	adds	r7, #20
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr
 8005076:	bf00      	nop
 8005078:	20000000 	.word	0x20000000
 800507c:	057619f1 	.word	0x057619f1

08005080 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8005080:	b480      	push	{r7}
 8005082:	b083      	sub	sp, #12
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	685a      	ldr	r2, [r3, #4]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005096:	605a      	str	r2, [r3, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050a6:	601a      	str	r2, [r3, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2207      	movs	r2, #7
 80050ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr

080050bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b082      	sub	sp, #8
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d101      	bne.n	80050ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e041      	b.n	8005152 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d106      	bne.n	80050e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f000 f839 	bl	800515a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2202      	movs	r2, #2
 80050ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	3304      	adds	r3, #4
 80050f8:	4619      	mov	r1, r3
 80050fa:	4610      	mov	r0, r2
 80050fc:	f000 f9d8 	bl	80054b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005150:	2300      	movs	r3, #0
}
 8005152:	4618      	mov	r0, r3
 8005154:	3708      	adds	r7, #8
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}

0800515a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800515a:	b480      	push	{r7}
 800515c:	b083      	sub	sp, #12
 800515e:	af00      	add	r7, sp, #0
 8005160:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005162:	bf00      	nop
 8005164:	370c      	adds	r7, #12
 8005166:	46bd      	mov	sp, r7
 8005168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516c:	4770      	bx	lr
	...

08005170 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005170:	b480      	push	{r7}
 8005172:	b085      	sub	sp, #20
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b01      	cmp	r3, #1
 8005182:	d001      	beq.n	8005188 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e04e      	b.n	8005226 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2202      	movs	r2, #2
 800518c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	68da      	ldr	r2, [r3, #12]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f042 0201 	orr.w	r2, r2, #1
 800519e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a23      	ldr	r2, [pc, #140]	; (8005234 <HAL_TIM_Base_Start_IT+0xc4>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d022      	beq.n	80051f0 <HAL_TIM_Base_Start_IT+0x80>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051b2:	d01d      	beq.n	80051f0 <HAL_TIM_Base_Start_IT+0x80>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a1f      	ldr	r2, [pc, #124]	; (8005238 <HAL_TIM_Base_Start_IT+0xc8>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d018      	beq.n	80051f0 <HAL_TIM_Base_Start_IT+0x80>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a1e      	ldr	r2, [pc, #120]	; (800523c <HAL_TIM_Base_Start_IT+0xcc>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d013      	beq.n	80051f0 <HAL_TIM_Base_Start_IT+0x80>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a1c      	ldr	r2, [pc, #112]	; (8005240 <HAL_TIM_Base_Start_IT+0xd0>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d00e      	beq.n	80051f0 <HAL_TIM_Base_Start_IT+0x80>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a1b      	ldr	r2, [pc, #108]	; (8005244 <HAL_TIM_Base_Start_IT+0xd4>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d009      	beq.n	80051f0 <HAL_TIM_Base_Start_IT+0x80>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a19      	ldr	r2, [pc, #100]	; (8005248 <HAL_TIM_Base_Start_IT+0xd8>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d004      	beq.n	80051f0 <HAL_TIM_Base_Start_IT+0x80>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a18      	ldr	r2, [pc, #96]	; (800524c <HAL_TIM_Base_Start_IT+0xdc>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d111      	bne.n	8005214 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f003 0307 	and.w	r3, r3, #7
 80051fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2b06      	cmp	r3, #6
 8005200:	d010      	beq.n	8005224 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f042 0201 	orr.w	r2, r2, #1
 8005210:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005212:	e007      	b.n	8005224 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f042 0201 	orr.w	r2, r2, #1
 8005222:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005224:	2300      	movs	r3, #0
}
 8005226:	4618      	mov	r0, r3
 8005228:	3714      	adds	r7, #20
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr
 8005232:	bf00      	nop
 8005234:	40010000 	.word	0x40010000
 8005238:	40000400 	.word	0x40000400
 800523c:	40000800 	.word	0x40000800
 8005240:	40000c00 	.word	0x40000c00
 8005244:	40010400 	.word	0x40010400
 8005248:	40014000 	.word	0x40014000
 800524c:	40001800 	.word	0x40001800

08005250 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	691b      	ldr	r3, [r3, #16]
 800525e:	f003 0302 	and.w	r3, r3, #2
 8005262:	2b02      	cmp	r3, #2
 8005264:	d122      	bne.n	80052ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	2b02      	cmp	r3, #2
 8005272:	d11b      	bne.n	80052ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f06f 0202 	mvn.w	r2, #2
 800527c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2201      	movs	r2, #1
 8005282:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	f003 0303 	and.w	r3, r3, #3
 800528e:	2b00      	cmp	r3, #0
 8005290:	d003      	beq.n	800529a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 f8ee 	bl	8005474 <HAL_TIM_IC_CaptureCallback>
 8005298:	e005      	b.n	80052a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f000 f8e0 	bl	8005460 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052a0:	6878      	ldr	r0, [r7, #4]
 80052a2:	f000 f8f1 	bl	8005488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	691b      	ldr	r3, [r3, #16]
 80052b2:	f003 0304 	and.w	r3, r3, #4
 80052b6:	2b04      	cmp	r3, #4
 80052b8:	d122      	bne.n	8005300 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	f003 0304 	and.w	r3, r3, #4
 80052c4:	2b04      	cmp	r3, #4
 80052c6:	d11b      	bne.n	8005300 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f06f 0204 	mvn.w	r2, #4
 80052d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2202      	movs	r2, #2
 80052d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	699b      	ldr	r3, [r3, #24]
 80052de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d003      	beq.n	80052ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f000 f8c4 	bl	8005474 <HAL_TIM_IC_CaptureCallback>
 80052ec:	e005      	b.n	80052fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 f8b6 	bl	8005460 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f000 f8c7 	bl	8005488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	f003 0308 	and.w	r3, r3, #8
 800530a:	2b08      	cmp	r3, #8
 800530c:	d122      	bne.n	8005354 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	68db      	ldr	r3, [r3, #12]
 8005314:	f003 0308 	and.w	r3, r3, #8
 8005318:	2b08      	cmp	r3, #8
 800531a:	d11b      	bne.n	8005354 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f06f 0208 	mvn.w	r2, #8
 8005324:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2204      	movs	r2, #4
 800532a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	69db      	ldr	r3, [r3, #28]
 8005332:	f003 0303 	and.w	r3, r3, #3
 8005336:	2b00      	cmp	r3, #0
 8005338:	d003      	beq.n	8005342 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f89a 	bl	8005474 <HAL_TIM_IC_CaptureCallback>
 8005340:	e005      	b.n	800534e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f88c 	bl	8005460 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 f89d 	bl	8005488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	f003 0310 	and.w	r3, r3, #16
 800535e:	2b10      	cmp	r3, #16
 8005360:	d122      	bne.n	80053a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	f003 0310 	and.w	r3, r3, #16
 800536c:	2b10      	cmp	r3, #16
 800536e:	d11b      	bne.n	80053a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f06f 0210 	mvn.w	r2, #16
 8005378:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2208      	movs	r2, #8
 800537e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	69db      	ldr	r3, [r3, #28]
 8005386:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800538a:	2b00      	cmp	r3, #0
 800538c:	d003      	beq.n	8005396 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f000 f870 	bl	8005474 <HAL_TIM_IC_CaptureCallback>
 8005394:	e005      	b.n	80053a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f000 f862 	bl	8005460 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 f873 	bl	8005488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	f003 0301 	and.w	r3, r3, #1
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d10e      	bne.n	80053d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	f003 0301 	and.w	r3, r3, #1
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d107      	bne.n	80053d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f06f 0201 	mvn.w	r2, #1
 80053cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f7fc fc12 	bl	8001bf8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053de:	2b80      	cmp	r3, #128	; 0x80
 80053e0:	d10e      	bne.n	8005400 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053ec:	2b80      	cmp	r3, #128	; 0x80
 80053ee:	d107      	bne.n	8005400 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80053f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 f902 	bl	8005604 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800540a:	2b40      	cmp	r3, #64	; 0x40
 800540c:	d10e      	bne.n	800542c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005418:	2b40      	cmp	r3, #64	; 0x40
 800541a:	d107      	bne.n	800542c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 f838 	bl	800549c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	691b      	ldr	r3, [r3, #16]
 8005432:	f003 0320 	and.w	r3, r3, #32
 8005436:	2b20      	cmp	r3, #32
 8005438:	d10e      	bne.n	8005458 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68db      	ldr	r3, [r3, #12]
 8005440:	f003 0320 	and.w	r3, r3, #32
 8005444:	2b20      	cmp	r3, #32
 8005446:	d107      	bne.n	8005458 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f06f 0220 	mvn.w	r2, #32
 8005450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 f8cc 	bl	80055f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005458:	bf00      	nop
 800545a:	3708      	adds	r7, #8
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}

08005460 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005468:	bf00      	nop
 800546a:	370c      	adds	r7, #12
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800547c:	bf00      	nop
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005490:	bf00      	nop
 8005492:	370c      	adds	r7, #12
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr

0800549c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054a4:	bf00      	nop
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr

080054b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b085      	sub	sp, #20
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	4a40      	ldr	r2, [pc, #256]	; (80055c4 <TIM_Base_SetConfig+0x114>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d013      	beq.n	80054f0 <TIM_Base_SetConfig+0x40>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054ce:	d00f      	beq.n	80054f0 <TIM_Base_SetConfig+0x40>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	4a3d      	ldr	r2, [pc, #244]	; (80055c8 <TIM_Base_SetConfig+0x118>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d00b      	beq.n	80054f0 <TIM_Base_SetConfig+0x40>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	4a3c      	ldr	r2, [pc, #240]	; (80055cc <TIM_Base_SetConfig+0x11c>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d007      	beq.n	80054f0 <TIM_Base_SetConfig+0x40>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	4a3b      	ldr	r2, [pc, #236]	; (80055d0 <TIM_Base_SetConfig+0x120>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d003      	beq.n	80054f0 <TIM_Base_SetConfig+0x40>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a3a      	ldr	r2, [pc, #232]	; (80055d4 <TIM_Base_SetConfig+0x124>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d108      	bne.n	8005502 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	4313      	orrs	r3, r2
 8005500:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	4a2f      	ldr	r2, [pc, #188]	; (80055c4 <TIM_Base_SetConfig+0x114>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d02b      	beq.n	8005562 <TIM_Base_SetConfig+0xb2>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005510:	d027      	beq.n	8005562 <TIM_Base_SetConfig+0xb2>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4a2c      	ldr	r2, [pc, #176]	; (80055c8 <TIM_Base_SetConfig+0x118>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d023      	beq.n	8005562 <TIM_Base_SetConfig+0xb2>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a2b      	ldr	r2, [pc, #172]	; (80055cc <TIM_Base_SetConfig+0x11c>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d01f      	beq.n	8005562 <TIM_Base_SetConfig+0xb2>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a2a      	ldr	r2, [pc, #168]	; (80055d0 <TIM_Base_SetConfig+0x120>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d01b      	beq.n	8005562 <TIM_Base_SetConfig+0xb2>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4a29      	ldr	r2, [pc, #164]	; (80055d4 <TIM_Base_SetConfig+0x124>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d017      	beq.n	8005562 <TIM_Base_SetConfig+0xb2>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a28      	ldr	r2, [pc, #160]	; (80055d8 <TIM_Base_SetConfig+0x128>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d013      	beq.n	8005562 <TIM_Base_SetConfig+0xb2>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a27      	ldr	r2, [pc, #156]	; (80055dc <TIM_Base_SetConfig+0x12c>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d00f      	beq.n	8005562 <TIM_Base_SetConfig+0xb2>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4a26      	ldr	r2, [pc, #152]	; (80055e0 <TIM_Base_SetConfig+0x130>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d00b      	beq.n	8005562 <TIM_Base_SetConfig+0xb2>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a25      	ldr	r2, [pc, #148]	; (80055e4 <TIM_Base_SetConfig+0x134>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d007      	beq.n	8005562 <TIM_Base_SetConfig+0xb2>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a24      	ldr	r2, [pc, #144]	; (80055e8 <TIM_Base_SetConfig+0x138>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d003      	beq.n	8005562 <TIM_Base_SetConfig+0xb2>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a23      	ldr	r2, [pc, #140]	; (80055ec <TIM_Base_SetConfig+0x13c>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d108      	bne.n	8005574 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005568:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	68db      	ldr	r3, [r3, #12]
 800556e:	68fa      	ldr	r2, [r7, #12]
 8005570:	4313      	orrs	r3, r2
 8005572:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	695b      	ldr	r3, [r3, #20]
 800557e:	4313      	orrs	r3, r2
 8005580:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	689a      	ldr	r2, [r3, #8]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a0a      	ldr	r2, [pc, #40]	; (80055c4 <TIM_Base_SetConfig+0x114>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d003      	beq.n	80055a8 <TIM_Base_SetConfig+0xf8>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a0c      	ldr	r2, [pc, #48]	; (80055d4 <TIM_Base_SetConfig+0x124>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d103      	bne.n	80055b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	691a      	ldr	r2, [r3, #16]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	615a      	str	r2, [r3, #20]
}
 80055b6:	bf00      	nop
 80055b8:	3714      	adds	r7, #20
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr
 80055c2:	bf00      	nop
 80055c4:	40010000 	.word	0x40010000
 80055c8:	40000400 	.word	0x40000400
 80055cc:	40000800 	.word	0x40000800
 80055d0:	40000c00 	.word	0x40000c00
 80055d4:	40010400 	.word	0x40010400
 80055d8:	40014000 	.word	0x40014000
 80055dc:	40014400 	.word	0x40014400
 80055e0:	40014800 	.word	0x40014800
 80055e4:	40001800 	.word	0x40001800
 80055e8:	40001c00 	.word	0x40001c00
 80055ec:	40002000 	.word	0x40002000

080055f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b082      	sub	sp, #8
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d101      	bne.n	800562a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e03f      	b.n	80056aa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005630:	b2db      	uxtb	r3, r3
 8005632:	2b00      	cmp	r3, #0
 8005634:	d106      	bne.n	8005644 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f7fc fed2 	bl	80023e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2224      	movs	r2, #36	; 0x24
 8005648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68da      	ldr	r2, [r3, #12]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800565a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f000 f929 	bl	80058b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	691a      	ldr	r2, [r3, #16]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005670:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	695a      	ldr	r2, [r3, #20]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005680:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	68da      	ldr	r2, [r3, #12]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005690:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2220      	movs	r2, #32
 800569c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2220      	movs	r2, #32
 80056a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3708      	adds	r7, #8
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}

080056b2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056b2:	b580      	push	{r7, lr}
 80056b4:	b08a      	sub	sp, #40	; 0x28
 80056b6:	af02      	add	r7, sp, #8
 80056b8:	60f8      	str	r0, [r7, #12]
 80056ba:	60b9      	str	r1, [r7, #8]
 80056bc:	603b      	str	r3, [r7, #0]
 80056be:	4613      	mov	r3, r2
 80056c0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80056c2:	2300      	movs	r3, #0
 80056c4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	2b20      	cmp	r3, #32
 80056d0:	d17c      	bne.n	80057cc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d002      	beq.n	80056de <HAL_UART_Transmit+0x2c>
 80056d8:	88fb      	ldrh	r3, [r7, #6]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d101      	bne.n	80056e2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e075      	b.n	80057ce <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d101      	bne.n	80056f0 <HAL_UART_Transmit+0x3e>
 80056ec:	2302      	movs	r3, #2
 80056ee:	e06e      	b.n	80057ce <HAL_UART_Transmit+0x11c>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2221      	movs	r2, #33	; 0x21
 8005702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005706:	f7fc ff17 	bl	8002538 <HAL_GetTick>
 800570a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	88fa      	ldrh	r2, [r7, #6]
 8005710:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	88fa      	ldrh	r2, [r7, #6]
 8005716:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005720:	d108      	bne.n	8005734 <HAL_UART_Transmit+0x82>
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	691b      	ldr	r3, [r3, #16]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d104      	bne.n	8005734 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800572a:	2300      	movs	r3, #0
 800572c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	61bb      	str	r3, [r7, #24]
 8005732:	e003      	b.n	800573c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005738:	2300      	movs	r3, #0
 800573a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2200      	movs	r2, #0
 8005740:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005744:	e02a      	b.n	800579c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	9300      	str	r3, [sp, #0]
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	2200      	movs	r2, #0
 800574e:	2180      	movs	r1, #128	; 0x80
 8005750:	68f8      	ldr	r0, [r7, #12]
 8005752:	f000 f840 	bl	80057d6 <UART_WaitOnFlagUntilTimeout>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d001      	beq.n	8005760 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800575c:	2303      	movs	r3, #3
 800575e:	e036      	b.n	80057ce <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d10b      	bne.n	800577e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	881b      	ldrh	r3, [r3, #0]
 800576a:	461a      	mov	r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005774:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005776:	69bb      	ldr	r3, [r7, #24]
 8005778:	3302      	adds	r3, #2
 800577a:	61bb      	str	r3, [r7, #24]
 800577c:	e007      	b.n	800578e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	781a      	ldrb	r2, [r3, #0]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	3301      	adds	r3, #1
 800578c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005792:	b29b      	uxth	r3, r3
 8005794:	3b01      	subs	r3, #1
 8005796:	b29a      	uxth	r2, r3
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d1cf      	bne.n	8005746 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	9300      	str	r3, [sp, #0]
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	2200      	movs	r2, #0
 80057ae:	2140      	movs	r1, #64	; 0x40
 80057b0:	68f8      	ldr	r0, [r7, #12]
 80057b2:	f000 f810 	bl	80057d6 <UART_WaitOnFlagUntilTimeout>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d001      	beq.n	80057c0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80057bc:	2303      	movs	r3, #3
 80057be:	e006      	b.n	80057ce <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2220      	movs	r2, #32
 80057c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80057c8:	2300      	movs	r3, #0
 80057ca:	e000      	b.n	80057ce <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80057cc:	2302      	movs	r3, #2
  }
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3720      	adds	r7, #32
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}

080057d6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b090      	sub	sp, #64	; 0x40
 80057da:	af00      	add	r7, sp, #0
 80057dc:	60f8      	str	r0, [r7, #12]
 80057de:	60b9      	str	r1, [r7, #8]
 80057e0:	603b      	str	r3, [r7, #0]
 80057e2:	4613      	mov	r3, r2
 80057e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057e6:	e050      	b.n	800588a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ee:	d04c      	beq.n	800588a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80057f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d007      	beq.n	8005806 <UART_WaitOnFlagUntilTimeout+0x30>
 80057f6:	f7fc fe9f 	bl	8002538 <HAL_GetTick>
 80057fa:	4602      	mov	r2, r0
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	1ad3      	subs	r3, r2, r3
 8005800:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005802:	429a      	cmp	r2, r3
 8005804:	d241      	bcs.n	800588a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	330c      	adds	r3, #12
 800580c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800580e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005810:	e853 3f00 	ldrex	r3, [r3]
 8005814:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005818:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800581c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	330c      	adds	r3, #12
 8005824:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005826:	637a      	str	r2, [r7, #52]	; 0x34
 8005828:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800582c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800582e:	e841 2300 	strex	r3, r2, [r1]
 8005832:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005836:	2b00      	cmp	r3, #0
 8005838:	d1e5      	bne.n	8005806 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	3314      	adds	r3, #20
 8005840:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	e853 3f00 	ldrex	r3, [r3]
 8005848:	613b      	str	r3, [r7, #16]
   return(result);
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	f023 0301 	bic.w	r3, r3, #1
 8005850:	63bb      	str	r3, [r7, #56]	; 0x38
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	3314      	adds	r3, #20
 8005858:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800585a:	623a      	str	r2, [r7, #32]
 800585c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585e:	69f9      	ldr	r1, [r7, #28]
 8005860:	6a3a      	ldr	r2, [r7, #32]
 8005862:	e841 2300 	strex	r3, r2, [r1]
 8005866:	61bb      	str	r3, [r7, #24]
   return(result);
 8005868:	69bb      	ldr	r3, [r7, #24]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d1e5      	bne.n	800583a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2220      	movs	r2, #32
 8005872:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2220      	movs	r2, #32
 800587a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e00f      	b.n	80058aa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	4013      	ands	r3, r2
 8005894:	68ba      	ldr	r2, [r7, #8]
 8005896:	429a      	cmp	r2, r3
 8005898:	bf0c      	ite	eq
 800589a:	2301      	moveq	r3, #1
 800589c:	2300      	movne	r3, #0
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	461a      	mov	r2, r3
 80058a2:	79fb      	ldrb	r3, [r7, #7]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d09f      	beq.n	80057e8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80058a8:	2300      	movs	r3, #0
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3740      	adds	r7, #64	; 0x40
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}
	...

080058b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058b8:	b0c0      	sub	sp, #256	; 0x100
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	691b      	ldr	r3, [r3, #16]
 80058c8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80058cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058d0:	68d9      	ldr	r1, [r3, #12]
 80058d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	ea40 0301 	orr.w	r3, r0, r1
 80058dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80058de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058e2:	689a      	ldr	r2, [r3, #8]
 80058e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	431a      	orrs	r2, r3
 80058ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058f0:	695b      	ldr	r3, [r3, #20]
 80058f2:	431a      	orrs	r2, r3
 80058f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058f8:	69db      	ldr	r3, [r3, #28]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800590c:	f021 010c 	bic.w	r1, r1, #12
 8005910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800591a:	430b      	orrs	r3, r1
 800591c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800591e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	695b      	ldr	r3, [r3, #20]
 8005926:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800592a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800592e:	6999      	ldr	r1, [r3, #24]
 8005930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	ea40 0301 	orr.w	r3, r0, r1
 800593a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800593c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	4b8f      	ldr	r3, [pc, #572]	; (8005b80 <UART_SetConfig+0x2cc>)
 8005944:	429a      	cmp	r2, r3
 8005946:	d005      	beq.n	8005954 <UART_SetConfig+0xa0>
 8005948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	4b8d      	ldr	r3, [pc, #564]	; (8005b84 <UART_SetConfig+0x2d0>)
 8005950:	429a      	cmp	r2, r3
 8005952:	d104      	bne.n	800595e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005954:	f7fe fb70 	bl	8004038 <HAL_RCC_GetPCLK2Freq>
 8005958:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800595c:	e003      	b.n	8005966 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800595e:	f7fe fb57 	bl	8004010 <HAL_RCC_GetPCLK1Freq>
 8005962:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800596a:	69db      	ldr	r3, [r3, #28]
 800596c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005970:	f040 810c 	bne.w	8005b8c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005974:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005978:	2200      	movs	r2, #0
 800597a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800597e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005982:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005986:	4622      	mov	r2, r4
 8005988:	462b      	mov	r3, r5
 800598a:	1891      	adds	r1, r2, r2
 800598c:	65b9      	str	r1, [r7, #88]	; 0x58
 800598e:	415b      	adcs	r3, r3
 8005990:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005992:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005996:	4621      	mov	r1, r4
 8005998:	eb12 0801 	adds.w	r8, r2, r1
 800599c:	4629      	mov	r1, r5
 800599e:	eb43 0901 	adc.w	r9, r3, r1
 80059a2:	f04f 0200 	mov.w	r2, #0
 80059a6:	f04f 0300 	mov.w	r3, #0
 80059aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80059ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80059b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80059b6:	4690      	mov	r8, r2
 80059b8:	4699      	mov	r9, r3
 80059ba:	4623      	mov	r3, r4
 80059bc:	eb18 0303 	adds.w	r3, r8, r3
 80059c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80059c4:	462b      	mov	r3, r5
 80059c6:	eb49 0303 	adc.w	r3, r9, r3
 80059ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80059ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80059da:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80059de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80059e2:	460b      	mov	r3, r1
 80059e4:	18db      	adds	r3, r3, r3
 80059e6:	653b      	str	r3, [r7, #80]	; 0x50
 80059e8:	4613      	mov	r3, r2
 80059ea:	eb42 0303 	adc.w	r3, r2, r3
 80059ee:	657b      	str	r3, [r7, #84]	; 0x54
 80059f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80059f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80059f8:	f7fb f956 	bl	8000ca8 <__aeabi_uldivmod>
 80059fc:	4602      	mov	r2, r0
 80059fe:	460b      	mov	r3, r1
 8005a00:	4b61      	ldr	r3, [pc, #388]	; (8005b88 <UART_SetConfig+0x2d4>)
 8005a02:	fba3 2302 	umull	r2, r3, r3, r2
 8005a06:	095b      	lsrs	r3, r3, #5
 8005a08:	011c      	lsls	r4, r3, #4
 8005a0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005a14:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005a18:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005a1c:	4642      	mov	r2, r8
 8005a1e:	464b      	mov	r3, r9
 8005a20:	1891      	adds	r1, r2, r2
 8005a22:	64b9      	str	r1, [r7, #72]	; 0x48
 8005a24:	415b      	adcs	r3, r3
 8005a26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a28:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005a2c:	4641      	mov	r1, r8
 8005a2e:	eb12 0a01 	adds.w	sl, r2, r1
 8005a32:	4649      	mov	r1, r9
 8005a34:	eb43 0b01 	adc.w	fp, r3, r1
 8005a38:	f04f 0200 	mov.w	r2, #0
 8005a3c:	f04f 0300 	mov.w	r3, #0
 8005a40:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005a44:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005a48:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a4c:	4692      	mov	sl, r2
 8005a4e:	469b      	mov	fp, r3
 8005a50:	4643      	mov	r3, r8
 8005a52:	eb1a 0303 	adds.w	r3, sl, r3
 8005a56:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005a5a:	464b      	mov	r3, r9
 8005a5c:	eb4b 0303 	adc.w	r3, fp, r3
 8005a60:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005a70:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005a74:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005a78:	460b      	mov	r3, r1
 8005a7a:	18db      	adds	r3, r3, r3
 8005a7c:	643b      	str	r3, [r7, #64]	; 0x40
 8005a7e:	4613      	mov	r3, r2
 8005a80:	eb42 0303 	adc.w	r3, r2, r3
 8005a84:	647b      	str	r3, [r7, #68]	; 0x44
 8005a86:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005a8a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005a8e:	f7fb f90b 	bl	8000ca8 <__aeabi_uldivmod>
 8005a92:	4602      	mov	r2, r0
 8005a94:	460b      	mov	r3, r1
 8005a96:	4611      	mov	r1, r2
 8005a98:	4b3b      	ldr	r3, [pc, #236]	; (8005b88 <UART_SetConfig+0x2d4>)
 8005a9a:	fba3 2301 	umull	r2, r3, r3, r1
 8005a9e:	095b      	lsrs	r3, r3, #5
 8005aa0:	2264      	movs	r2, #100	; 0x64
 8005aa2:	fb02 f303 	mul.w	r3, r2, r3
 8005aa6:	1acb      	subs	r3, r1, r3
 8005aa8:	00db      	lsls	r3, r3, #3
 8005aaa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005aae:	4b36      	ldr	r3, [pc, #216]	; (8005b88 <UART_SetConfig+0x2d4>)
 8005ab0:	fba3 2302 	umull	r2, r3, r3, r2
 8005ab4:	095b      	lsrs	r3, r3, #5
 8005ab6:	005b      	lsls	r3, r3, #1
 8005ab8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005abc:	441c      	add	r4, r3
 8005abe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ac8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005acc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005ad0:	4642      	mov	r2, r8
 8005ad2:	464b      	mov	r3, r9
 8005ad4:	1891      	adds	r1, r2, r2
 8005ad6:	63b9      	str	r1, [r7, #56]	; 0x38
 8005ad8:	415b      	adcs	r3, r3
 8005ada:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005adc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005ae0:	4641      	mov	r1, r8
 8005ae2:	1851      	adds	r1, r2, r1
 8005ae4:	6339      	str	r1, [r7, #48]	; 0x30
 8005ae6:	4649      	mov	r1, r9
 8005ae8:	414b      	adcs	r3, r1
 8005aea:	637b      	str	r3, [r7, #52]	; 0x34
 8005aec:	f04f 0200 	mov.w	r2, #0
 8005af0:	f04f 0300 	mov.w	r3, #0
 8005af4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005af8:	4659      	mov	r1, fp
 8005afa:	00cb      	lsls	r3, r1, #3
 8005afc:	4651      	mov	r1, sl
 8005afe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b02:	4651      	mov	r1, sl
 8005b04:	00ca      	lsls	r2, r1, #3
 8005b06:	4610      	mov	r0, r2
 8005b08:	4619      	mov	r1, r3
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	4642      	mov	r2, r8
 8005b0e:	189b      	adds	r3, r3, r2
 8005b10:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005b14:	464b      	mov	r3, r9
 8005b16:	460a      	mov	r2, r1
 8005b18:	eb42 0303 	adc.w	r3, r2, r3
 8005b1c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005b2c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005b30:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005b34:	460b      	mov	r3, r1
 8005b36:	18db      	adds	r3, r3, r3
 8005b38:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b3a:	4613      	mov	r3, r2
 8005b3c:	eb42 0303 	adc.w	r3, r2, r3
 8005b40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b42:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005b46:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005b4a:	f7fb f8ad 	bl	8000ca8 <__aeabi_uldivmod>
 8005b4e:	4602      	mov	r2, r0
 8005b50:	460b      	mov	r3, r1
 8005b52:	4b0d      	ldr	r3, [pc, #52]	; (8005b88 <UART_SetConfig+0x2d4>)
 8005b54:	fba3 1302 	umull	r1, r3, r3, r2
 8005b58:	095b      	lsrs	r3, r3, #5
 8005b5a:	2164      	movs	r1, #100	; 0x64
 8005b5c:	fb01 f303 	mul.w	r3, r1, r3
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	00db      	lsls	r3, r3, #3
 8005b64:	3332      	adds	r3, #50	; 0x32
 8005b66:	4a08      	ldr	r2, [pc, #32]	; (8005b88 <UART_SetConfig+0x2d4>)
 8005b68:	fba2 2303 	umull	r2, r3, r2, r3
 8005b6c:	095b      	lsrs	r3, r3, #5
 8005b6e:	f003 0207 	and.w	r2, r3, #7
 8005b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4422      	add	r2, r4
 8005b7a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005b7c:	e105      	b.n	8005d8a <UART_SetConfig+0x4d6>
 8005b7e:	bf00      	nop
 8005b80:	40011000 	.word	0x40011000
 8005b84:	40011400 	.word	0x40011400
 8005b88:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b90:	2200      	movs	r2, #0
 8005b92:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005b96:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005b9a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005b9e:	4642      	mov	r2, r8
 8005ba0:	464b      	mov	r3, r9
 8005ba2:	1891      	adds	r1, r2, r2
 8005ba4:	6239      	str	r1, [r7, #32]
 8005ba6:	415b      	adcs	r3, r3
 8005ba8:	627b      	str	r3, [r7, #36]	; 0x24
 8005baa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005bae:	4641      	mov	r1, r8
 8005bb0:	1854      	adds	r4, r2, r1
 8005bb2:	4649      	mov	r1, r9
 8005bb4:	eb43 0501 	adc.w	r5, r3, r1
 8005bb8:	f04f 0200 	mov.w	r2, #0
 8005bbc:	f04f 0300 	mov.w	r3, #0
 8005bc0:	00eb      	lsls	r3, r5, #3
 8005bc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bc6:	00e2      	lsls	r2, r4, #3
 8005bc8:	4614      	mov	r4, r2
 8005bca:	461d      	mov	r5, r3
 8005bcc:	4643      	mov	r3, r8
 8005bce:	18e3      	adds	r3, r4, r3
 8005bd0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005bd4:	464b      	mov	r3, r9
 8005bd6:	eb45 0303 	adc.w	r3, r5, r3
 8005bda:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005bea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005bee:	f04f 0200 	mov.w	r2, #0
 8005bf2:	f04f 0300 	mov.w	r3, #0
 8005bf6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005bfa:	4629      	mov	r1, r5
 8005bfc:	008b      	lsls	r3, r1, #2
 8005bfe:	4621      	mov	r1, r4
 8005c00:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c04:	4621      	mov	r1, r4
 8005c06:	008a      	lsls	r2, r1, #2
 8005c08:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005c0c:	f7fb f84c 	bl	8000ca8 <__aeabi_uldivmod>
 8005c10:	4602      	mov	r2, r0
 8005c12:	460b      	mov	r3, r1
 8005c14:	4b60      	ldr	r3, [pc, #384]	; (8005d98 <UART_SetConfig+0x4e4>)
 8005c16:	fba3 2302 	umull	r2, r3, r3, r2
 8005c1a:	095b      	lsrs	r3, r3, #5
 8005c1c:	011c      	lsls	r4, r3, #4
 8005c1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c22:	2200      	movs	r2, #0
 8005c24:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005c28:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005c2c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005c30:	4642      	mov	r2, r8
 8005c32:	464b      	mov	r3, r9
 8005c34:	1891      	adds	r1, r2, r2
 8005c36:	61b9      	str	r1, [r7, #24]
 8005c38:	415b      	adcs	r3, r3
 8005c3a:	61fb      	str	r3, [r7, #28]
 8005c3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c40:	4641      	mov	r1, r8
 8005c42:	1851      	adds	r1, r2, r1
 8005c44:	6139      	str	r1, [r7, #16]
 8005c46:	4649      	mov	r1, r9
 8005c48:	414b      	adcs	r3, r1
 8005c4a:	617b      	str	r3, [r7, #20]
 8005c4c:	f04f 0200 	mov.w	r2, #0
 8005c50:	f04f 0300 	mov.w	r3, #0
 8005c54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005c58:	4659      	mov	r1, fp
 8005c5a:	00cb      	lsls	r3, r1, #3
 8005c5c:	4651      	mov	r1, sl
 8005c5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c62:	4651      	mov	r1, sl
 8005c64:	00ca      	lsls	r2, r1, #3
 8005c66:	4610      	mov	r0, r2
 8005c68:	4619      	mov	r1, r3
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	4642      	mov	r2, r8
 8005c6e:	189b      	adds	r3, r3, r2
 8005c70:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005c74:	464b      	mov	r3, r9
 8005c76:	460a      	mov	r2, r1
 8005c78:	eb42 0303 	adc.w	r3, r2, r3
 8005c7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	67bb      	str	r3, [r7, #120]	; 0x78
 8005c8a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005c8c:	f04f 0200 	mov.w	r2, #0
 8005c90:	f04f 0300 	mov.w	r3, #0
 8005c94:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005c98:	4649      	mov	r1, r9
 8005c9a:	008b      	lsls	r3, r1, #2
 8005c9c:	4641      	mov	r1, r8
 8005c9e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ca2:	4641      	mov	r1, r8
 8005ca4:	008a      	lsls	r2, r1, #2
 8005ca6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005caa:	f7fa fffd 	bl	8000ca8 <__aeabi_uldivmod>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	4b39      	ldr	r3, [pc, #228]	; (8005d98 <UART_SetConfig+0x4e4>)
 8005cb4:	fba3 1302 	umull	r1, r3, r3, r2
 8005cb8:	095b      	lsrs	r3, r3, #5
 8005cba:	2164      	movs	r1, #100	; 0x64
 8005cbc:	fb01 f303 	mul.w	r3, r1, r3
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	011b      	lsls	r3, r3, #4
 8005cc4:	3332      	adds	r3, #50	; 0x32
 8005cc6:	4a34      	ldr	r2, [pc, #208]	; (8005d98 <UART_SetConfig+0x4e4>)
 8005cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005ccc:	095b      	lsrs	r3, r3, #5
 8005cce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005cd2:	441c      	add	r4, r3
 8005cd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005cd8:	2200      	movs	r2, #0
 8005cda:	673b      	str	r3, [r7, #112]	; 0x70
 8005cdc:	677a      	str	r2, [r7, #116]	; 0x74
 8005cde:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005ce2:	4642      	mov	r2, r8
 8005ce4:	464b      	mov	r3, r9
 8005ce6:	1891      	adds	r1, r2, r2
 8005ce8:	60b9      	str	r1, [r7, #8]
 8005cea:	415b      	adcs	r3, r3
 8005cec:	60fb      	str	r3, [r7, #12]
 8005cee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005cf2:	4641      	mov	r1, r8
 8005cf4:	1851      	adds	r1, r2, r1
 8005cf6:	6039      	str	r1, [r7, #0]
 8005cf8:	4649      	mov	r1, r9
 8005cfa:	414b      	adcs	r3, r1
 8005cfc:	607b      	str	r3, [r7, #4]
 8005cfe:	f04f 0200 	mov.w	r2, #0
 8005d02:	f04f 0300 	mov.w	r3, #0
 8005d06:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005d0a:	4659      	mov	r1, fp
 8005d0c:	00cb      	lsls	r3, r1, #3
 8005d0e:	4651      	mov	r1, sl
 8005d10:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d14:	4651      	mov	r1, sl
 8005d16:	00ca      	lsls	r2, r1, #3
 8005d18:	4610      	mov	r0, r2
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	4642      	mov	r2, r8
 8005d20:	189b      	adds	r3, r3, r2
 8005d22:	66bb      	str	r3, [r7, #104]	; 0x68
 8005d24:	464b      	mov	r3, r9
 8005d26:	460a      	mov	r2, r1
 8005d28:	eb42 0303 	adc.w	r3, r2, r3
 8005d2c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005d2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	663b      	str	r3, [r7, #96]	; 0x60
 8005d38:	667a      	str	r2, [r7, #100]	; 0x64
 8005d3a:	f04f 0200 	mov.w	r2, #0
 8005d3e:	f04f 0300 	mov.w	r3, #0
 8005d42:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005d46:	4649      	mov	r1, r9
 8005d48:	008b      	lsls	r3, r1, #2
 8005d4a:	4641      	mov	r1, r8
 8005d4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d50:	4641      	mov	r1, r8
 8005d52:	008a      	lsls	r2, r1, #2
 8005d54:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005d58:	f7fa ffa6 	bl	8000ca8 <__aeabi_uldivmod>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	460b      	mov	r3, r1
 8005d60:	4b0d      	ldr	r3, [pc, #52]	; (8005d98 <UART_SetConfig+0x4e4>)
 8005d62:	fba3 1302 	umull	r1, r3, r3, r2
 8005d66:	095b      	lsrs	r3, r3, #5
 8005d68:	2164      	movs	r1, #100	; 0x64
 8005d6a:	fb01 f303 	mul.w	r3, r1, r3
 8005d6e:	1ad3      	subs	r3, r2, r3
 8005d70:	011b      	lsls	r3, r3, #4
 8005d72:	3332      	adds	r3, #50	; 0x32
 8005d74:	4a08      	ldr	r2, [pc, #32]	; (8005d98 <UART_SetConfig+0x4e4>)
 8005d76:	fba2 2303 	umull	r2, r3, r2, r3
 8005d7a:	095b      	lsrs	r3, r3, #5
 8005d7c:	f003 020f 	and.w	r2, r3, #15
 8005d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4422      	add	r2, r4
 8005d88:	609a      	str	r2, [r3, #8]
}
 8005d8a:	bf00      	nop
 8005d8c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005d90:	46bd      	mov	sp, r7
 8005d92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d96:	bf00      	nop
 8005d98:	51eb851f 	.word	0x51eb851f

08005d9c <__NVIC_SetPriority>:
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	4603      	mov	r3, r0
 8005da4:	6039      	str	r1, [r7, #0]
 8005da6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005da8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	db0a      	blt.n	8005dc6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	b2da      	uxtb	r2, r3
 8005db4:	490c      	ldr	r1, [pc, #48]	; (8005de8 <__NVIC_SetPriority+0x4c>)
 8005db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dba:	0112      	lsls	r2, r2, #4
 8005dbc:	b2d2      	uxtb	r2, r2
 8005dbe:	440b      	add	r3, r1
 8005dc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005dc4:	e00a      	b.n	8005ddc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	b2da      	uxtb	r2, r3
 8005dca:	4908      	ldr	r1, [pc, #32]	; (8005dec <__NVIC_SetPriority+0x50>)
 8005dcc:	79fb      	ldrb	r3, [r7, #7]
 8005dce:	f003 030f 	and.w	r3, r3, #15
 8005dd2:	3b04      	subs	r3, #4
 8005dd4:	0112      	lsls	r2, r2, #4
 8005dd6:	b2d2      	uxtb	r2, r2
 8005dd8:	440b      	add	r3, r1
 8005dda:	761a      	strb	r2, [r3, #24]
}
 8005ddc:	bf00      	nop
 8005dde:	370c      	adds	r7, #12
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr
 8005de8:	e000e100 	.word	0xe000e100
 8005dec:	e000ed00 	.word	0xe000ed00

08005df0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005df0:	b580      	push	{r7, lr}
 8005df2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005df4:	4b05      	ldr	r3, [pc, #20]	; (8005e0c <SysTick_Handler+0x1c>)
 8005df6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005df8:	f002 fab0 	bl	800835c <xTaskGetSchedulerState>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d001      	beq.n	8005e06 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005e02:	f003 f8d1 	bl	8008fa8 <xPortSysTickHandler>
  }
}
 8005e06:	bf00      	nop
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	e000e010 	.word	0xe000e010

08005e10 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005e10:	b580      	push	{r7, lr}
 8005e12:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005e14:	2100      	movs	r1, #0
 8005e16:	f06f 0004 	mvn.w	r0, #4
 8005e1a:	f7ff ffbf 	bl	8005d9c <__NVIC_SetPriority>
#endif
}
 8005e1e:	bf00      	nop
 8005e20:	bd80      	pop	{r7, pc}
	...

08005e24 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005e24:	b480      	push	{r7}
 8005e26:	b083      	sub	sp, #12
 8005e28:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e2a:	f3ef 8305 	mrs	r3, IPSR
 8005e2e:	603b      	str	r3, [r7, #0]
  return(result);
 8005e30:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d003      	beq.n	8005e3e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005e36:	f06f 0305 	mvn.w	r3, #5
 8005e3a:	607b      	str	r3, [r7, #4]
 8005e3c:	e00c      	b.n	8005e58 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005e3e:	4b0a      	ldr	r3, [pc, #40]	; (8005e68 <osKernelInitialize+0x44>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d105      	bne.n	8005e52 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005e46:	4b08      	ldr	r3, [pc, #32]	; (8005e68 <osKernelInitialize+0x44>)
 8005e48:	2201      	movs	r2, #1
 8005e4a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	607b      	str	r3, [r7, #4]
 8005e50:	e002      	b.n	8005e58 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005e52:	f04f 33ff 	mov.w	r3, #4294967295
 8005e56:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005e58:	687b      	ldr	r3, [r7, #4]
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	370c      	adds	r7, #12
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr
 8005e66:	bf00      	nop
 8005e68:	20000354 	.word	0x20000354

08005e6c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b082      	sub	sp, #8
 8005e70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e72:	f3ef 8305 	mrs	r3, IPSR
 8005e76:	603b      	str	r3, [r7, #0]
  return(result);
 8005e78:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d003      	beq.n	8005e86 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005e7e:	f06f 0305 	mvn.w	r3, #5
 8005e82:	607b      	str	r3, [r7, #4]
 8005e84:	e010      	b.n	8005ea8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005e86:	4b0b      	ldr	r3, [pc, #44]	; (8005eb4 <osKernelStart+0x48>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d109      	bne.n	8005ea2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005e8e:	f7ff ffbf 	bl	8005e10 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005e92:	4b08      	ldr	r3, [pc, #32]	; (8005eb4 <osKernelStart+0x48>)
 8005e94:	2202      	movs	r2, #2
 8005e96:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005e98:	f001 fd54 	bl	8007944 <vTaskStartScheduler>
      stat = osOK;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	607b      	str	r3, [r7, #4]
 8005ea0:	e002      	b.n	8005ea8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ea6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005ea8:	687b      	ldr	r3, [r7, #4]
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3708      	adds	r7, #8
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	20000354 	.word	0x20000354

08005eb8 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b082      	sub	sp, #8
 8005ebc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ebe:	f3ef 8305 	mrs	r3, IPSR
 8005ec2:	603b      	str	r3, [r7, #0]
  return(result);
 8005ec4:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d003      	beq.n	8005ed2 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8005eca:	f001 fe67 	bl	8007b9c <xTaskGetTickCountFromISR>
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	e002      	b.n	8005ed8 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8005ed2:	f001 fe53 	bl	8007b7c <xTaskGetTickCount>
 8005ed6:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8005ed8:	687b      	ldr	r3, [r7, #4]
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3708      	adds	r7, #8
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}

08005ee2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005ee2:	b580      	push	{r7, lr}
 8005ee4:	b08e      	sub	sp, #56	; 0x38
 8005ee6:	af04      	add	r7, sp, #16
 8005ee8:	60f8      	str	r0, [r7, #12]
 8005eea:	60b9      	str	r1, [r7, #8]
 8005eec:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ef2:	f3ef 8305 	mrs	r3, IPSR
 8005ef6:	617b      	str	r3, [r7, #20]
  return(result);
 8005ef8:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d17e      	bne.n	8005ffc <osThreadNew+0x11a>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d07b      	beq.n	8005ffc <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005f04:	2380      	movs	r3, #128	; 0x80
 8005f06:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005f08:	2318      	movs	r3, #24
 8005f0a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005f10:	f04f 33ff 	mov.w	r3, #4294967295
 8005f14:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d045      	beq.n	8005fa8 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d002      	beq.n	8005f2a <osThreadNew+0x48>
        name = attr->name;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	699b      	ldr	r3, [r3, #24]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d002      	beq.n	8005f38 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	699b      	ldr	r3, [r3, #24]
 8005f36:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d008      	beq.n	8005f50 <osThreadNew+0x6e>
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	2b38      	cmp	r3, #56	; 0x38
 8005f42:	d805      	bhi.n	8005f50 <osThreadNew+0x6e>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	f003 0301 	and.w	r3, r3, #1
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d001      	beq.n	8005f54 <osThreadNew+0x72>
        return (NULL);
 8005f50:	2300      	movs	r3, #0
 8005f52:	e054      	b.n	8005ffe <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	695b      	ldr	r3, [r3, #20]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d003      	beq.n	8005f64 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	695b      	ldr	r3, [r3, #20]
 8005f60:	089b      	lsrs	r3, r3, #2
 8005f62:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d00e      	beq.n	8005f8a <osThreadNew+0xa8>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	2bbb      	cmp	r3, #187	; 0xbb
 8005f72:	d90a      	bls.n	8005f8a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d006      	beq.n	8005f8a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	695b      	ldr	r3, [r3, #20]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d002      	beq.n	8005f8a <osThreadNew+0xa8>
        mem = 1;
 8005f84:	2301      	movs	r3, #1
 8005f86:	61bb      	str	r3, [r7, #24]
 8005f88:	e010      	b.n	8005fac <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d10c      	bne.n	8005fac <osThreadNew+0xca>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d108      	bne.n	8005fac <osThreadNew+0xca>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d104      	bne.n	8005fac <osThreadNew+0xca>
          mem = 0;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	61bb      	str	r3, [r7, #24]
 8005fa6:	e001      	b.n	8005fac <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005fac:	69bb      	ldr	r3, [r7, #24]
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d110      	bne.n	8005fd4 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005fb6:	687a      	ldr	r2, [r7, #4]
 8005fb8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005fba:	9202      	str	r2, [sp, #8]
 8005fbc:	9301      	str	r3, [sp, #4]
 8005fbe:	69fb      	ldr	r3, [r7, #28]
 8005fc0:	9300      	str	r3, [sp, #0]
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	6a3a      	ldr	r2, [r7, #32]
 8005fc6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005fc8:	68f8      	ldr	r0, [r7, #12]
 8005fca:	f001 facf 	bl	800756c <xTaskCreateStatic>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	613b      	str	r3, [r7, #16]
 8005fd2:	e013      	b.n	8005ffc <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d110      	bne.n	8005ffc <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005fda:	6a3b      	ldr	r3, [r7, #32]
 8005fdc:	b29a      	uxth	r2, r3
 8005fde:	f107 0310 	add.w	r3, r7, #16
 8005fe2:	9301      	str	r3, [sp, #4]
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	9300      	str	r3, [sp, #0]
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005fec:	68f8      	ldr	r0, [r7, #12]
 8005fee:	f001 fb1a 	bl	8007626 <xTaskCreate>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d001      	beq.n	8005ffc <osThreadNew+0x11a>
            hTask = NULL;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005ffc:	693b      	ldr	r3, [r7, #16]
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3728      	adds	r7, #40	; 0x28
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}

08006006 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006006:	b580      	push	{r7, lr}
 8006008:	b084      	sub	sp, #16
 800600a:	af00      	add	r7, sp, #0
 800600c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800600e:	f3ef 8305 	mrs	r3, IPSR
 8006012:	60bb      	str	r3, [r7, #8]
  return(result);
 8006014:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006016:	2b00      	cmp	r3, #0
 8006018:	d003      	beq.n	8006022 <osDelay+0x1c>
    stat = osErrorISR;
 800601a:	f06f 0305 	mvn.w	r3, #5
 800601e:	60fb      	str	r3, [r7, #12]
 8006020:	e007      	b.n	8006032 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006022:	2300      	movs	r3, #0
 8006024:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d002      	beq.n	8006032 <osDelay+0x2c>
      vTaskDelay(ticks);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f001 fc55 	bl	80078dc <vTaskDelay>
    }
  }

  return (stat);
 8006032:	68fb      	ldr	r3, [r7, #12]
}
 8006034:	4618      	mov	r0, r3
 8006036:	3710      	adds	r7, #16
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800603c:	b580      	push	{r7, lr}
 800603e:	b086      	sub	sp, #24
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8006044:	2300      	movs	r3, #0
 8006046:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006048:	f3ef 8305 	mrs	r3, IPSR
 800604c:	60fb      	str	r3, [r7, #12]
  return(result);
 800604e:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8006050:	2b00      	cmp	r3, #0
 8006052:	d12d      	bne.n	80060b0 <osEventFlagsNew+0x74>
    mem = -1;
 8006054:	f04f 33ff 	mov.w	r3, #4294967295
 8006058:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d015      	beq.n	800608c <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d006      	beq.n	8006076 <osEventFlagsNew+0x3a>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	68db      	ldr	r3, [r3, #12]
 800606c:	2b1f      	cmp	r3, #31
 800606e:	d902      	bls.n	8006076 <osEventFlagsNew+0x3a>
        mem = 1;
 8006070:	2301      	movs	r3, #1
 8006072:	613b      	str	r3, [r7, #16]
 8006074:	e00c      	b.n	8006090 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	689b      	ldr	r3, [r3, #8]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d108      	bne.n	8006090 <osEventFlagsNew+0x54>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d104      	bne.n	8006090 <osEventFlagsNew+0x54>
          mem = 0;
 8006086:	2300      	movs	r3, #0
 8006088:	613b      	str	r3, [r7, #16]
 800608a:	e001      	b.n	8006090 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800608c:	2300      	movs	r3, #0
 800608e:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	2b01      	cmp	r3, #1
 8006094:	d106      	bne.n	80060a4 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	4618      	mov	r0, r3
 800609c:	f000 fa1e 	bl	80064dc <xEventGroupCreateStatic>
 80060a0:	6178      	str	r0, [r7, #20]
 80060a2:	e005      	b.n	80060b0 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d102      	bne.n	80060b0 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 80060aa:	f000 fa4e 	bl	800654a <xEventGroupCreate>
 80060ae:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 80060b0:	697b      	ldr	r3, [r7, #20]
}
 80060b2:	4618      	mov	r0, r3
 80060b4:	3718      	adds	r7, #24
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}
	...

080060bc <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 80060bc:	b580      	push	{r7, lr}
 80060be:	b086      	sub	sp, #24
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d004      	beq.n	80060da <osEventFlagsSet+0x1e>
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d003      	beq.n	80060e2 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 80060da:	f06f 0303 	mvn.w	r3, #3
 80060de:	617b      	str	r3, [r7, #20]
 80060e0:	e028      	b.n	8006134 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060e2:	f3ef 8305 	mrs	r3, IPSR
 80060e6:	60fb      	str	r3, [r7, #12]
  return(result);
 80060e8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d01d      	beq.n	800612a <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 80060ee:	2300      	movs	r3, #0
 80060f0:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 80060f2:	f107 0308 	add.w	r3, r7, #8
 80060f6:	461a      	mov	r2, r3
 80060f8:	6839      	ldr	r1, [r7, #0]
 80060fa:	6938      	ldr	r0, [r7, #16]
 80060fc:	f000 fbc8 	bl	8006890 <xEventGroupSetBitsFromISR>
 8006100:	4603      	mov	r3, r0
 8006102:	2b00      	cmp	r3, #0
 8006104:	d103      	bne.n	800610e <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8006106:	f06f 0302 	mvn.w	r3, #2
 800610a:	617b      	str	r3, [r7, #20]
 800610c:	e012      	b.n	8006134 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d00d      	beq.n	8006134 <osEventFlagsSet+0x78>
 8006118:	4b09      	ldr	r3, [pc, #36]	; (8006140 <osEventFlagsSet+0x84>)
 800611a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800611e:	601a      	str	r2, [r3, #0]
 8006120:	f3bf 8f4f 	dsb	sy
 8006124:	f3bf 8f6f 	isb	sy
 8006128:	e004      	b.n	8006134 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800612a:	6839      	ldr	r1, [r7, #0]
 800612c:	6938      	ldr	r0, [r7, #16]
 800612e:	f000 faf5 	bl	800671c <xEventGroupSetBits>
 8006132:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8006134:	697b      	ldr	r3, [r7, #20]
}
 8006136:	4618      	mov	r0, r3
 8006138:	3718      	adds	r7, #24
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
 800613e:	bf00      	nop
 8006140:	e000ed04 	.word	0xe000ed04

08006144 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8006144:	b580      	push	{r7, lr}
 8006146:	b08c      	sub	sp, #48	; 0x30
 8006148:	af02      	add	r7, sp, #8
 800614a:	60f8      	str	r0, [r7, #12]
 800614c:	60b9      	str	r1, [r7, #8]
 800614e:	607a      	str	r2, [r7, #4]
 8006150:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d004      	beq.n	8006166 <osEventFlagsWait+0x22>
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8006162:	2b00      	cmp	r3, #0
 8006164:	d003      	beq.n	800616e <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8006166:	f06f 0303 	mvn.w	r3, #3
 800616a:	61fb      	str	r3, [r7, #28]
 800616c:	e04b      	b.n	8006206 <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800616e:	f3ef 8305 	mrs	r3, IPSR
 8006172:	617b      	str	r3, [r7, #20]
  return(result);
 8006174:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8006176:	2b00      	cmp	r3, #0
 8006178:	d003      	beq.n	8006182 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 800617a:	f06f 0305 	mvn.w	r3, #5
 800617e:	61fb      	str	r3, [r7, #28]
 8006180:	e041      	b.n	8006206 <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f003 0301 	and.w	r3, r3, #1
 8006188:	2b00      	cmp	r3, #0
 800618a:	d002      	beq.n	8006192 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 800618c:	2301      	movs	r3, #1
 800618e:	627b      	str	r3, [r7, #36]	; 0x24
 8006190:	e001      	b.n	8006196 <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 8006192:	2300      	movs	r3, #0
 8006194:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f003 0302 	and.w	r3, r3, #2
 800619c:	2b00      	cmp	r3, #0
 800619e:	d002      	beq.n	80061a6 <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 80061a0:	2300      	movs	r3, #0
 80061a2:	623b      	str	r3, [r7, #32]
 80061a4:	e001      	b.n	80061aa <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 80061a6:	2301      	movs	r3, #1
 80061a8:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	9300      	str	r3, [sp, #0]
 80061ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b0:	6a3a      	ldr	r2, [r7, #32]
 80061b2:	68b9      	ldr	r1, [r7, #8]
 80061b4:	69b8      	ldr	r0, [r7, #24]
 80061b6:	f000 f9e3 	bl	8006580 <xEventGroupWaitBits>
 80061ba:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f003 0301 	and.w	r3, r3, #1
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d010      	beq.n	80061e8 <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 80061c6:	68ba      	ldr	r2, [r7, #8]
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	4013      	ands	r3, r2
 80061cc:	68ba      	ldr	r2, [r7, #8]
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d019      	beq.n	8006206 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d003      	beq.n	80061e0 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 80061d8:	f06f 0301 	mvn.w	r3, #1
 80061dc:	61fb      	str	r3, [r7, #28]
 80061de:	e012      	b.n	8006206 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 80061e0:	f06f 0302 	mvn.w	r3, #2
 80061e4:	61fb      	str	r3, [r7, #28]
 80061e6:	e00e      	b.n	8006206 <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80061e8:	68ba      	ldr	r2, [r7, #8]
 80061ea:	69fb      	ldr	r3, [r7, #28]
 80061ec:	4013      	ands	r3, r2
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d109      	bne.n	8006206 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d003      	beq.n	8006200 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 80061f8:	f06f 0301 	mvn.w	r3, #1
 80061fc:	61fb      	str	r3, [r7, #28]
 80061fe:	e002      	b.n	8006206 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8006200:	f06f 0302 	mvn.w	r3, #2
 8006204:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8006206:	69fb      	ldr	r3, [r7, #28]
}
 8006208:	4618      	mov	r0, r3
 800620a:	3728      	adds	r7, #40	; 0x28
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006210:	b580      	push	{r7, lr}
 8006212:	b08a      	sub	sp, #40	; 0x28
 8006214:	af02      	add	r7, sp, #8
 8006216:	60f8      	str	r0, [r7, #12]
 8006218:	60b9      	str	r1, [r7, #8]
 800621a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800621c:	2300      	movs	r3, #0
 800621e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006220:	f3ef 8305 	mrs	r3, IPSR
 8006224:	613b      	str	r3, [r7, #16]
  return(result);
 8006226:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006228:	2b00      	cmp	r3, #0
 800622a:	d15f      	bne.n	80062ec <osMessageQueueNew+0xdc>
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d05c      	beq.n	80062ec <osMessageQueueNew+0xdc>
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d059      	beq.n	80062ec <osMessageQueueNew+0xdc>
    mem = -1;
 8006238:	f04f 33ff 	mov.w	r3, #4294967295
 800623c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d029      	beq.n	8006298 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d012      	beq.n	8006272 <osMessageQueueNew+0x62>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	2b4f      	cmp	r3, #79	; 0x4f
 8006252:	d90e      	bls.n	8006272 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006258:	2b00      	cmp	r3, #0
 800625a:	d00a      	beq.n	8006272 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	695a      	ldr	r2, [r3, #20]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	68b9      	ldr	r1, [r7, #8]
 8006264:	fb01 f303 	mul.w	r3, r1, r3
 8006268:	429a      	cmp	r2, r3
 800626a:	d302      	bcc.n	8006272 <osMessageQueueNew+0x62>
        mem = 1;
 800626c:	2301      	movs	r3, #1
 800626e:	61bb      	str	r3, [r7, #24]
 8006270:	e014      	b.n	800629c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d110      	bne.n	800629c <osMessageQueueNew+0x8c>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d10c      	bne.n	800629c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006286:	2b00      	cmp	r3, #0
 8006288:	d108      	bne.n	800629c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	695b      	ldr	r3, [r3, #20]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d104      	bne.n	800629c <osMessageQueueNew+0x8c>
          mem = 0;
 8006292:	2300      	movs	r3, #0
 8006294:	61bb      	str	r3, [r7, #24]
 8006296:	e001      	b.n	800629c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8006298:	2300      	movs	r3, #0
 800629a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800629c:	69bb      	ldr	r3, [r7, #24]
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d10b      	bne.n	80062ba <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	691a      	ldr	r2, [r3, #16]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	2100      	movs	r1, #0
 80062ac:	9100      	str	r1, [sp, #0]
 80062ae:	68b9      	ldr	r1, [r7, #8]
 80062b0:	68f8      	ldr	r0, [r7, #12]
 80062b2:	f000 fc1d 	bl	8006af0 <xQueueGenericCreateStatic>
 80062b6:	61f8      	str	r0, [r7, #28]
 80062b8:	e008      	b.n	80062cc <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80062ba:	69bb      	ldr	r3, [r7, #24]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d105      	bne.n	80062cc <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80062c0:	2200      	movs	r2, #0
 80062c2:	68b9      	ldr	r1, [r7, #8]
 80062c4:	68f8      	ldr	r0, [r7, #12]
 80062c6:	f000 fc8b 	bl	8006be0 <xQueueGenericCreate>
 80062ca:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d00c      	beq.n	80062ec <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d003      	beq.n	80062e0 <osMessageQueueNew+0xd0>
        name = attr->name;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	617b      	str	r3, [r7, #20]
 80062de:	e001      	b.n	80062e4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80062e0:	2300      	movs	r3, #0
 80062e2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80062e4:	6979      	ldr	r1, [r7, #20]
 80062e6:	69f8      	ldr	r0, [r7, #28]
 80062e8:	f001 f8e2 	bl	80074b0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80062ec:	69fb      	ldr	r3, [r7, #28]
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3720      	adds	r7, #32
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
	...

080062f8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b088      	sub	sp, #32
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	60b9      	str	r1, [r7, #8]
 8006302:	603b      	str	r3, [r7, #0]
 8006304:	4613      	mov	r3, r2
 8006306:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800630c:	2300      	movs	r3, #0
 800630e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006310:	f3ef 8305 	mrs	r3, IPSR
 8006314:	617b      	str	r3, [r7, #20]
  return(result);
 8006316:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8006318:	2b00      	cmp	r3, #0
 800631a:	d028      	beq.n	800636e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800631c:	69bb      	ldr	r3, [r7, #24]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d005      	beq.n	800632e <osMessageQueuePut+0x36>
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d002      	beq.n	800632e <osMessageQueuePut+0x36>
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d003      	beq.n	8006336 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800632e:	f06f 0303 	mvn.w	r3, #3
 8006332:	61fb      	str	r3, [r7, #28]
 8006334:	e038      	b.n	80063a8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8006336:	2300      	movs	r3, #0
 8006338:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800633a:	f107 0210 	add.w	r2, r7, #16
 800633e:	2300      	movs	r3, #0
 8006340:	68b9      	ldr	r1, [r7, #8]
 8006342:	69b8      	ldr	r0, [r7, #24]
 8006344:	f000 fda8 	bl	8006e98 <xQueueGenericSendFromISR>
 8006348:	4603      	mov	r3, r0
 800634a:	2b01      	cmp	r3, #1
 800634c:	d003      	beq.n	8006356 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800634e:	f06f 0302 	mvn.w	r3, #2
 8006352:	61fb      	str	r3, [r7, #28]
 8006354:	e028      	b.n	80063a8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d025      	beq.n	80063a8 <osMessageQueuePut+0xb0>
 800635c:	4b15      	ldr	r3, [pc, #84]	; (80063b4 <osMessageQueuePut+0xbc>)
 800635e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006362:	601a      	str	r2, [r3, #0]
 8006364:	f3bf 8f4f 	dsb	sy
 8006368:	f3bf 8f6f 	isb	sy
 800636c:	e01c      	b.n	80063a8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800636e:	69bb      	ldr	r3, [r7, #24]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d002      	beq.n	800637a <osMessageQueuePut+0x82>
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d103      	bne.n	8006382 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800637a:	f06f 0303 	mvn.w	r3, #3
 800637e:	61fb      	str	r3, [r7, #28]
 8006380:	e012      	b.n	80063a8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006382:	2300      	movs	r3, #0
 8006384:	683a      	ldr	r2, [r7, #0]
 8006386:	68b9      	ldr	r1, [r7, #8]
 8006388:	69b8      	ldr	r0, [r7, #24]
 800638a:	f000 fc87 	bl	8006c9c <xQueueGenericSend>
 800638e:	4603      	mov	r3, r0
 8006390:	2b01      	cmp	r3, #1
 8006392:	d009      	beq.n	80063a8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d003      	beq.n	80063a2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800639a:	f06f 0301 	mvn.w	r3, #1
 800639e:	61fb      	str	r3, [r7, #28]
 80063a0:	e002      	b.n	80063a8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80063a2:	f06f 0302 	mvn.w	r3, #2
 80063a6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80063a8:	69fb      	ldr	r3, [r7, #28]
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3720      	adds	r7, #32
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	e000ed04 	.word	0xe000ed04

080063b8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b088      	sub	sp, #32
 80063bc:	af00      	add	r7, sp, #0
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	607a      	str	r2, [r7, #4]
 80063c4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80063ca:	2300      	movs	r3, #0
 80063cc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063ce:	f3ef 8305 	mrs	r3, IPSR
 80063d2:	617b      	str	r3, [r7, #20]
  return(result);
 80063d4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d028      	beq.n	800642c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d005      	beq.n	80063ec <osMessageQueueGet+0x34>
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d002      	beq.n	80063ec <osMessageQueueGet+0x34>
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d003      	beq.n	80063f4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80063ec:	f06f 0303 	mvn.w	r3, #3
 80063f0:	61fb      	str	r3, [r7, #28]
 80063f2:	e037      	b.n	8006464 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80063f4:	2300      	movs	r3, #0
 80063f6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80063f8:	f107 0310 	add.w	r3, r7, #16
 80063fc:	461a      	mov	r2, r3
 80063fe:	68b9      	ldr	r1, [r7, #8]
 8006400:	69b8      	ldr	r0, [r7, #24]
 8006402:	f000 fec5 	bl	8007190 <xQueueReceiveFromISR>
 8006406:	4603      	mov	r3, r0
 8006408:	2b01      	cmp	r3, #1
 800640a:	d003      	beq.n	8006414 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800640c:	f06f 0302 	mvn.w	r3, #2
 8006410:	61fb      	str	r3, [r7, #28]
 8006412:	e027      	b.n	8006464 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d024      	beq.n	8006464 <osMessageQueueGet+0xac>
 800641a:	4b15      	ldr	r3, [pc, #84]	; (8006470 <osMessageQueueGet+0xb8>)
 800641c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006420:	601a      	str	r2, [r3, #0]
 8006422:	f3bf 8f4f 	dsb	sy
 8006426:	f3bf 8f6f 	isb	sy
 800642a:	e01b      	b.n	8006464 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d002      	beq.n	8006438 <osMessageQueueGet+0x80>
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d103      	bne.n	8006440 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8006438:	f06f 0303 	mvn.w	r3, #3
 800643c:	61fb      	str	r3, [r7, #28]
 800643e:	e011      	b.n	8006464 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006440:	683a      	ldr	r2, [r7, #0]
 8006442:	68b9      	ldr	r1, [r7, #8]
 8006444:	69b8      	ldr	r0, [r7, #24]
 8006446:	f000 fdc3 	bl	8006fd0 <xQueueReceive>
 800644a:	4603      	mov	r3, r0
 800644c:	2b01      	cmp	r3, #1
 800644e:	d009      	beq.n	8006464 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d003      	beq.n	800645e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8006456:	f06f 0301 	mvn.w	r3, #1
 800645a:	61fb      	str	r3, [r7, #28]
 800645c:	e002      	b.n	8006464 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800645e:	f06f 0302 	mvn.w	r3, #2
 8006462:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006464:	69fb      	ldr	r3, [r7, #28]
}
 8006466:	4618      	mov	r0, r3
 8006468:	3720      	adds	r7, #32
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
 800646e:	bf00      	nop
 8006470:	e000ed04 	.word	0xe000ed04

08006474 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006474:	b480      	push	{r7}
 8006476:	b085      	sub	sp, #20
 8006478:	af00      	add	r7, sp, #0
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	60b9      	str	r1, [r7, #8]
 800647e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	4a07      	ldr	r2, [pc, #28]	; (80064a0 <vApplicationGetIdleTaskMemory+0x2c>)
 8006484:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	4a06      	ldr	r2, [pc, #24]	; (80064a4 <vApplicationGetIdleTaskMemory+0x30>)
 800648a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2280      	movs	r2, #128	; 0x80
 8006490:	601a      	str	r2, [r3, #0]
}
 8006492:	bf00      	nop
 8006494:	3714      	adds	r7, #20
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr
 800649e:	bf00      	nop
 80064a0:	20000358 	.word	0x20000358
 80064a4:	20000414 	.word	0x20000414

080064a8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80064a8:	b480      	push	{r7}
 80064aa:	b085      	sub	sp, #20
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	4a07      	ldr	r2, [pc, #28]	; (80064d4 <vApplicationGetTimerTaskMemory+0x2c>)
 80064b8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	4a06      	ldr	r2, [pc, #24]	; (80064d8 <vApplicationGetTimerTaskMemory+0x30>)
 80064be:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80064c6:	601a      	str	r2, [r3, #0]
}
 80064c8:	bf00      	nop
 80064ca:	3714      	adds	r7, #20
 80064cc:	46bd      	mov	sp, r7
 80064ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d2:	4770      	bx	lr
 80064d4:	20000614 	.word	0x20000614
 80064d8:	200006d0 	.word	0x200006d0

080064dc <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b086      	sub	sp, #24
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d10a      	bne.n	8006500 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80064ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ee:	f383 8811 	msr	BASEPRI, r3
 80064f2:	f3bf 8f6f 	isb	sy
 80064f6:	f3bf 8f4f 	dsb	sy
 80064fa:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80064fc:	bf00      	nop
 80064fe:	e7fe      	b.n	80064fe <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8006500:	2320      	movs	r3, #32
 8006502:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	2b20      	cmp	r3, #32
 8006508:	d00a      	beq.n	8006520 <xEventGroupCreateStatic+0x44>
	__asm volatile
 800650a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800650e:	f383 8811 	msr	BASEPRI, r3
 8006512:	f3bf 8f6f 	isb	sy
 8006516:	f3bf 8f4f 	dsb	sy
 800651a:	60fb      	str	r3, [r7, #12]
}
 800651c:	bf00      	nop
 800651e:	e7fe      	b.n	800651e <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00a      	beq.n	8006540 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	2200      	movs	r2, #0
 800652e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	3304      	adds	r3, #4
 8006534:	4618      	mov	r0, r3
 8006536:	f000 f9bf 	bl	80068b8 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	2201      	movs	r2, #1
 800653e:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8006540:	697b      	ldr	r3, [r7, #20]
	}
 8006542:	4618      	mov	r0, r3
 8006544:	3718      	adds	r7, #24
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}

0800654a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800654a:	b580      	push	{r7, lr}
 800654c:	b082      	sub	sp, #8
 800654e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8006550:	2020      	movs	r0, #32
 8006552:	f002 fdb9 	bl	80090c8 <pvPortMalloc>
 8006556:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d00a      	beq.n	8006574 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	3304      	adds	r3, #4
 8006568:	4618      	mov	r0, r3
 800656a:	f000 f9a5 	bl	80068b8 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2200      	movs	r2, #0
 8006572:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8006574:	687b      	ldr	r3, [r7, #4]
	}
 8006576:	4618      	mov	r0, r3
 8006578:	3708      	adds	r7, #8
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}
	...

08006580 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b090      	sub	sp, #64	; 0x40
 8006584:	af00      	add	r7, sp, #0
 8006586:	60f8      	str	r0, [r7, #12]
 8006588:	60b9      	str	r1, [r7, #8]
 800658a:	607a      	str	r2, [r7, #4]
 800658c:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8006592:	2300      	movs	r3, #0
 8006594:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8006596:	2300      	movs	r3, #0
 8006598:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d10a      	bne.n	80065b6 <xEventGroupWaitBits+0x36>
	__asm volatile
 80065a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065a4:	f383 8811 	msr	BASEPRI, r3
 80065a8:	f3bf 8f6f 	isb	sy
 80065ac:	f3bf 8f4f 	dsb	sy
 80065b0:	623b      	str	r3, [r7, #32]
}
 80065b2:	bf00      	nop
 80065b4:	e7fe      	b.n	80065b4 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d00a      	beq.n	80065d6 <xEventGroupWaitBits+0x56>
	__asm volatile
 80065c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065c4:	f383 8811 	msr	BASEPRI, r3
 80065c8:	f3bf 8f6f 	isb	sy
 80065cc:	f3bf 8f4f 	dsb	sy
 80065d0:	61fb      	str	r3, [r7, #28]
}
 80065d2:	bf00      	nop
 80065d4:	e7fe      	b.n	80065d4 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d10a      	bne.n	80065f2 <xEventGroupWaitBits+0x72>
	__asm volatile
 80065dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065e0:	f383 8811 	msr	BASEPRI, r3
 80065e4:	f3bf 8f6f 	isb	sy
 80065e8:	f3bf 8f4f 	dsb	sy
 80065ec:	61bb      	str	r3, [r7, #24]
}
 80065ee:	bf00      	nop
 80065f0:	e7fe      	b.n	80065f0 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80065f2:	f001 feb3 	bl	800835c <xTaskGetSchedulerState>
 80065f6:	4603      	mov	r3, r0
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d102      	bne.n	8006602 <xEventGroupWaitBits+0x82>
 80065fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d101      	bne.n	8006606 <xEventGroupWaitBits+0x86>
 8006602:	2301      	movs	r3, #1
 8006604:	e000      	b.n	8006608 <xEventGroupWaitBits+0x88>
 8006606:	2300      	movs	r3, #0
 8006608:	2b00      	cmp	r3, #0
 800660a:	d10a      	bne.n	8006622 <xEventGroupWaitBits+0xa2>
	__asm volatile
 800660c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006610:	f383 8811 	msr	BASEPRI, r3
 8006614:	f3bf 8f6f 	isb	sy
 8006618:	f3bf 8f4f 	dsb	sy
 800661c:	617b      	str	r3, [r7, #20]
}
 800661e:	bf00      	nop
 8006620:	e7fe      	b.n	8006620 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8006622:	f001 f9ff 	bl	8007a24 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8006626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800662c:	683a      	ldr	r2, [r7, #0]
 800662e:	68b9      	ldr	r1, [r7, #8]
 8006630:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006632:	f000 f90b 	bl	800684c <prvTestWaitCondition>
 8006636:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8006638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800663a:	2b00      	cmp	r3, #0
 800663c:	d00e      	beq.n	800665c <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800663e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006640:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8006642:	2300      	movs	r3, #0
 8006644:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d028      	beq.n	800669e <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800664c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	43db      	mvns	r3, r3
 8006654:	401a      	ands	r2, r3
 8006656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006658:	601a      	str	r2, [r3, #0]
 800665a:	e020      	b.n	800669e <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800665c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800665e:	2b00      	cmp	r3, #0
 8006660:	d104      	bne.n	800666c <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8006662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006664:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8006666:	2301      	movs	r3, #1
 8006668:	633b      	str	r3, [r7, #48]	; 0x30
 800666a:	e018      	b.n	800669e <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d003      	beq.n	800667a <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8006672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006674:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006678:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d003      	beq.n	8006688 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8006680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006682:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006686:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8006688:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800668a:	1d18      	adds	r0, r3, #4
 800668c:	68ba      	ldr	r2, [r7, #8]
 800668e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006690:	4313      	orrs	r3, r2
 8006692:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006694:	4619      	mov	r1, r3
 8006696:	f001 fbd5 	bl	8007e44 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800669a:	2300      	movs	r3, #0
 800669c:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800669e:	f001 f9cf 	bl	8007a40 <xTaskResumeAll>
 80066a2:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80066a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d031      	beq.n	800670e <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 80066aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d107      	bne.n	80066c0 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 80066b0:	4b19      	ldr	r3, [pc, #100]	; (8006718 <xEventGroupWaitBits+0x198>)
 80066b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066b6:	601a      	str	r2, [r3, #0]
 80066b8:	f3bf 8f4f 	dsb	sy
 80066bc:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80066c0:	f001 fed8 	bl	8008474 <uxTaskResetEventItemValue>
 80066c4:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80066c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d11a      	bne.n	8006706 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 80066d0:	f002 fbd8 	bl	8008e84 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80066d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80066da:	683a      	ldr	r2, [r7, #0]
 80066dc:	68b9      	ldr	r1, [r7, #8]
 80066de:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80066e0:	f000 f8b4 	bl	800684c <prvTestWaitCondition>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d009      	beq.n	80066fe <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d006      	beq.n	80066fe <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80066f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	43db      	mvns	r3, r3
 80066f8:	401a      	ands	r2, r3
 80066fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066fc:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80066fe:	2301      	movs	r3, #1
 8006700:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8006702:	f002 fbef 	bl	8008ee4 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006706:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006708:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800670c:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800670e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006710:	4618      	mov	r0, r3
 8006712:	3740      	adds	r7, #64	; 0x40
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}
 8006718:	e000ed04 	.word	0xe000ed04

0800671c <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b08e      	sub	sp, #56	; 0x38
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
 8006724:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8006726:	2300      	movs	r3, #0
 8006728:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800672e:	2300      	movs	r3, #0
 8006730:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d10a      	bne.n	800674e <xEventGroupSetBits+0x32>
	__asm volatile
 8006738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800673c:	f383 8811 	msr	BASEPRI, r3
 8006740:	f3bf 8f6f 	isb	sy
 8006744:	f3bf 8f4f 	dsb	sy
 8006748:	613b      	str	r3, [r7, #16]
}
 800674a:	bf00      	nop
 800674c:	e7fe      	b.n	800674c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8006754:	2b00      	cmp	r3, #0
 8006756:	d00a      	beq.n	800676e <xEventGroupSetBits+0x52>
	__asm volatile
 8006758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800675c:	f383 8811 	msr	BASEPRI, r3
 8006760:	f3bf 8f6f 	isb	sy
 8006764:	f3bf 8f4f 	dsb	sy
 8006768:	60fb      	str	r3, [r7, #12]
}
 800676a:	bf00      	nop
 800676c:	e7fe      	b.n	800676c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800676e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006770:	3304      	adds	r3, #4
 8006772:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006776:	3308      	adds	r3, #8
 8006778:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800677a:	f001 f953 	bl	8007a24 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800677e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8006784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	431a      	orrs	r2, r3
 800678c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800678e:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8006790:	e03c      	b.n	800680c <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 8006792:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8006798:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800679e:	2300      	movs	r3, #0
 80067a0:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80067a2:	69bb      	ldr	r3, [r7, #24]
 80067a4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80067a8:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80067aa:	69bb      	ldr	r3, [r7, #24]
 80067ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80067b0:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d108      	bne.n	80067ce <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80067bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	69bb      	ldr	r3, [r7, #24]
 80067c2:	4013      	ands	r3, r2
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d00b      	beq.n	80067e0 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 80067c8:	2301      	movs	r3, #1
 80067ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067cc:	e008      	b.n	80067e0 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80067ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	69bb      	ldr	r3, [r7, #24]
 80067d4:	4013      	ands	r3, r2
 80067d6:	69ba      	ldr	r2, [r7, #24]
 80067d8:	429a      	cmp	r2, r3
 80067da:	d101      	bne.n	80067e0 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80067dc:	2301      	movs	r3, #1
 80067de:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80067e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d010      	beq.n	8006808 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d003      	beq.n	80067f8 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80067f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067f2:	69bb      	ldr	r3, [r7, #24]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80067f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006800:	4619      	mov	r1, r3
 8006802:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006804:	f001 fbea 	bl	8007fdc <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8006808:	69fb      	ldr	r3, [r7, #28]
 800680a:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800680c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800680e:	6a3b      	ldr	r3, [r7, #32]
 8006810:	429a      	cmp	r2, r3
 8006812:	d1be      	bne.n	8006792 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800681a:	43db      	mvns	r3, r3
 800681c:	401a      	ands	r2, r3
 800681e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006820:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8006822:	f001 f90d 	bl	8007a40 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8006826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006828:	681b      	ldr	r3, [r3, #0]
}
 800682a:	4618      	mov	r0, r3
 800682c:	3738      	adds	r7, #56	; 0x38
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}

08006832 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8006832:	b580      	push	{r7, lr}
 8006834:	b082      	sub	sp, #8
 8006836:	af00      	add	r7, sp, #0
 8006838:	6078      	str	r0, [r7, #4]
 800683a:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800683c:	6839      	ldr	r1, [r7, #0]
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f7ff ff6c 	bl	800671c <xEventGroupSetBits>
}
 8006844:	bf00      	nop
 8006846:	3708      	adds	r7, #8
 8006848:	46bd      	mov	sp, r7
 800684a:	bd80      	pop	{r7, pc}

0800684c <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800684c:	b480      	push	{r7}
 800684e:	b087      	sub	sp, #28
 8006850:	af00      	add	r7, sp, #0
 8006852:	60f8      	str	r0, [r7, #12]
 8006854:	60b9      	str	r1, [r7, #8]
 8006856:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8006858:	2300      	movs	r3, #0
 800685a:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d107      	bne.n	8006872 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8006862:	68fa      	ldr	r2, [r7, #12]
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	4013      	ands	r3, r2
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00a      	beq.n	8006882 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800686c:	2301      	movs	r3, #1
 800686e:	617b      	str	r3, [r7, #20]
 8006870:	e007      	b.n	8006882 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	4013      	ands	r3, r2
 8006878:	68ba      	ldr	r2, [r7, #8]
 800687a:	429a      	cmp	r2, r3
 800687c:	d101      	bne.n	8006882 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800687e:	2301      	movs	r3, #1
 8006880:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8006882:	697b      	ldr	r3, [r7, #20]
}
 8006884:	4618      	mov	r0, r3
 8006886:	371c      	adds	r7, #28
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr

08006890 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006890:	b580      	push	{r7, lr}
 8006892:	b086      	sub	sp, #24
 8006894:	af00      	add	r7, sp, #0
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	60b9      	str	r1, [r7, #8]
 800689a:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	68ba      	ldr	r2, [r7, #8]
 80068a0:	68f9      	ldr	r1, [r7, #12]
 80068a2:	4804      	ldr	r0, [pc, #16]	; (80068b4 <xEventGroupSetBitsFromISR+0x24>)
 80068a4:	f002 f9a0 	bl	8008be8 <xTimerPendFunctionCallFromISR>
 80068a8:	6178      	str	r0, [r7, #20]

		return xReturn;
 80068aa:	697b      	ldr	r3, [r7, #20]
	}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3718      	adds	r7, #24
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}
 80068b4:	08006833 	.word	0x08006833

080068b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80068b8:	b480      	push	{r7}
 80068ba:	b083      	sub	sp, #12
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f103 0208 	add.w	r2, r3, #8
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f04f 32ff 	mov.w	r2, #4294967295
 80068d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f103 0208 	add.w	r2, r3, #8
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f103 0208 	add.w	r2, r3, #8
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80068ec:	bf00      	nop
 80068ee:	370c      	adds	r7, #12
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr

080068f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80068f8:	b480      	push	{r7}
 80068fa:	b083      	sub	sp, #12
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006906:	bf00      	nop
 8006908:	370c      	adds	r7, #12
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr

08006912 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006912:	b480      	push	{r7}
 8006914:	b085      	sub	sp, #20
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]
 800691a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	68fa      	ldr	r2, [r7, #12]
 8006926:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	689a      	ldr	r2, [r3, #8]
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	683a      	ldr	r2, [r7, #0]
 8006936:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	683a      	ldr	r2, [r7, #0]
 800693c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	687a      	ldr	r2, [r7, #4]
 8006942:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	1c5a      	adds	r2, r3, #1
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	601a      	str	r2, [r3, #0]
}
 800694e:	bf00      	nop
 8006950:	3714      	adds	r7, #20
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr

0800695a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800695a:	b480      	push	{r7}
 800695c:	b085      	sub	sp, #20
 800695e:	af00      	add	r7, sp, #0
 8006960:	6078      	str	r0, [r7, #4]
 8006962:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006970:	d103      	bne.n	800697a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	691b      	ldr	r3, [r3, #16]
 8006976:	60fb      	str	r3, [r7, #12]
 8006978:	e00c      	b.n	8006994 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	3308      	adds	r3, #8
 800697e:	60fb      	str	r3, [r7, #12]
 8006980:	e002      	b.n	8006988 <vListInsert+0x2e>
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	60fb      	str	r3, [r7, #12]
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	68ba      	ldr	r2, [r7, #8]
 8006990:	429a      	cmp	r2, r3
 8006992:	d2f6      	bcs.n	8006982 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	685a      	ldr	r2, [r3, #4]
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	683a      	ldr	r2, [r7, #0]
 80069a2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	68fa      	ldr	r2, [r7, #12]
 80069a8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	683a      	ldr	r2, [r7, #0]
 80069ae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	687a      	ldr	r2, [r7, #4]
 80069b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	1c5a      	adds	r2, r3, #1
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	601a      	str	r2, [r3, #0]
}
 80069c0:	bf00      	nop
 80069c2:	3714      	adds	r7, #20
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr

080069cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80069cc:	b480      	push	{r7}
 80069ce:	b085      	sub	sp, #20
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	691b      	ldr	r3, [r3, #16]
 80069d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	687a      	ldr	r2, [r7, #4]
 80069e0:	6892      	ldr	r2, [r2, #8]
 80069e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	6852      	ldr	r2, [r2, #4]
 80069ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d103      	bne.n	8006a00 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	689a      	ldr	r2, [r3, #8]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	1e5a      	subs	r2, r3, #1
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3714      	adds	r7, #20
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b084      	sub	sp, #16
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
 8006a28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d10a      	bne.n	8006a4a <xQueueGenericReset+0x2a>
	__asm volatile
 8006a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a38:	f383 8811 	msr	BASEPRI, r3
 8006a3c:	f3bf 8f6f 	isb	sy
 8006a40:	f3bf 8f4f 	dsb	sy
 8006a44:	60bb      	str	r3, [r7, #8]
}
 8006a46:	bf00      	nop
 8006a48:	e7fe      	b.n	8006a48 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006a4a:	f002 fa1b 	bl	8008e84 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a56:	68f9      	ldr	r1, [r7, #12]
 8006a58:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006a5a:	fb01 f303 	mul.w	r3, r1, r3
 8006a5e:	441a      	add	r2, r3
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2200      	movs	r2, #0
 8006a68:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	68f9      	ldr	r1, [r7, #12]
 8006a7e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006a80:	fb01 f303 	mul.w	r3, r1, r3
 8006a84:	441a      	add	r2, r3
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	22ff      	movs	r2, #255	; 0xff
 8006a8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	22ff      	movs	r2, #255	; 0xff
 8006a96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d114      	bne.n	8006aca <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	691b      	ldr	r3, [r3, #16]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d01a      	beq.n	8006ade <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	3310      	adds	r3, #16
 8006aac:	4618      	mov	r0, r3
 8006aae:	f001 fa31 	bl	8007f14 <xTaskRemoveFromEventList>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d012      	beq.n	8006ade <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006ab8:	4b0c      	ldr	r3, [pc, #48]	; (8006aec <xQueueGenericReset+0xcc>)
 8006aba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006abe:	601a      	str	r2, [r3, #0]
 8006ac0:	f3bf 8f4f 	dsb	sy
 8006ac4:	f3bf 8f6f 	isb	sy
 8006ac8:	e009      	b.n	8006ade <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	3310      	adds	r3, #16
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f7ff fef2 	bl	80068b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	3324      	adds	r3, #36	; 0x24
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f7ff feed 	bl	80068b8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006ade:	f002 fa01 	bl	8008ee4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006ae2:	2301      	movs	r3, #1
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3710      	adds	r7, #16
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}
 8006aec:	e000ed04 	.word	0xe000ed04

08006af0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b08e      	sub	sp, #56	; 0x38
 8006af4:	af02      	add	r7, sp, #8
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
 8006afc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d10a      	bne.n	8006b1a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b08:	f383 8811 	msr	BASEPRI, r3
 8006b0c:	f3bf 8f6f 	isb	sy
 8006b10:	f3bf 8f4f 	dsb	sy
 8006b14:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006b16:	bf00      	nop
 8006b18:	e7fe      	b.n	8006b18 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d10a      	bne.n	8006b36 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b24:	f383 8811 	msr	BASEPRI, r3
 8006b28:	f3bf 8f6f 	isb	sy
 8006b2c:	f3bf 8f4f 	dsb	sy
 8006b30:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006b32:	bf00      	nop
 8006b34:	e7fe      	b.n	8006b34 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d002      	beq.n	8006b42 <xQueueGenericCreateStatic+0x52>
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d001      	beq.n	8006b46 <xQueueGenericCreateStatic+0x56>
 8006b42:	2301      	movs	r3, #1
 8006b44:	e000      	b.n	8006b48 <xQueueGenericCreateStatic+0x58>
 8006b46:	2300      	movs	r3, #0
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d10a      	bne.n	8006b62 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b50:	f383 8811 	msr	BASEPRI, r3
 8006b54:	f3bf 8f6f 	isb	sy
 8006b58:	f3bf 8f4f 	dsb	sy
 8006b5c:	623b      	str	r3, [r7, #32]
}
 8006b5e:	bf00      	nop
 8006b60:	e7fe      	b.n	8006b60 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d102      	bne.n	8006b6e <xQueueGenericCreateStatic+0x7e>
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d101      	bne.n	8006b72 <xQueueGenericCreateStatic+0x82>
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e000      	b.n	8006b74 <xQueueGenericCreateStatic+0x84>
 8006b72:	2300      	movs	r3, #0
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d10a      	bne.n	8006b8e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b7c:	f383 8811 	msr	BASEPRI, r3
 8006b80:	f3bf 8f6f 	isb	sy
 8006b84:	f3bf 8f4f 	dsb	sy
 8006b88:	61fb      	str	r3, [r7, #28]
}
 8006b8a:	bf00      	nop
 8006b8c:	e7fe      	b.n	8006b8c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006b8e:	2350      	movs	r3, #80	; 0x50
 8006b90:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	2b50      	cmp	r3, #80	; 0x50
 8006b96:	d00a      	beq.n	8006bae <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b9c:	f383 8811 	msr	BASEPRI, r3
 8006ba0:	f3bf 8f6f 	isb	sy
 8006ba4:	f3bf 8f4f 	dsb	sy
 8006ba8:	61bb      	str	r3, [r7, #24]
}
 8006baa:	bf00      	nop
 8006bac:	e7fe      	b.n	8006bac <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006bae:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006bb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d00d      	beq.n	8006bd6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006bc2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bc8:	9300      	str	r3, [sp, #0]
 8006bca:	4613      	mov	r3, r2
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	68b9      	ldr	r1, [r7, #8]
 8006bd0:	68f8      	ldr	r0, [r7, #12]
 8006bd2:	f000 f83f 	bl	8006c54 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3730      	adds	r7, #48	; 0x30
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}

08006be0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b08a      	sub	sp, #40	; 0x28
 8006be4:	af02      	add	r7, sp, #8
 8006be6:	60f8      	str	r0, [r7, #12]
 8006be8:	60b9      	str	r1, [r7, #8]
 8006bea:	4613      	mov	r3, r2
 8006bec:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d10a      	bne.n	8006c0a <xQueueGenericCreate+0x2a>
	__asm volatile
 8006bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bf8:	f383 8811 	msr	BASEPRI, r3
 8006bfc:	f3bf 8f6f 	isb	sy
 8006c00:	f3bf 8f4f 	dsb	sy
 8006c04:	613b      	str	r3, [r7, #16]
}
 8006c06:	bf00      	nop
 8006c08:	e7fe      	b.n	8006c08 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	68ba      	ldr	r2, [r7, #8]
 8006c0e:	fb02 f303 	mul.w	r3, r2, r3
 8006c12:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006c14:	69fb      	ldr	r3, [r7, #28]
 8006c16:	3350      	adds	r3, #80	; 0x50
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f002 fa55 	bl	80090c8 <pvPortMalloc>
 8006c1e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006c20:	69bb      	ldr	r3, [r7, #24]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d011      	beq.n	8006c4a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006c26:	69bb      	ldr	r3, [r7, #24]
 8006c28:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	3350      	adds	r3, #80	; 0x50
 8006c2e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006c30:	69bb      	ldr	r3, [r7, #24]
 8006c32:	2200      	movs	r2, #0
 8006c34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006c38:	79fa      	ldrb	r2, [r7, #7]
 8006c3a:	69bb      	ldr	r3, [r7, #24]
 8006c3c:	9300      	str	r3, [sp, #0]
 8006c3e:	4613      	mov	r3, r2
 8006c40:	697a      	ldr	r2, [r7, #20]
 8006c42:	68b9      	ldr	r1, [r7, #8]
 8006c44:	68f8      	ldr	r0, [r7, #12]
 8006c46:	f000 f805 	bl	8006c54 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006c4a:	69bb      	ldr	r3, [r7, #24]
	}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	3720      	adds	r7, #32
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}

08006c54 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b084      	sub	sp, #16
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	60f8      	str	r0, [r7, #12]
 8006c5c:	60b9      	str	r1, [r7, #8]
 8006c5e:	607a      	str	r2, [r7, #4]
 8006c60:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d103      	bne.n	8006c70 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006c68:	69bb      	ldr	r3, [r7, #24]
 8006c6a:	69ba      	ldr	r2, [r7, #24]
 8006c6c:	601a      	str	r2, [r3, #0]
 8006c6e:	e002      	b.n	8006c76 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006c70:	69bb      	ldr	r3, [r7, #24]
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006c76:	69bb      	ldr	r3, [r7, #24]
 8006c78:	68fa      	ldr	r2, [r7, #12]
 8006c7a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006c7c:	69bb      	ldr	r3, [r7, #24]
 8006c7e:	68ba      	ldr	r2, [r7, #8]
 8006c80:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006c82:	2101      	movs	r1, #1
 8006c84:	69b8      	ldr	r0, [r7, #24]
 8006c86:	f7ff fecb 	bl	8006a20 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006c8a:	69bb      	ldr	r3, [r7, #24]
 8006c8c:	78fa      	ldrb	r2, [r7, #3]
 8006c8e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006c92:	bf00      	nop
 8006c94:	3710      	adds	r7, #16
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
	...

08006c9c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b08e      	sub	sp, #56	; 0x38
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	607a      	str	r2, [r7, #4]
 8006ca8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006caa:	2300      	movs	r3, #0
 8006cac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d10a      	bne.n	8006cce <xQueueGenericSend+0x32>
	__asm volatile
 8006cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cbc:	f383 8811 	msr	BASEPRI, r3
 8006cc0:	f3bf 8f6f 	isb	sy
 8006cc4:	f3bf 8f4f 	dsb	sy
 8006cc8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006cca:	bf00      	nop
 8006ccc:	e7fe      	b.n	8006ccc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d103      	bne.n	8006cdc <xQueueGenericSend+0x40>
 8006cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d101      	bne.n	8006ce0 <xQueueGenericSend+0x44>
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e000      	b.n	8006ce2 <xQueueGenericSend+0x46>
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d10a      	bne.n	8006cfc <xQueueGenericSend+0x60>
	__asm volatile
 8006ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cea:	f383 8811 	msr	BASEPRI, r3
 8006cee:	f3bf 8f6f 	isb	sy
 8006cf2:	f3bf 8f4f 	dsb	sy
 8006cf6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006cf8:	bf00      	nop
 8006cfa:	e7fe      	b.n	8006cfa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	2b02      	cmp	r3, #2
 8006d00:	d103      	bne.n	8006d0a <xQueueGenericSend+0x6e>
 8006d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d06:	2b01      	cmp	r3, #1
 8006d08:	d101      	bne.n	8006d0e <xQueueGenericSend+0x72>
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	e000      	b.n	8006d10 <xQueueGenericSend+0x74>
 8006d0e:	2300      	movs	r3, #0
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d10a      	bne.n	8006d2a <xQueueGenericSend+0x8e>
	__asm volatile
 8006d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d18:	f383 8811 	msr	BASEPRI, r3
 8006d1c:	f3bf 8f6f 	isb	sy
 8006d20:	f3bf 8f4f 	dsb	sy
 8006d24:	623b      	str	r3, [r7, #32]
}
 8006d26:	bf00      	nop
 8006d28:	e7fe      	b.n	8006d28 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006d2a:	f001 fb17 	bl	800835c <xTaskGetSchedulerState>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d102      	bne.n	8006d3a <xQueueGenericSend+0x9e>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d101      	bne.n	8006d3e <xQueueGenericSend+0xa2>
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e000      	b.n	8006d40 <xQueueGenericSend+0xa4>
 8006d3e:	2300      	movs	r3, #0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d10a      	bne.n	8006d5a <xQueueGenericSend+0xbe>
	__asm volatile
 8006d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d48:	f383 8811 	msr	BASEPRI, r3
 8006d4c:	f3bf 8f6f 	isb	sy
 8006d50:	f3bf 8f4f 	dsb	sy
 8006d54:	61fb      	str	r3, [r7, #28]
}
 8006d56:	bf00      	nop
 8006d58:	e7fe      	b.n	8006d58 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006d5a:	f002 f893 	bl	8008e84 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d66:	429a      	cmp	r2, r3
 8006d68:	d302      	bcc.n	8006d70 <xQueueGenericSend+0xd4>
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	2b02      	cmp	r3, #2
 8006d6e:	d129      	bne.n	8006dc4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d70:	683a      	ldr	r2, [r7, #0]
 8006d72:	68b9      	ldr	r1, [r7, #8]
 8006d74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d76:	f000 fa8b 	bl	8007290 <prvCopyDataToQueue>
 8006d7a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d010      	beq.n	8006da6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d86:	3324      	adds	r3, #36	; 0x24
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f001 f8c3 	bl	8007f14 <xTaskRemoveFromEventList>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d013      	beq.n	8006dbc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006d94:	4b3f      	ldr	r3, [pc, #252]	; (8006e94 <xQueueGenericSend+0x1f8>)
 8006d96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d9a:	601a      	str	r2, [r3, #0]
 8006d9c:	f3bf 8f4f 	dsb	sy
 8006da0:	f3bf 8f6f 	isb	sy
 8006da4:	e00a      	b.n	8006dbc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d007      	beq.n	8006dbc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006dac:	4b39      	ldr	r3, [pc, #228]	; (8006e94 <xQueueGenericSend+0x1f8>)
 8006dae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006db2:	601a      	str	r2, [r3, #0]
 8006db4:	f3bf 8f4f 	dsb	sy
 8006db8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006dbc:	f002 f892 	bl	8008ee4 <vPortExitCritical>
				return pdPASS;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	e063      	b.n	8006e8c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d103      	bne.n	8006dd2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006dca:	f002 f88b 	bl	8008ee4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	e05c      	b.n	8006e8c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006dd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d106      	bne.n	8006de6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006dd8:	f107 0314 	add.w	r3, r7, #20
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f001 f95f 	bl	80080a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006de2:	2301      	movs	r3, #1
 8006de4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006de6:	f002 f87d 	bl	8008ee4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006dea:	f000 fe1b 	bl	8007a24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006dee:	f002 f849 	bl	8008e84 <vPortEnterCritical>
 8006df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006df4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006df8:	b25b      	sxtb	r3, r3
 8006dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dfe:	d103      	bne.n	8006e08 <xQueueGenericSend+0x16c>
 8006e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e02:	2200      	movs	r2, #0
 8006e04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e0e:	b25b      	sxtb	r3, r3
 8006e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e14:	d103      	bne.n	8006e1e <xQueueGenericSend+0x182>
 8006e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e1e:	f002 f861 	bl	8008ee4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006e22:	1d3a      	adds	r2, r7, #4
 8006e24:	f107 0314 	add.w	r3, r7, #20
 8006e28:	4611      	mov	r1, r2
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f001 f94e 	bl	80080cc <xTaskCheckForTimeOut>
 8006e30:	4603      	mov	r3, r0
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d124      	bne.n	8006e80 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006e36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e38:	f000 fb22 	bl	8007480 <prvIsQueueFull>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d018      	beq.n	8006e74 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006e42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e44:	3310      	adds	r3, #16
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	4611      	mov	r1, r2
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f000 ffd6 	bl	8007dfc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006e50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e52:	f000 faad 	bl	80073b0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006e56:	f000 fdf3 	bl	8007a40 <xTaskResumeAll>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	f47f af7c 	bne.w	8006d5a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006e62:	4b0c      	ldr	r3, [pc, #48]	; (8006e94 <xQueueGenericSend+0x1f8>)
 8006e64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e68:	601a      	str	r2, [r3, #0]
 8006e6a:	f3bf 8f4f 	dsb	sy
 8006e6e:	f3bf 8f6f 	isb	sy
 8006e72:	e772      	b.n	8006d5a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006e74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e76:	f000 fa9b 	bl	80073b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006e7a:	f000 fde1 	bl	8007a40 <xTaskResumeAll>
 8006e7e:	e76c      	b.n	8006d5a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006e80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e82:	f000 fa95 	bl	80073b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006e86:	f000 fddb 	bl	8007a40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006e8a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3738      	adds	r7, #56	; 0x38
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	e000ed04 	.word	0xe000ed04

08006e98 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b090      	sub	sp, #64	; 0x40
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	60b9      	str	r1, [r7, #8]
 8006ea2:	607a      	str	r2, [r7, #4]
 8006ea4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d10a      	bne.n	8006ec6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eb4:	f383 8811 	msr	BASEPRI, r3
 8006eb8:	f3bf 8f6f 	isb	sy
 8006ebc:	f3bf 8f4f 	dsb	sy
 8006ec0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006ec2:	bf00      	nop
 8006ec4:	e7fe      	b.n	8006ec4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d103      	bne.n	8006ed4 <xQueueGenericSendFromISR+0x3c>
 8006ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d101      	bne.n	8006ed8 <xQueueGenericSendFromISR+0x40>
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	e000      	b.n	8006eda <xQueueGenericSendFromISR+0x42>
 8006ed8:	2300      	movs	r3, #0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d10a      	bne.n	8006ef4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee2:	f383 8811 	msr	BASEPRI, r3
 8006ee6:	f3bf 8f6f 	isb	sy
 8006eea:	f3bf 8f4f 	dsb	sy
 8006eee:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006ef0:	bf00      	nop
 8006ef2:	e7fe      	b.n	8006ef2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	2b02      	cmp	r3, #2
 8006ef8:	d103      	bne.n	8006f02 <xQueueGenericSendFromISR+0x6a>
 8006efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006efe:	2b01      	cmp	r3, #1
 8006f00:	d101      	bne.n	8006f06 <xQueueGenericSendFromISR+0x6e>
 8006f02:	2301      	movs	r3, #1
 8006f04:	e000      	b.n	8006f08 <xQueueGenericSendFromISR+0x70>
 8006f06:	2300      	movs	r3, #0
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d10a      	bne.n	8006f22 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f10:	f383 8811 	msr	BASEPRI, r3
 8006f14:	f3bf 8f6f 	isb	sy
 8006f18:	f3bf 8f4f 	dsb	sy
 8006f1c:	623b      	str	r3, [r7, #32]
}
 8006f1e:	bf00      	nop
 8006f20:	e7fe      	b.n	8006f20 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006f22:	f002 f891 	bl	8009048 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006f26:	f3ef 8211 	mrs	r2, BASEPRI
 8006f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f2e:	f383 8811 	msr	BASEPRI, r3
 8006f32:	f3bf 8f6f 	isb	sy
 8006f36:	f3bf 8f4f 	dsb	sy
 8006f3a:	61fa      	str	r2, [r7, #28]
 8006f3c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006f3e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f40:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	d302      	bcc.n	8006f54 <xQueueGenericSendFromISR+0xbc>
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	d12f      	bne.n	8006fb4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006f54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f62:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006f64:	683a      	ldr	r2, [r7, #0]
 8006f66:	68b9      	ldr	r1, [r7, #8]
 8006f68:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006f6a:	f000 f991 	bl	8007290 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006f6e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f76:	d112      	bne.n	8006f9e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d016      	beq.n	8006fae <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f82:	3324      	adds	r3, #36	; 0x24
 8006f84:	4618      	mov	r0, r3
 8006f86:	f000 ffc5 	bl	8007f14 <xTaskRemoveFromEventList>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d00e      	beq.n	8006fae <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d00b      	beq.n	8006fae <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2201      	movs	r2, #1
 8006f9a:	601a      	str	r2, [r3, #0]
 8006f9c:	e007      	b.n	8006fae <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006f9e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006fa2:	3301      	adds	r3, #1
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	b25a      	sxtb	r2, r3
 8006fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006faa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006fb2:	e001      	b.n	8006fb8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fba:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006fc2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006fc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3740      	adds	r7, #64	; 0x40
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}
	...

08006fd0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b08c      	sub	sp, #48	; 0x30
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	60f8      	str	r0, [r7, #12]
 8006fd8:	60b9      	str	r1, [r7, #8]
 8006fda:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d10a      	bne.n	8007000 <xQueueReceive+0x30>
	__asm volatile
 8006fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fee:	f383 8811 	msr	BASEPRI, r3
 8006ff2:	f3bf 8f6f 	isb	sy
 8006ff6:	f3bf 8f4f 	dsb	sy
 8006ffa:	623b      	str	r3, [r7, #32]
}
 8006ffc:	bf00      	nop
 8006ffe:	e7fe      	b.n	8006ffe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d103      	bne.n	800700e <xQueueReceive+0x3e>
 8007006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800700a:	2b00      	cmp	r3, #0
 800700c:	d101      	bne.n	8007012 <xQueueReceive+0x42>
 800700e:	2301      	movs	r3, #1
 8007010:	e000      	b.n	8007014 <xQueueReceive+0x44>
 8007012:	2300      	movs	r3, #0
 8007014:	2b00      	cmp	r3, #0
 8007016:	d10a      	bne.n	800702e <xQueueReceive+0x5e>
	__asm volatile
 8007018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800701c:	f383 8811 	msr	BASEPRI, r3
 8007020:	f3bf 8f6f 	isb	sy
 8007024:	f3bf 8f4f 	dsb	sy
 8007028:	61fb      	str	r3, [r7, #28]
}
 800702a:	bf00      	nop
 800702c:	e7fe      	b.n	800702c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800702e:	f001 f995 	bl	800835c <xTaskGetSchedulerState>
 8007032:	4603      	mov	r3, r0
 8007034:	2b00      	cmp	r3, #0
 8007036:	d102      	bne.n	800703e <xQueueReceive+0x6e>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d101      	bne.n	8007042 <xQueueReceive+0x72>
 800703e:	2301      	movs	r3, #1
 8007040:	e000      	b.n	8007044 <xQueueReceive+0x74>
 8007042:	2300      	movs	r3, #0
 8007044:	2b00      	cmp	r3, #0
 8007046:	d10a      	bne.n	800705e <xQueueReceive+0x8e>
	__asm volatile
 8007048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800704c:	f383 8811 	msr	BASEPRI, r3
 8007050:	f3bf 8f6f 	isb	sy
 8007054:	f3bf 8f4f 	dsb	sy
 8007058:	61bb      	str	r3, [r7, #24]
}
 800705a:	bf00      	nop
 800705c:	e7fe      	b.n	800705c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800705e:	f001 ff11 	bl	8008e84 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007066:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800706a:	2b00      	cmp	r3, #0
 800706c:	d01f      	beq.n	80070ae <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800706e:	68b9      	ldr	r1, [r7, #8]
 8007070:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007072:	f000 f977 	bl	8007364 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007078:	1e5a      	subs	r2, r3, #1
 800707a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800707c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800707e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007080:	691b      	ldr	r3, [r3, #16]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d00f      	beq.n	80070a6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007088:	3310      	adds	r3, #16
 800708a:	4618      	mov	r0, r3
 800708c:	f000 ff42 	bl	8007f14 <xTaskRemoveFromEventList>
 8007090:	4603      	mov	r3, r0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d007      	beq.n	80070a6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007096:	4b3d      	ldr	r3, [pc, #244]	; (800718c <xQueueReceive+0x1bc>)
 8007098:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800709c:	601a      	str	r2, [r3, #0]
 800709e:	f3bf 8f4f 	dsb	sy
 80070a2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80070a6:	f001 ff1d 	bl	8008ee4 <vPortExitCritical>
				return pdPASS;
 80070aa:	2301      	movs	r3, #1
 80070ac:	e069      	b.n	8007182 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d103      	bne.n	80070bc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80070b4:	f001 ff16 	bl	8008ee4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80070b8:	2300      	movs	r3, #0
 80070ba:	e062      	b.n	8007182 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80070bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d106      	bne.n	80070d0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80070c2:	f107 0310 	add.w	r3, r7, #16
 80070c6:	4618      	mov	r0, r3
 80070c8:	f000 ffea 	bl	80080a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80070cc:	2301      	movs	r3, #1
 80070ce:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80070d0:	f001 ff08 	bl	8008ee4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80070d4:	f000 fca6 	bl	8007a24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80070d8:	f001 fed4 	bl	8008e84 <vPortEnterCritical>
 80070dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80070e2:	b25b      	sxtb	r3, r3
 80070e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070e8:	d103      	bne.n	80070f2 <xQueueReceive+0x122>
 80070ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ec:	2200      	movs	r2, #0
 80070ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80070f8:	b25b      	sxtb	r3, r3
 80070fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070fe:	d103      	bne.n	8007108 <xQueueReceive+0x138>
 8007100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007102:	2200      	movs	r2, #0
 8007104:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007108:	f001 feec 	bl	8008ee4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800710c:	1d3a      	adds	r2, r7, #4
 800710e:	f107 0310 	add.w	r3, r7, #16
 8007112:	4611      	mov	r1, r2
 8007114:	4618      	mov	r0, r3
 8007116:	f000 ffd9 	bl	80080cc <xTaskCheckForTimeOut>
 800711a:	4603      	mov	r3, r0
 800711c:	2b00      	cmp	r3, #0
 800711e:	d123      	bne.n	8007168 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007120:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007122:	f000 f997 	bl	8007454 <prvIsQueueEmpty>
 8007126:	4603      	mov	r3, r0
 8007128:	2b00      	cmp	r3, #0
 800712a:	d017      	beq.n	800715c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800712c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800712e:	3324      	adds	r3, #36	; 0x24
 8007130:	687a      	ldr	r2, [r7, #4]
 8007132:	4611      	mov	r1, r2
 8007134:	4618      	mov	r0, r3
 8007136:	f000 fe61 	bl	8007dfc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800713a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800713c:	f000 f938 	bl	80073b0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007140:	f000 fc7e 	bl	8007a40 <xTaskResumeAll>
 8007144:	4603      	mov	r3, r0
 8007146:	2b00      	cmp	r3, #0
 8007148:	d189      	bne.n	800705e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800714a:	4b10      	ldr	r3, [pc, #64]	; (800718c <xQueueReceive+0x1bc>)
 800714c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007150:	601a      	str	r2, [r3, #0]
 8007152:	f3bf 8f4f 	dsb	sy
 8007156:	f3bf 8f6f 	isb	sy
 800715a:	e780      	b.n	800705e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800715c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800715e:	f000 f927 	bl	80073b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007162:	f000 fc6d 	bl	8007a40 <xTaskResumeAll>
 8007166:	e77a      	b.n	800705e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007168:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800716a:	f000 f921 	bl	80073b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800716e:	f000 fc67 	bl	8007a40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007172:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007174:	f000 f96e 	bl	8007454 <prvIsQueueEmpty>
 8007178:	4603      	mov	r3, r0
 800717a:	2b00      	cmp	r3, #0
 800717c:	f43f af6f 	beq.w	800705e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007180:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007182:	4618      	mov	r0, r3
 8007184:	3730      	adds	r7, #48	; 0x30
 8007186:	46bd      	mov	sp, r7
 8007188:	bd80      	pop	{r7, pc}
 800718a:	bf00      	nop
 800718c:	e000ed04 	.word	0xe000ed04

08007190 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b08e      	sub	sp, #56	; 0x38
 8007194:	af00      	add	r7, sp, #0
 8007196:	60f8      	str	r0, [r7, #12]
 8007198:	60b9      	str	r1, [r7, #8]
 800719a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80071a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d10a      	bne.n	80071bc <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80071a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071aa:	f383 8811 	msr	BASEPRI, r3
 80071ae:	f3bf 8f6f 	isb	sy
 80071b2:	f3bf 8f4f 	dsb	sy
 80071b6:	623b      	str	r3, [r7, #32]
}
 80071b8:	bf00      	nop
 80071ba:	e7fe      	b.n	80071ba <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d103      	bne.n	80071ca <xQueueReceiveFromISR+0x3a>
 80071c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d101      	bne.n	80071ce <xQueueReceiveFromISR+0x3e>
 80071ca:	2301      	movs	r3, #1
 80071cc:	e000      	b.n	80071d0 <xQueueReceiveFromISR+0x40>
 80071ce:	2300      	movs	r3, #0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d10a      	bne.n	80071ea <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80071d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071d8:	f383 8811 	msr	BASEPRI, r3
 80071dc:	f3bf 8f6f 	isb	sy
 80071e0:	f3bf 8f4f 	dsb	sy
 80071e4:	61fb      	str	r3, [r7, #28]
}
 80071e6:	bf00      	nop
 80071e8:	e7fe      	b.n	80071e8 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80071ea:	f001 ff2d 	bl	8009048 <vPortValidateInterruptPriority>
	__asm volatile
 80071ee:	f3ef 8211 	mrs	r2, BASEPRI
 80071f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071f6:	f383 8811 	msr	BASEPRI, r3
 80071fa:	f3bf 8f6f 	isb	sy
 80071fe:	f3bf 8f4f 	dsb	sy
 8007202:	61ba      	str	r2, [r7, #24]
 8007204:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007206:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007208:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800720a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800720c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800720e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007212:	2b00      	cmp	r3, #0
 8007214:	d02f      	beq.n	8007276 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007218:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800721c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007220:	68b9      	ldr	r1, [r7, #8]
 8007222:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007224:	f000 f89e 	bl	8007364 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800722a:	1e5a      	subs	r2, r3, #1
 800722c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800722e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007230:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007238:	d112      	bne.n	8007260 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800723a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800723c:	691b      	ldr	r3, [r3, #16]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d016      	beq.n	8007270 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007244:	3310      	adds	r3, #16
 8007246:	4618      	mov	r0, r3
 8007248:	f000 fe64 	bl	8007f14 <xTaskRemoveFromEventList>
 800724c:	4603      	mov	r3, r0
 800724e:	2b00      	cmp	r3, #0
 8007250:	d00e      	beq.n	8007270 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d00b      	beq.n	8007270 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2201      	movs	r2, #1
 800725c:	601a      	str	r2, [r3, #0]
 800725e:	e007      	b.n	8007270 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007260:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007264:	3301      	adds	r3, #1
 8007266:	b2db      	uxtb	r3, r3
 8007268:	b25a      	sxtb	r2, r3
 800726a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800726c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007270:	2301      	movs	r3, #1
 8007272:	637b      	str	r3, [r7, #52]	; 0x34
 8007274:	e001      	b.n	800727a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8007276:	2300      	movs	r3, #0
 8007278:	637b      	str	r3, [r7, #52]	; 0x34
 800727a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800727c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	f383 8811 	msr	BASEPRI, r3
}
 8007284:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007288:	4618      	mov	r0, r3
 800728a:	3738      	adds	r7, #56	; 0x38
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}

08007290 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b086      	sub	sp, #24
 8007294:	af00      	add	r7, sp, #0
 8007296:	60f8      	str	r0, [r7, #12]
 8007298:	60b9      	str	r1, [r7, #8]
 800729a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800729c:	2300      	movs	r3, #0
 800729e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072a4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d10d      	bne.n	80072ca <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d14d      	bne.n	8007352 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	4618      	mov	r0, r3
 80072bc:	f001 f86c 	bl	8008398 <xTaskPriorityDisinherit>
 80072c0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2200      	movs	r2, #0
 80072c6:	609a      	str	r2, [r3, #8]
 80072c8:	e043      	b.n	8007352 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d119      	bne.n	8007304 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6858      	ldr	r0, [r3, #4]
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072d8:	461a      	mov	r2, r3
 80072da:	68b9      	ldr	r1, [r7, #8]
 80072dc:	f002 fa01 	bl	80096e2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	685a      	ldr	r2, [r3, #4]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072e8:	441a      	add	r2, r3
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	685a      	ldr	r2, [r3, #4]
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	429a      	cmp	r2, r3
 80072f8:	d32b      	bcc.n	8007352 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	605a      	str	r2, [r3, #4]
 8007302:	e026      	b.n	8007352 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	68d8      	ldr	r0, [r3, #12]
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800730c:	461a      	mov	r2, r3
 800730e:	68b9      	ldr	r1, [r7, #8]
 8007310:	f002 f9e7 	bl	80096e2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	68da      	ldr	r2, [r3, #12]
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800731c:	425b      	negs	r3, r3
 800731e:	441a      	add	r2, r3
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	68da      	ldr	r2, [r3, #12]
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	429a      	cmp	r2, r3
 800732e:	d207      	bcs.n	8007340 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	689a      	ldr	r2, [r3, #8]
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007338:	425b      	negs	r3, r3
 800733a:	441a      	add	r2, r3
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2b02      	cmp	r3, #2
 8007344:	d105      	bne.n	8007352 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d002      	beq.n	8007352 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	3b01      	subs	r3, #1
 8007350:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	1c5a      	adds	r2, r3, #1
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800735a:	697b      	ldr	r3, [r7, #20]
}
 800735c:	4618      	mov	r0, r3
 800735e:	3718      	adds	r7, #24
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}

08007364 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b082      	sub	sp, #8
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
 800736c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007372:	2b00      	cmp	r3, #0
 8007374:	d018      	beq.n	80073a8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	68da      	ldr	r2, [r3, #12]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800737e:	441a      	add	r2, r3
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	68da      	ldr	r2, [r3, #12]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	429a      	cmp	r2, r3
 800738e:	d303      	bcc.n	8007398 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681a      	ldr	r2, [r3, #0]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	68d9      	ldr	r1, [r3, #12]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073a0:	461a      	mov	r2, r3
 80073a2:	6838      	ldr	r0, [r7, #0]
 80073a4:	f002 f99d 	bl	80096e2 <memcpy>
	}
}
 80073a8:	bf00      	nop
 80073aa:	3708      	adds	r7, #8
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}

080073b0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b084      	sub	sp, #16
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80073b8:	f001 fd64 	bl	8008e84 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80073c2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80073c4:	e011      	b.n	80073ea <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d012      	beq.n	80073f4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	3324      	adds	r3, #36	; 0x24
 80073d2:	4618      	mov	r0, r3
 80073d4:	f000 fd9e 	bl	8007f14 <xTaskRemoveFromEventList>
 80073d8:	4603      	mov	r3, r0
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d001      	beq.n	80073e2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80073de:	f000 fed7 	bl	8008190 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80073e2:	7bfb      	ldrb	r3, [r7, #15]
 80073e4:	3b01      	subs	r3, #1
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80073ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	dce9      	bgt.n	80073c6 <prvUnlockQueue+0x16>
 80073f2:	e000      	b.n	80073f6 <prvUnlockQueue+0x46>
					break;
 80073f4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	22ff      	movs	r2, #255	; 0xff
 80073fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80073fe:	f001 fd71 	bl	8008ee4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007402:	f001 fd3f 	bl	8008e84 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800740c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800740e:	e011      	b.n	8007434 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	691b      	ldr	r3, [r3, #16]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d012      	beq.n	800743e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	3310      	adds	r3, #16
 800741c:	4618      	mov	r0, r3
 800741e:	f000 fd79 	bl	8007f14 <xTaskRemoveFromEventList>
 8007422:	4603      	mov	r3, r0
 8007424:	2b00      	cmp	r3, #0
 8007426:	d001      	beq.n	800742c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007428:	f000 feb2 	bl	8008190 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800742c:	7bbb      	ldrb	r3, [r7, #14]
 800742e:	3b01      	subs	r3, #1
 8007430:	b2db      	uxtb	r3, r3
 8007432:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007434:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007438:	2b00      	cmp	r3, #0
 800743a:	dce9      	bgt.n	8007410 <prvUnlockQueue+0x60>
 800743c:	e000      	b.n	8007440 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800743e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	22ff      	movs	r2, #255	; 0xff
 8007444:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007448:	f001 fd4c 	bl	8008ee4 <vPortExitCritical>
}
 800744c:	bf00      	nop
 800744e:	3710      	adds	r7, #16
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}

08007454 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b084      	sub	sp, #16
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800745c:	f001 fd12 	bl	8008e84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007464:	2b00      	cmp	r3, #0
 8007466:	d102      	bne.n	800746e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007468:	2301      	movs	r3, #1
 800746a:	60fb      	str	r3, [r7, #12]
 800746c:	e001      	b.n	8007472 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800746e:	2300      	movs	r3, #0
 8007470:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007472:	f001 fd37 	bl	8008ee4 <vPortExitCritical>

	return xReturn;
 8007476:	68fb      	ldr	r3, [r7, #12]
}
 8007478:	4618      	mov	r0, r3
 800747a:	3710      	adds	r7, #16
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b084      	sub	sp, #16
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007488:	f001 fcfc 	bl	8008e84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007494:	429a      	cmp	r2, r3
 8007496:	d102      	bne.n	800749e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007498:	2301      	movs	r3, #1
 800749a:	60fb      	str	r3, [r7, #12]
 800749c:	e001      	b.n	80074a2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800749e:	2300      	movs	r3, #0
 80074a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80074a2:	f001 fd1f 	bl	8008ee4 <vPortExitCritical>

	return xReturn;
 80074a6:	68fb      	ldr	r3, [r7, #12]
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3710      	adds	r7, #16
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80074b0:	b480      	push	{r7}
 80074b2:	b085      	sub	sp, #20
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80074ba:	2300      	movs	r3, #0
 80074bc:	60fb      	str	r3, [r7, #12]
 80074be:	e014      	b.n	80074ea <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80074c0:	4a0f      	ldr	r2, [pc, #60]	; (8007500 <vQueueAddToRegistry+0x50>)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d10b      	bne.n	80074e4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80074cc:	490c      	ldr	r1, [pc, #48]	; (8007500 <vQueueAddToRegistry+0x50>)
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	683a      	ldr	r2, [r7, #0]
 80074d2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80074d6:	4a0a      	ldr	r2, [pc, #40]	; (8007500 <vQueueAddToRegistry+0x50>)
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	00db      	lsls	r3, r3, #3
 80074dc:	4413      	add	r3, r2
 80074de:	687a      	ldr	r2, [r7, #4]
 80074e0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80074e2:	e006      	b.n	80074f2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	3301      	adds	r3, #1
 80074e8:	60fb      	str	r3, [r7, #12]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2b07      	cmp	r3, #7
 80074ee:	d9e7      	bls.n	80074c0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80074f0:	bf00      	nop
 80074f2:	bf00      	nop
 80074f4:	3714      	adds	r7, #20
 80074f6:	46bd      	mov	sp, r7
 80074f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fc:	4770      	bx	lr
 80074fe:	bf00      	nop
 8007500:	20000ad0 	.word	0x20000ad0

08007504 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007504:	b580      	push	{r7, lr}
 8007506:	b086      	sub	sp, #24
 8007508:	af00      	add	r7, sp, #0
 800750a:	60f8      	str	r0, [r7, #12]
 800750c:	60b9      	str	r1, [r7, #8]
 800750e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007514:	f001 fcb6 	bl	8008e84 <vPortEnterCritical>
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800751e:	b25b      	sxtb	r3, r3
 8007520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007524:	d103      	bne.n	800752e <vQueueWaitForMessageRestricted+0x2a>
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	2200      	movs	r2, #0
 800752a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007534:	b25b      	sxtb	r3, r3
 8007536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800753a:	d103      	bne.n	8007544 <vQueueWaitForMessageRestricted+0x40>
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	2200      	movs	r2, #0
 8007540:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007544:	f001 fcce 	bl	8008ee4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800754c:	2b00      	cmp	r3, #0
 800754e:	d106      	bne.n	800755e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	3324      	adds	r3, #36	; 0x24
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	68b9      	ldr	r1, [r7, #8]
 8007558:	4618      	mov	r0, r3
 800755a:	f000 fcaf 	bl	8007ebc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800755e:	6978      	ldr	r0, [r7, #20]
 8007560:	f7ff ff26 	bl	80073b0 <prvUnlockQueue>
	}
 8007564:	bf00      	nop
 8007566:	3718      	adds	r7, #24
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}

0800756c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800756c:	b580      	push	{r7, lr}
 800756e:	b08e      	sub	sp, #56	; 0x38
 8007570:	af04      	add	r7, sp, #16
 8007572:	60f8      	str	r0, [r7, #12]
 8007574:	60b9      	str	r1, [r7, #8]
 8007576:	607a      	str	r2, [r7, #4]
 8007578:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800757a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800757c:	2b00      	cmp	r3, #0
 800757e:	d10a      	bne.n	8007596 <xTaskCreateStatic+0x2a>
	__asm volatile
 8007580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007584:	f383 8811 	msr	BASEPRI, r3
 8007588:	f3bf 8f6f 	isb	sy
 800758c:	f3bf 8f4f 	dsb	sy
 8007590:	623b      	str	r3, [r7, #32]
}
 8007592:	bf00      	nop
 8007594:	e7fe      	b.n	8007594 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007598:	2b00      	cmp	r3, #0
 800759a:	d10a      	bne.n	80075b2 <xTaskCreateStatic+0x46>
	__asm volatile
 800759c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075a0:	f383 8811 	msr	BASEPRI, r3
 80075a4:	f3bf 8f6f 	isb	sy
 80075a8:	f3bf 8f4f 	dsb	sy
 80075ac:	61fb      	str	r3, [r7, #28]
}
 80075ae:	bf00      	nop
 80075b0:	e7fe      	b.n	80075b0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80075b2:	23bc      	movs	r3, #188	; 0xbc
 80075b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	2bbc      	cmp	r3, #188	; 0xbc
 80075ba:	d00a      	beq.n	80075d2 <xTaskCreateStatic+0x66>
	__asm volatile
 80075bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075c0:	f383 8811 	msr	BASEPRI, r3
 80075c4:	f3bf 8f6f 	isb	sy
 80075c8:	f3bf 8f4f 	dsb	sy
 80075cc:	61bb      	str	r3, [r7, #24]
}
 80075ce:	bf00      	nop
 80075d0:	e7fe      	b.n	80075d0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80075d2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80075d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d01e      	beq.n	8007618 <xTaskCreateStatic+0xac>
 80075da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d01b      	beq.n	8007618 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80075e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075e2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80075e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80075e8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80075ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ec:	2202      	movs	r2, #2
 80075ee:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80075f2:	2300      	movs	r3, #0
 80075f4:	9303      	str	r3, [sp, #12]
 80075f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f8:	9302      	str	r3, [sp, #8]
 80075fa:	f107 0314 	add.w	r3, r7, #20
 80075fe:	9301      	str	r3, [sp, #4]
 8007600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007602:	9300      	str	r3, [sp, #0]
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	687a      	ldr	r2, [r7, #4]
 8007608:	68b9      	ldr	r1, [r7, #8]
 800760a:	68f8      	ldr	r0, [r7, #12]
 800760c:	f000 f850 	bl	80076b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007610:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007612:	f000 f8f3 	bl	80077fc <prvAddNewTaskToReadyList>
 8007616:	e001      	b.n	800761c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007618:	2300      	movs	r3, #0
 800761a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800761c:	697b      	ldr	r3, [r7, #20]
	}
 800761e:	4618      	mov	r0, r3
 8007620:	3728      	adds	r7, #40	; 0x28
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}

08007626 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007626:	b580      	push	{r7, lr}
 8007628:	b08c      	sub	sp, #48	; 0x30
 800762a:	af04      	add	r7, sp, #16
 800762c:	60f8      	str	r0, [r7, #12]
 800762e:	60b9      	str	r1, [r7, #8]
 8007630:	603b      	str	r3, [r7, #0]
 8007632:	4613      	mov	r3, r2
 8007634:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007636:	88fb      	ldrh	r3, [r7, #6]
 8007638:	009b      	lsls	r3, r3, #2
 800763a:	4618      	mov	r0, r3
 800763c:	f001 fd44 	bl	80090c8 <pvPortMalloc>
 8007640:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d00e      	beq.n	8007666 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007648:	20bc      	movs	r0, #188	; 0xbc
 800764a:	f001 fd3d 	bl	80090c8 <pvPortMalloc>
 800764e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007650:	69fb      	ldr	r3, [r7, #28]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d003      	beq.n	800765e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007656:	69fb      	ldr	r3, [r7, #28]
 8007658:	697a      	ldr	r2, [r7, #20]
 800765a:	631a      	str	r2, [r3, #48]	; 0x30
 800765c:	e005      	b.n	800766a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800765e:	6978      	ldr	r0, [r7, #20]
 8007660:	f001 fdfe 	bl	8009260 <vPortFree>
 8007664:	e001      	b.n	800766a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007666:	2300      	movs	r3, #0
 8007668:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800766a:	69fb      	ldr	r3, [r7, #28]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d017      	beq.n	80076a0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007670:	69fb      	ldr	r3, [r7, #28]
 8007672:	2200      	movs	r2, #0
 8007674:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007678:	88fa      	ldrh	r2, [r7, #6]
 800767a:	2300      	movs	r3, #0
 800767c:	9303      	str	r3, [sp, #12]
 800767e:	69fb      	ldr	r3, [r7, #28]
 8007680:	9302      	str	r3, [sp, #8]
 8007682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007684:	9301      	str	r3, [sp, #4]
 8007686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007688:	9300      	str	r3, [sp, #0]
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	68b9      	ldr	r1, [r7, #8]
 800768e:	68f8      	ldr	r0, [r7, #12]
 8007690:	f000 f80e 	bl	80076b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007694:	69f8      	ldr	r0, [r7, #28]
 8007696:	f000 f8b1 	bl	80077fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800769a:	2301      	movs	r3, #1
 800769c:	61bb      	str	r3, [r7, #24]
 800769e:	e002      	b.n	80076a6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80076a0:	f04f 33ff 	mov.w	r3, #4294967295
 80076a4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80076a6:	69bb      	ldr	r3, [r7, #24]
	}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3720      	adds	r7, #32
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}

080076b0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b088      	sub	sp, #32
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	60f8      	str	r0, [r7, #12]
 80076b8:	60b9      	str	r1, [r7, #8]
 80076ba:	607a      	str	r2, [r7, #4]
 80076bc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80076be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	009b      	lsls	r3, r3, #2
 80076c6:	461a      	mov	r2, r3
 80076c8:	21a5      	movs	r1, #165	; 0xa5
 80076ca:	f002 f818 	bl	80096fe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80076ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80076d8:	3b01      	subs	r3, #1
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	4413      	add	r3, r2
 80076de:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80076e0:	69bb      	ldr	r3, [r7, #24]
 80076e2:	f023 0307 	bic.w	r3, r3, #7
 80076e6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80076e8:	69bb      	ldr	r3, [r7, #24]
 80076ea:	f003 0307 	and.w	r3, r3, #7
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d00a      	beq.n	8007708 <prvInitialiseNewTask+0x58>
	__asm volatile
 80076f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076f6:	f383 8811 	msr	BASEPRI, r3
 80076fa:	f3bf 8f6f 	isb	sy
 80076fe:	f3bf 8f4f 	dsb	sy
 8007702:	617b      	str	r3, [r7, #20]
}
 8007704:	bf00      	nop
 8007706:	e7fe      	b.n	8007706 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d01f      	beq.n	800774e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800770e:	2300      	movs	r3, #0
 8007710:	61fb      	str	r3, [r7, #28]
 8007712:	e012      	b.n	800773a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007714:	68ba      	ldr	r2, [r7, #8]
 8007716:	69fb      	ldr	r3, [r7, #28]
 8007718:	4413      	add	r3, r2
 800771a:	7819      	ldrb	r1, [r3, #0]
 800771c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	4413      	add	r3, r2
 8007722:	3334      	adds	r3, #52	; 0x34
 8007724:	460a      	mov	r2, r1
 8007726:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007728:	68ba      	ldr	r2, [r7, #8]
 800772a:	69fb      	ldr	r3, [r7, #28]
 800772c:	4413      	add	r3, r2
 800772e:	781b      	ldrb	r3, [r3, #0]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d006      	beq.n	8007742 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007734:	69fb      	ldr	r3, [r7, #28]
 8007736:	3301      	adds	r3, #1
 8007738:	61fb      	str	r3, [r7, #28]
 800773a:	69fb      	ldr	r3, [r7, #28]
 800773c:	2b0f      	cmp	r3, #15
 800773e:	d9e9      	bls.n	8007714 <prvInitialiseNewTask+0x64>
 8007740:	e000      	b.n	8007744 <prvInitialiseNewTask+0x94>
			{
				break;
 8007742:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007746:	2200      	movs	r2, #0
 8007748:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800774c:	e003      	b.n	8007756 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800774e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007750:	2200      	movs	r2, #0
 8007752:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007758:	2b37      	cmp	r3, #55	; 0x37
 800775a:	d901      	bls.n	8007760 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800775c:	2337      	movs	r3, #55	; 0x37
 800775e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007762:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007764:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007768:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800776a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800776c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800776e:	2200      	movs	r2, #0
 8007770:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007774:	3304      	adds	r3, #4
 8007776:	4618      	mov	r0, r3
 8007778:	f7ff f8be 	bl	80068f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800777c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800777e:	3318      	adds	r3, #24
 8007780:	4618      	mov	r0, r3
 8007782:	f7ff f8b9 	bl	80068f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007788:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800778a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800778c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800778e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007794:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007798:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800779a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800779c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800779e:	2200      	movs	r2, #0
 80077a0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80077a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80077ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ae:	3354      	adds	r3, #84	; 0x54
 80077b0:	2260      	movs	r2, #96	; 0x60
 80077b2:	2100      	movs	r1, #0
 80077b4:	4618      	mov	r0, r3
 80077b6:	f001 ffa2 	bl	80096fe <memset>
 80077ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077bc:	4a0c      	ldr	r2, [pc, #48]	; (80077f0 <prvInitialiseNewTask+0x140>)
 80077be:	659a      	str	r2, [r3, #88]	; 0x58
 80077c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c2:	4a0c      	ldr	r2, [pc, #48]	; (80077f4 <prvInitialiseNewTask+0x144>)
 80077c4:	65da      	str	r2, [r3, #92]	; 0x5c
 80077c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c8:	4a0b      	ldr	r2, [pc, #44]	; (80077f8 <prvInitialiseNewTask+0x148>)
 80077ca:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80077cc:	683a      	ldr	r2, [r7, #0]
 80077ce:	68f9      	ldr	r1, [r7, #12]
 80077d0:	69b8      	ldr	r0, [r7, #24]
 80077d2:	f001 fa29 	bl	8008c28 <pxPortInitialiseStack>
 80077d6:	4602      	mov	r2, r0
 80077d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077da:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80077dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d002      	beq.n	80077e8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80077e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077e6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077e8:	bf00      	nop
 80077ea:	3720      	adds	r7, #32
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}
 80077f0:	0800e24c 	.word	0x0800e24c
 80077f4:	0800e26c 	.word	0x0800e26c
 80077f8:	0800e22c 	.word	0x0800e22c

080077fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b082      	sub	sp, #8
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007804:	f001 fb3e 	bl	8008e84 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007808:	4b2d      	ldr	r3, [pc, #180]	; (80078c0 <prvAddNewTaskToReadyList+0xc4>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	3301      	adds	r3, #1
 800780e:	4a2c      	ldr	r2, [pc, #176]	; (80078c0 <prvAddNewTaskToReadyList+0xc4>)
 8007810:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007812:	4b2c      	ldr	r3, [pc, #176]	; (80078c4 <prvAddNewTaskToReadyList+0xc8>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d109      	bne.n	800782e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800781a:	4a2a      	ldr	r2, [pc, #168]	; (80078c4 <prvAddNewTaskToReadyList+0xc8>)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007820:	4b27      	ldr	r3, [pc, #156]	; (80078c0 <prvAddNewTaskToReadyList+0xc4>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2b01      	cmp	r3, #1
 8007826:	d110      	bne.n	800784a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007828:	f000 fcd6 	bl	80081d8 <prvInitialiseTaskLists>
 800782c:	e00d      	b.n	800784a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800782e:	4b26      	ldr	r3, [pc, #152]	; (80078c8 <prvAddNewTaskToReadyList+0xcc>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d109      	bne.n	800784a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007836:	4b23      	ldr	r3, [pc, #140]	; (80078c4 <prvAddNewTaskToReadyList+0xc8>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007840:	429a      	cmp	r2, r3
 8007842:	d802      	bhi.n	800784a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007844:	4a1f      	ldr	r2, [pc, #124]	; (80078c4 <prvAddNewTaskToReadyList+0xc8>)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800784a:	4b20      	ldr	r3, [pc, #128]	; (80078cc <prvAddNewTaskToReadyList+0xd0>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	3301      	adds	r3, #1
 8007850:	4a1e      	ldr	r2, [pc, #120]	; (80078cc <prvAddNewTaskToReadyList+0xd0>)
 8007852:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007854:	4b1d      	ldr	r3, [pc, #116]	; (80078cc <prvAddNewTaskToReadyList+0xd0>)
 8007856:	681a      	ldr	r2, [r3, #0]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007860:	4b1b      	ldr	r3, [pc, #108]	; (80078d0 <prvAddNewTaskToReadyList+0xd4>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	429a      	cmp	r2, r3
 8007866:	d903      	bls.n	8007870 <prvAddNewTaskToReadyList+0x74>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800786c:	4a18      	ldr	r2, [pc, #96]	; (80078d0 <prvAddNewTaskToReadyList+0xd4>)
 800786e:	6013      	str	r3, [r2, #0]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007874:	4613      	mov	r3, r2
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	4413      	add	r3, r2
 800787a:	009b      	lsls	r3, r3, #2
 800787c:	4a15      	ldr	r2, [pc, #84]	; (80078d4 <prvAddNewTaskToReadyList+0xd8>)
 800787e:	441a      	add	r2, r3
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	3304      	adds	r3, #4
 8007884:	4619      	mov	r1, r3
 8007886:	4610      	mov	r0, r2
 8007888:	f7ff f843 	bl	8006912 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800788c:	f001 fb2a 	bl	8008ee4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007890:	4b0d      	ldr	r3, [pc, #52]	; (80078c8 <prvAddNewTaskToReadyList+0xcc>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d00e      	beq.n	80078b6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007898:	4b0a      	ldr	r3, [pc, #40]	; (80078c4 <prvAddNewTaskToReadyList+0xc8>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d207      	bcs.n	80078b6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80078a6:	4b0c      	ldr	r3, [pc, #48]	; (80078d8 <prvAddNewTaskToReadyList+0xdc>)
 80078a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078ac:	601a      	str	r2, [r3, #0]
 80078ae:	f3bf 8f4f 	dsb	sy
 80078b2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80078b6:	bf00      	nop
 80078b8:	3708      	adds	r7, #8
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	20000fe4 	.word	0x20000fe4
 80078c4:	20000b10 	.word	0x20000b10
 80078c8:	20000ff0 	.word	0x20000ff0
 80078cc:	20001000 	.word	0x20001000
 80078d0:	20000fec 	.word	0x20000fec
 80078d4:	20000b14 	.word	0x20000b14
 80078d8:	e000ed04 	.word	0xe000ed04

080078dc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b084      	sub	sp, #16
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80078e4:	2300      	movs	r3, #0
 80078e6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d017      	beq.n	800791e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80078ee:	4b13      	ldr	r3, [pc, #76]	; (800793c <vTaskDelay+0x60>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d00a      	beq.n	800790c <vTaskDelay+0x30>
	__asm volatile
 80078f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078fa:	f383 8811 	msr	BASEPRI, r3
 80078fe:	f3bf 8f6f 	isb	sy
 8007902:	f3bf 8f4f 	dsb	sy
 8007906:	60bb      	str	r3, [r7, #8]
}
 8007908:	bf00      	nop
 800790a:	e7fe      	b.n	800790a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800790c:	f000 f88a 	bl	8007a24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007910:	2100      	movs	r1, #0
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f000 fdc6 	bl	80084a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007918:	f000 f892 	bl	8007a40 <xTaskResumeAll>
 800791c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d107      	bne.n	8007934 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007924:	4b06      	ldr	r3, [pc, #24]	; (8007940 <vTaskDelay+0x64>)
 8007926:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800792a:	601a      	str	r2, [r3, #0]
 800792c:	f3bf 8f4f 	dsb	sy
 8007930:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007934:	bf00      	nop
 8007936:	3710      	adds	r7, #16
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}
 800793c:	2000100c 	.word	0x2000100c
 8007940:	e000ed04 	.word	0xe000ed04

08007944 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b08a      	sub	sp, #40	; 0x28
 8007948:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800794a:	2300      	movs	r3, #0
 800794c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800794e:	2300      	movs	r3, #0
 8007950:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007952:	463a      	mov	r2, r7
 8007954:	1d39      	adds	r1, r7, #4
 8007956:	f107 0308 	add.w	r3, r7, #8
 800795a:	4618      	mov	r0, r3
 800795c:	f7fe fd8a 	bl	8006474 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007960:	6839      	ldr	r1, [r7, #0]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	68ba      	ldr	r2, [r7, #8]
 8007966:	9202      	str	r2, [sp, #8]
 8007968:	9301      	str	r3, [sp, #4]
 800796a:	2300      	movs	r3, #0
 800796c:	9300      	str	r3, [sp, #0]
 800796e:	2300      	movs	r3, #0
 8007970:	460a      	mov	r2, r1
 8007972:	4924      	ldr	r1, [pc, #144]	; (8007a04 <vTaskStartScheduler+0xc0>)
 8007974:	4824      	ldr	r0, [pc, #144]	; (8007a08 <vTaskStartScheduler+0xc4>)
 8007976:	f7ff fdf9 	bl	800756c <xTaskCreateStatic>
 800797a:	4603      	mov	r3, r0
 800797c:	4a23      	ldr	r2, [pc, #140]	; (8007a0c <vTaskStartScheduler+0xc8>)
 800797e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007980:	4b22      	ldr	r3, [pc, #136]	; (8007a0c <vTaskStartScheduler+0xc8>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d002      	beq.n	800798e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007988:	2301      	movs	r3, #1
 800798a:	617b      	str	r3, [r7, #20]
 800798c:	e001      	b.n	8007992 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800798e:	2300      	movs	r3, #0
 8007990:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	2b01      	cmp	r3, #1
 8007996:	d102      	bne.n	800799e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007998:	f000 fdd8 	bl	800854c <xTimerCreateTimerTask>
 800799c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d11b      	bne.n	80079dc <vTaskStartScheduler+0x98>
	__asm volatile
 80079a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079a8:	f383 8811 	msr	BASEPRI, r3
 80079ac:	f3bf 8f6f 	isb	sy
 80079b0:	f3bf 8f4f 	dsb	sy
 80079b4:	613b      	str	r3, [r7, #16]
}
 80079b6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80079b8:	4b15      	ldr	r3, [pc, #84]	; (8007a10 <vTaskStartScheduler+0xcc>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	3354      	adds	r3, #84	; 0x54
 80079be:	4a15      	ldr	r2, [pc, #84]	; (8007a14 <vTaskStartScheduler+0xd0>)
 80079c0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80079c2:	4b15      	ldr	r3, [pc, #84]	; (8007a18 <vTaskStartScheduler+0xd4>)
 80079c4:	f04f 32ff 	mov.w	r2, #4294967295
 80079c8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80079ca:	4b14      	ldr	r3, [pc, #80]	; (8007a1c <vTaskStartScheduler+0xd8>)
 80079cc:	2201      	movs	r2, #1
 80079ce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80079d0:	4b13      	ldr	r3, [pc, #76]	; (8007a20 <vTaskStartScheduler+0xdc>)
 80079d2:	2200      	movs	r2, #0
 80079d4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80079d6:	f001 f9b3 	bl	8008d40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80079da:	e00e      	b.n	80079fa <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079e2:	d10a      	bne.n	80079fa <vTaskStartScheduler+0xb6>
	__asm volatile
 80079e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079e8:	f383 8811 	msr	BASEPRI, r3
 80079ec:	f3bf 8f6f 	isb	sy
 80079f0:	f3bf 8f4f 	dsb	sy
 80079f4:	60fb      	str	r3, [r7, #12]
}
 80079f6:	bf00      	nop
 80079f8:	e7fe      	b.n	80079f8 <vTaskStartScheduler+0xb4>
}
 80079fa:	bf00      	nop
 80079fc:	3718      	adds	r7, #24
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
 8007a02:	bf00      	nop
 8007a04:	0800e16c 	.word	0x0800e16c
 8007a08:	080081a9 	.word	0x080081a9
 8007a0c:	20001008 	.word	0x20001008
 8007a10:	20000b10 	.word	0x20000b10
 8007a14:	20000010 	.word	0x20000010
 8007a18:	20001004 	.word	0x20001004
 8007a1c:	20000ff0 	.word	0x20000ff0
 8007a20:	20000fe8 	.word	0x20000fe8

08007a24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007a24:	b480      	push	{r7}
 8007a26:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007a28:	4b04      	ldr	r3, [pc, #16]	; (8007a3c <vTaskSuspendAll+0x18>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	3301      	adds	r3, #1
 8007a2e:	4a03      	ldr	r2, [pc, #12]	; (8007a3c <vTaskSuspendAll+0x18>)
 8007a30:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007a32:	bf00      	nop
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr
 8007a3c:	2000100c 	.word	0x2000100c

08007a40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b084      	sub	sp, #16
 8007a44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007a46:	2300      	movs	r3, #0
 8007a48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007a4e:	4b42      	ldr	r3, [pc, #264]	; (8007b58 <xTaskResumeAll+0x118>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d10a      	bne.n	8007a6c <xTaskResumeAll+0x2c>
	__asm volatile
 8007a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a5a:	f383 8811 	msr	BASEPRI, r3
 8007a5e:	f3bf 8f6f 	isb	sy
 8007a62:	f3bf 8f4f 	dsb	sy
 8007a66:	603b      	str	r3, [r7, #0]
}
 8007a68:	bf00      	nop
 8007a6a:	e7fe      	b.n	8007a6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007a6c:	f001 fa0a 	bl	8008e84 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007a70:	4b39      	ldr	r3, [pc, #228]	; (8007b58 <xTaskResumeAll+0x118>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	3b01      	subs	r3, #1
 8007a76:	4a38      	ldr	r2, [pc, #224]	; (8007b58 <xTaskResumeAll+0x118>)
 8007a78:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a7a:	4b37      	ldr	r3, [pc, #220]	; (8007b58 <xTaskResumeAll+0x118>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d162      	bne.n	8007b48 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007a82:	4b36      	ldr	r3, [pc, #216]	; (8007b5c <xTaskResumeAll+0x11c>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d05e      	beq.n	8007b48 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a8a:	e02f      	b.n	8007aec <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a8c:	4b34      	ldr	r3, [pc, #208]	; (8007b60 <xTaskResumeAll+0x120>)
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	3318      	adds	r3, #24
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f7fe ff97 	bl	80069cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	3304      	adds	r3, #4
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	f7fe ff92 	bl	80069cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007aac:	4b2d      	ldr	r3, [pc, #180]	; (8007b64 <xTaskResumeAll+0x124>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d903      	bls.n	8007abc <xTaskResumeAll+0x7c>
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ab8:	4a2a      	ldr	r2, [pc, #168]	; (8007b64 <xTaskResumeAll+0x124>)
 8007aba:	6013      	str	r3, [r2, #0]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ac0:	4613      	mov	r3, r2
 8007ac2:	009b      	lsls	r3, r3, #2
 8007ac4:	4413      	add	r3, r2
 8007ac6:	009b      	lsls	r3, r3, #2
 8007ac8:	4a27      	ldr	r2, [pc, #156]	; (8007b68 <xTaskResumeAll+0x128>)
 8007aca:	441a      	add	r2, r3
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	3304      	adds	r3, #4
 8007ad0:	4619      	mov	r1, r3
 8007ad2:	4610      	mov	r0, r2
 8007ad4:	f7fe ff1d 	bl	8006912 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007adc:	4b23      	ldr	r3, [pc, #140]	; (8007b6c <xTaskResumeAll+0x12c>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ae2:	429a      	cmp	r2, r3
 8007ae4:	d302      	bcc.n	8007aec <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007ae6:	4b22      	ldr	r3, [pc, #136]	; (8007b70 <xTaskResumeAll+0x130>)
 8007ae8:	2201      	movs	r2, #1
 8007aea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007aec:	4b1c      	ldr	r3, [pc, #112]	; (8007b60 <xTaskResumeAll+0x120>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d1cb      	bne.n	8007a8c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d001      	beq.n	8007afe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007afa:	f000 fc0f 	bl	800831c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007afe:	4b1d      	ldr	r3, [pc, #116]	; (8007b74 <xTaskResumeAll+0x134>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d010      	beq.n	8007b2c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007b0a:	f000 f859 	bl	8007bc0 <xTaskIncrementTick>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d002      	beq.n	8007b1a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007b14:	4b16      	ldr	r3, [pc, #88]	; (8007b70 <xTaskResumeAll+0x130>)
 8007b16:	2201      	movs	r2, #1
 8007b18:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	3b01      	subs	r3, #1
 8007b1e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d1f1      	bne.n	8007b0a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007b26:	4b13      	ldr	r3, [pc, #76]	; (8007b74 <xTaskResumeAll+0x134>)
 8007b28:	2200      	movs	r2, #0
 8007b2a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007b2c:	4b10      	ldr	r3, [pc, #64]	; (8007b70 <xTaskResumeAll+0x130>)
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d009      	beq.n	8007b48 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007b34:	2301      	movs	r3, #1
 8007b36:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007b38:	4b0f      	ldr	r3, [pc, #60]	; (8007b78 <xTaskResumeAll+0x138>)
 8007b3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b3e:	601a      	str	r2, [r3, #0]
 8007b40:	f3bf 8f4f 	dsb	sy
 8007b44:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007b48:	f001 f9cc 	bl	8008ee4 <vPortExitCritical>

	return xAlreadyYielded;
 8007b4c:	68bb      	ldr	r3, [r7, #8]
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3710      	adds	r7, #16
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}
 8007b56:	bf00      	nop
 8007b58:	2000100c 	.word	0x2000100c
 8007b5c:	20000fe4 	.word	0x20000fe4
 8007b60:	20000fa4 	.word	0x20000fa4
 8007b64:	20000fec 	.word	0x20000fec
 8007b68:	20000b14 	.word	0x20000b14
 8007b6c:	20000b10 	.word	0x20000b10
 8007b70:	20000ff8 	.word	0x20000ff8
 8007b74:	20000ff4 	.word	0x20000ff4
 8007b78:	e000ed04 	.word	0xe000ed04

08007b7c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007b82:	4b05      	ldr	r3, [pc, #20]	; (8007b98 <xTaskGetTickCount+0x1c>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007b88:	687b      	ldr	r3, [r7, #4]
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	370c      	adds	r7, #12
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b94:	4770      	bx	lr
 8007b96:	bf00      	nop
 8007b98:	20000fe8 	.word	0x20000fe8

08007b9c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b082      	sub	sp, #8
 8007ba0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007ba2:	f001 fa51 	bl	8009048 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007baa:	4b04      	ldr	r3, [pc, #16]	; (8007bbc <xTaskGetTickCountFromISR+0x20>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007bb0:	683b      	ldr	r3, [r7, #0]
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	3708      	adds	r7, #8
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}
 8007bba:	bf00      	nop
 8007bbc:	20000fe8 	.word	0x20000fe8

08007bc0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b086      	sub	sp, #24
 8007bc4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bca:	4b4f      	ldr	r3, [pc, #316]	; (8007d08 <xTaskIncrementTick+0x148>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	f040 808f 	bne.w	8007cf2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007bd4:	4b4d      	ldr	r3, [pc, #308]	; (8007d0c <xTaskIncrementTick+0x14c>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	3301      	adds	r3, #1
 8007bda:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007bdc:	4a4b      	ldr	r2, [pc, #300]	; (8007d0c <xTaskIncrementTick+0x14c>)
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007be2:	693b      	ldr	r3, [r7, #16]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d120      	bne.n	8007c2a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007be8:	4b49      	ldr	r3, [pc, #292]	; (8007d10 <xTaskIncrementTick+0x150>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d00a      	beq.n	8007c08 <xTaskIncrementTick+0x48>
	__asm volatile
 8007bf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bf6:	f383 8811 	msr	BASEPRI, r3
 8007bfa:	f3bf 8f6f 	isb	sy
 8007bfe:	f3bf 8f4f 	dsb	sy
 8007c02:	603b      	str	r3, [r7, #0]
}
 8007c04:	bf00      	nop
 8007c06:	e7fe      	b.n	8007c06 <xTaskIncrementTick+0x46>
 8007c08:	4b41      	ldr	r3, [pc, #260]	; (8007d10 <xTaskIncrementTick+0x150>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	60fb      	str	r3, [r7, #12]
 8007c0e:	4b41      	ldr	r3, [pc, #260]	; (8007d14 <xTaskIncrementTick+0x154>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a3f      	ldr	r2, [pc, #252]	; (8007d10 <xTaskIncrementTick+0x150>)
 8007c14:	6013      	str	r3, [r2, #0]
 8007c16:	4a3f      	ldr	r2, [pc, #252]	; (8007d14 <xTaskIncrementTick+0x154>)
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	6013      	str	r3, [r2, #0]
 8007c1c:	4b3e      	ldr	r3, [pc, #248]	; (8007d18 <xTaskIncrementTick+0x158>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	3301      	adds	r3, #1
 8007c22:	4a3d      	ldr	r2, [pc, #244]	; (8007d18 <xTaskIncrementTick+0x158>)
 8007c24:	6013      	str	r3, [r2, #0]
 8007c26:	f000 fb79 	bl	800831c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007c2a:	4b3c      	ldr	r3, [pc, #240]	; (8007d1c <xTaskIncrementTick+0x15c>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	693a      	ldr	r2, [r7, #16]
 8007c30:	429a      	cmp	r2, r3
 8007c32:	d349      	bcc.n	8007cc8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c34:	4b36      	ldr	r3, [pc, #216]	; (8007d10 <xTaskIncrementTick+0x150>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d104      	bne.n	8007c48 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c3e:	4b37      	ldr	r3, [pc, #220]	; (8007d1c <xTaskIncrementTick+0x15c>)
 8007c40:	f04f 32ff 	mov.w	r2, #4294967295
 8007c44:	601a      	str	r2, [r3, #0]
					break;
 8007c46:	e03f      	b.n	8007cc8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c48:	4b31      	ldr	r3, [pc, #196]	; (8007d10 <xTaskIncrementTick+0x150>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	68db      	ldr	r3, [r3, #12]
 8007c4e:	68db      	ldr	r3, [r3, #12]
 8007c50:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007c58:	693a      	ldr	r2, [r7, #16]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d203      	bcs.n	8007c68 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007c60:	4a2e      	ldr	r2, [pc, #184]	; (8007d1c <xTaskIncrementTick+0x15c>)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007c66:	e02f      	b.n	8007cc8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	3304      	adds	r3, #4
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	f7fe fead 	bl	80069cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d004      	beq.n	8007c84 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	3318      	adds	r3, #24
 8007c7e:	4618      	mov	r0, r3
 8007c80:	f7fe fea4 	bl	80069cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c88:	4b25      	ldr	r3, [pc, #148]	; (8007d20 <xTaskIncrementTick+0x160>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d903      	bls.n	8007c98 <xTaskIncrementTick+0xd8>
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c94:	4a22      	ldr	r2, [pc, #136]	; (8007d20 <xTaskIncrementTick+0x160>)
 8007c96:	6013      	str	r3, [r2, #0]
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c9c:	4613      	mov	r3, r2
 8007c9e:	009b      	lsls	r3, r3, #2
 8007ca0:	4413      	add	r3, r2
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	4a1f      	ldr	r2, [pc, #124]	; (8007d24 <xTaskIncrementTick+0x164>)
 8007ca6:	441a      	add	r2, r3
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	3304      	adds	r3, #4
 8007cac:	4619      	mov	r1, r3
 8007cae:	4610      	mov	r0, r2
 8007cb0:	f7fe fe2f 	bl	8006912 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cb8:	4b1b      	ldr	r3, [pc, #108]	; (8007d28 <xTaskIncrementTick+0x168>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	d3b8      	bcc.n	8007c34 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007cc6:	e7b5      	b.n	8007c34 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007cc8:	4b17      	ldr	r3, [pc, #92]	; (8007d28 <xTaskIncrementTick+0x168>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cce:	4915      	ldr	r1, [pc, #84]	; (8007d24 <xTaskIncrementTick+0x164>)
 8007cd0:	4613      	mov	r3, r2
 8007cd2:	009b      	lsls	r3, r3, #2
 8007cd4:	4413      	add	r3, r2
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	440b      	add	r3, r1
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d901      	bls.n	8007ce4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007ce4:	4b11      	ldr	r3, [pc, #68]	; (8007d2c <xTaskIncrementTick+0x16c>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d007      	beq.n	8007cfc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007cec:	2301      	movs	r3, #1
 8007cee:	617b      	str	r3, [r7, #20]
 8007cf0:	e004      	b.n	8007cfc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007cf2:	4b0f      	ldr	r3, [pc, #60]	; (8007d30 <xTaskIncrementTick+0x170>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	3301      	adds	r3, #1
 8007cf8:	4a0d      	ldr	r2, [pc, #52]	; (8007d30 <xTaskIncrementTick+0x170>)
 8007cfa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007cfc:	697b      	ldr	r3, [r7, #20]
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3718      	adds	r7, #24
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}
 8007d06:	bf00      	nop
 8007d08:	2000100c 	.word	0x2000100c
 8007d0c:	20000fe8 	.word	0x20000fe8
 8007d10:	20000f9c 	.word	0x20000f9c
 8007d14:	20000fa0 	.word	0x20000fa0
 8007d18:	20000ffc 	.word	0x20000ffc
 8007d1c:	20001004 	.word	0x20001004
 8007d20:	20000fec 	.word	0x20000fec
 8007d24:	20000b14 	.word	0x20000b14
 8007d28:	20000b10 	.word	0x20000b10
 8007d2c:	20000ff8 	.word	0x20000ff8
 8007d30:	20000ff4 	.word	0x20000ff4

08007d34 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007d3a:	4b2a      	ldr	r3, [pc, #168]	; (8007de4 <vTaskSwitchContext+0xb0>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d003      	beq.n	8007d4a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007d42:	4b29      	ldr	r3, [pc, #164]	; (8007de8 <vTaskSwitchContext+0xb4>)
 8007d44:	2201      	movs	r2, #1
 8007d46:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007d48:	e046      	b.n	8007dd8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8007d4a:	4b27      	ldr	r3, [pc, #156]	; (8007de8 <vTaskSwitchContext+0xb4>)
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d50:	4b26      	ldr	r3, [pc, #152]	; (8007dec <vTaskSwitchContext+0xb8>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	60fb      	str	r3, [r7, #12]
 8007d56:	e010      	b.n	8007d7a <vTaskSwitchContext+0x46>
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d10a      	bne.n	8007d74 <vTaskSwitchContext+0x40>
	__asm volatile
 8007d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d62:	f383 8811 	msr	BASEPRI, r3
 8007d66:	f3bf 8f6f 	isb	sy
 8007d6a:	f3bf 8f4f 	dsb	sy
 8007d6e:	607b      	str	r3, [r7, #4]
}
 8007d70:	bf00      	nop
 8007d72:	e7fe      	b.n	8007d72 <vTaskSwitchContext+0x3e>
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	3b01      	subs	r3, #1
 8007d78:	60fb      	str	r3, [r7, #12]
 8007d7a:	491d      	ldr	r1, [pc, #116]	; (8007df0 <vTaskSwitchContext+0xbc>)
 8007d7c:	68fa      	ldr	r2, [r7, #12]
 8007d7e:	4613      	mov	r3, r2
 8007d80:	009b      	lsls	r3, r3, #2
 8007d82:	4413      	add	r3, r2
 8007d84:	009b      	lsls	r3, r3, #2
 8007d86:	440b      	add	r3, r1
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d0e4      	beq.n	8007d58 <vTaskSwitchContext+0x24>
 8007d8e:	68fa      	ldr	r2, [r7, #12]
 8007d90:	4613      	mov	r3, r2
 8007d92:	009b      	lsls	r3, r3, #2
 8007d94:	4413      	add	r3, r2
 8007d96:	009b      	lsls	r3, r3, #2
 8007d98:	4a15      	ldr	r2, [pc, #84]	; (8007df0 <vTaskSwitchContext+0xbc>)
 8007d9a:	4413      	add	r3, r2
 8007d9c:	60bb      	str	r3, [r7, #8]
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	685a      	ldr	r2, [r3, #4]
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	605a      	str	r2, [r3, #4]
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	685a      	ldr	r2, [r3, #4]
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	3308      	adds	r3, #8
 8007db0:	429a      	cmp	r2, r3
 8007db2:	d104      	bne.n	8007dbe <vTaskSwitchContext+0x8a>
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	685b      	ldr	r3, [r3, #4]
 8007db8:	685a      	ldr	r2, [r3, #4]
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	605a      	str	r2, [r3, #4]
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	68db      	ldr	r3, [r3, #12]
 8007dc4:	4a0b      	ldr	r2, [pc, #44]	; (8007df4 <vTaskSwitchContext+0xc0>)
 8007dc6:	6013      	str	r3, [r2, #0]
 8007dc8:	4a08      	ldr	r2, [pc, #32]	; (8007dec <vTaskSwitchContext+0xb8>)
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007dce:	4b09      	ldr	r3, [pc, #36]	; (8007df4 <vTaskSwitchContext+0xc0>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	3354      	adds	r3, #84	; 0x54
 8007dd4:	4a08      	ldr	r2, [pc, #32]	; (8007df8 <vTaskSwitchContext+0xc4>)
 8007dd6:	6013      	str	r3, [r2, #0]
}
 8007dd8:	bf00      	nop
 8007dda:	3714      	adds	r7, #20
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de2:	4770      	bx	lr
 8007de4:	2000100c 	.word	0x2000100c
 8007de8:	20000ff8 	.word	0x20000ff8
 8007dec:	20000fec 	.word	0x20000fec
 8007df0:	20000b14 	.word	0x20000b14
 8007df4:	20000b10 	.word	0x20000b10
 8007df8:	20000010 	.word	0x20000010

08007dfc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b084      	sub	sp, #16
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d10a      	bne.n	8007e22 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e10:	f383 8811 	msr	BASEPRI, r3
 8007e14:	f3bf 8f6f 	isb	sy
 8007e18:	f3bf 8f4f 	dsb	sy
 8007e1c:	60fb      	str	r3, [r7, #12]
}
 8007e1e:	bf00      	nop
 8007e20:	e7fe      	b.n	8007e20 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007e22:	4b07      	ldr	r3, [pc, #28]	; (8007e40 <vTaskPlaceOnEventList+0x44>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	3318      	adds	r3, #24
 8007e28:	4619      	mov	r1, r3
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f7fe fd95 	bl	800695a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007e30:	2101      	movs	r1, #1
 8007e32:	6838      	ldr	r0, [r7, #0]
 8007e34:	f000 fb36 	bl	80084a4 <prvAddCurrentTaskToDelayedList>
}
 8007e38:	bf00      	nop
 8007e3a:	3710      	adds	r7, #16
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}
 8007e40:	20000b10 	.word	0x20000b10

08007e44 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b086      	sub	sp, #24
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	60f8      	str	r0, [r7, #12]
 8007e4c:	60b9      	str	r1, [r7, #8]
 8007e4e:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d10a      	bne.n	8007e6c <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8007e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e5a:	f383 8811 	msr	BASEPRI, r3
 8007e5e:	f3bf 8f6f 	isb	sy
 8007e62:	f3bf 8f4f 	dsb	sy
 8007e66:	617b      	str	r3, [r7, #20]
}
 8007e68:	bf00      	nop
 8007e6a:	e7fe      	b.n	8007e6a <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8007e6c:	4b11      	ldr	r3, [pc, #68]	; (8007eb4 <vTaskPlaceOnUnorderedEventList+0x70>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d10a      	bne.n	8007e8a <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8007e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e78:	f383 8811 	msr	BASEPRI, r3
 8007e7c:	f3bf 8f6f 	isb	sy
 8007e80:	f3bf 8f4f 	dsb	sy
 8007e84:	613b      	str	r3, [r7, #16]
}
 8007e86:	bf00      	nop
 8007e88:	e7fe      	b.n	8007e88 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8007e8a:	4b0b      	ldr	r3, [pc, #44]	; (8007eb8 <vTaskPlaceOnUnorderedEventList+0x74>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	68ba      	ldr	r2, [r7, #8]
 8007e90:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8007e94:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007e96:	4b08      	ldr	r3, [pc, #32]	; (8007eb8 <vTaskPlaceOnUnorderedEventList+0x74>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	3318      	adds	r3, #24
 8007e9c:	4619      	mov	r1, r3
 8007e9e:	68f8      	ldr	r0, [r7, #12]
 8007ea0:	f7fe fd37 	bl	8006912 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007ea4:	2101      	movs	r1, #1
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 fafc 	bl	80084a4 <prvAddCurrentTaskToDelayedList>
}
 8007eac:	bf00      	nop
 8007eae:	3718      	adds	r7, #24
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}
 8007eb4:	2000100c 	.word	0x2000100c
 8007eb8:	20000b10 	.word	0x20000b10

08007ebc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b086      	sub	sp, #24
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	60f8      	str	r0, [r7, #12]
 8007ec4:	60b9      	str	r1, [r7, #8]
 8007ec6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d10a      	bne.n	8007ee4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed2:	f383 8811 	msr	BASEPRI, r3
 8007ed6:	f3bf 8f6f 	isb	sy
 8007eda:	f3bf 8f4f 	dsb	sy
 8007ede:	617b      	str	r3, [r7, #20]
}
 8007ee0:	bf00      	nop
 8007ee2:	e7fe      	b.n	8007ee2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007ee4:	4b0a      	ldr	r3, [pc, #40]	; (8007f10 <vTaskPlaceOnEventListRestricted+0x54>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	3318      	adds	r3, #24
 8007eea:	4619      	mov	r1, r3
 8007eec:	68f8      	ldr	r0, [r7, #12]
 8007eee:	f7fe fd10 	bl	8006912 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d002      	beq.n	8007efe <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8007efc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007efe:	6879      	ldr	r1, [r7, #4]
 8007f00:	68b8      	ldr	r0, [r7, #8]
 8007f02:	f000 facf 	bl	80084a4 <prvAddCurrentTaskToDelayedList>
	}
 8007f06:	bf00      	nop
 8007f08:	3718      	adds	r7, #24
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd80      	pop	{r7, pc}
 8007f0e:	bf00      	nop
 8007f10:	20000b10 	.word	0x20000b10

08007f14 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b086      	sub	sp, #24
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	68db      	ldr	r3, [r3, #12]
 8007f20:	68db      	ldr	r3, [r3, #12]
 8007f22:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d10a      	bne.n	8007f40 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f2e:	f383 8811 	msr	BASEPRI, r3
 8007f32:	f3bf 8f6f 	isb	sy
 8007f36:	f3bf 8f4f 	dsb	sy
 8007f3a:	60fb      	str	r3, [r7, #12]
}
 8007f3c:	bf00      	nop
 8007f3e:	e7fe      	b.n	8007f3e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	3318      	adds	r3, #24
 8007f44:	4618      	mov	r0, r3
 8007f46:	f7fe fd41 	bl	80069cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f4a:	4b1e      	ldr	r3, [pc, #120]	; (8007fc4 <xTaskRemoveFromEventList+0xb0>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d11d      	bne.n	8007f8e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	3304      	adds	r3, #4
 8007f56:	4618      	mov	r0, r3
 8007f58:	f7fe fd38 	bl	80069cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007f5c:	693b      	ldr	r3, [r7, #16]
 8007f5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f60:	4b19      	ldr	r3, [pc, #100]	; (8007fc8 <xTaskRemoveFromEventList+0xb4>)
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d903      	bls.n	8007f70 <xTaskRemoveFromEventList+0x5c>
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f6c:	4a16      	ldr	r2, [pc, #88]	; (8007fc8 <xTaskRemoveFromEventList+0xb4>)
 8007f6e:	6013      	str	r3, [r2, #0]
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f74:	4613      	mov	r3, r2
 8007f76:	009b      	lsls	r3, r3, #2
 8007f78:	4413      	add	r3, r2
 8007f7a:	009b      	lsls	r3, r3, #2
 8007f7c:	4a13      	ldr	r2, [pc, #76]	; (8007fcc <xTaskRemoveFromEventList+0xb8>)
 8007f7e:	441a      	add	r2, r3
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	3304      	adds	r3, #4
 8007f84:	4619      	mov	r1, r3
 8007f86:	4610      	mov	r0, r2
 8007f88:	f7fe fcc3 	bl	8006912 <vListInsertEnd>
 8007f8c:	e005      	b.n	8007f9a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	3318      	adds	r3, #24
 8007f92:	4619      	mov	r1, r3
 8007f94:	480e      	ldr	r0, [pc, #56]	; (8007fd0 <xTaskRemoveFromEventList+0xbc>)
 8007f96:	f7fe fcbc 	bl	8006912 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f9e:	4b0d      	ldr	r3, [pc, #52]	; (8007fd4 <xTaskRemoveFromEventList+0xc0>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fa4:	429a      	cmp	r2, r3
 8007fa6:	d905      	bls.n	8007fb4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007fa8:	2301      	movs	r3, #1
 8007faa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007fac:	4b0a      	ldr	r3, [pc, #40]	; (8007fd8 <xTaskRemoveFromEventList+0xc4>)
 8007fae:	2201      	movs	r2, #1
 8007fb0:	601a      	str	r2, [r3, #0]
 8007fb2:	e001      	b.n	8007fb8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007fb8:	697b      	ldr	r3, [r7, #20]
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3718      	adds	r7, #24
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	2000100c 	.word	0x2000100c
 8007fc8:	20000fec 	.word	0x20000fec
 8007fcc:	20000b14 	.word	0x20000b14
 8007fd0:	20000fa4 	.word	0x20000fa4
 8007fd4:	20000b10 	.word	0x20000b10
 8007fd8:	20000ff8 	.word	0x20000ff8

08007fdc <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b086      	sub	sp, #24
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8007fe6:	4b29      	ldr	r3, [pc, #164]	; (800808c <vTaskRemoveFromUnorderedEventList+0xb0>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d10a      	bne.n	8008004 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8007fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ff2:	f383 8811 	msr	BASEPRI, r3
 8007ff6:	f3bf 8f6f 	isb	sy
 8007ffa:	f3bf 8f4f 	dsb	sy
 8007ffe:	613b      	str	r3, [r7, #16]
}
 8008000:	bf00      	nop
 8008002:	e7fe      	b.n	8008002 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	68db      	ldr	r3, [r3, #12]
 8008012:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d10a      	bne.n	8008030 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800801a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	60fb      	str	r3, [r7, #12]
}
 800802c:	bf00      	nop
 800802e:	e7fe      	b.n	800802e <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f7fe fccb 	bl	80069cc <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	3304      	adds	r3, #4
 800803a:	4618      	mov	r0, r3
 800803c:	f7fe fcc6 	bl	80069cc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008044:	4b12      	ldr	r3, [pc, #72]	; (8008090 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	429a      	cmp	r2, r3
 800804a:	d903      	bls.n	8008054 <vTaskRemoveFromUnorderedEventList+0x78>
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008050:	4a0f      	ldr	r2, [pc, #60]	; (8008090 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8008052:	6013      	str	r3, [r2, #0]
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008058:	4613      	mov	r3, r2
 800805a:	009b      	lsls	r3, r3, #2
 800805c:	4413      	add	r3, r2
 800805e:	009b      	lsls	r3, r3, #2
 8008060:	4a0c      	ldr	r2, [pc, #48]	; (8008094 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8008062:	441a      	add	r2, r3
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	3304      	adds	r3, #4
 8008068:	4619      	mov	r1, r3
 800806a:	4610      	mov	r0, r2
 800806c:	f7fe fc51 	bl	8006912 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008074:	4b08      	ldr	r3, [pc, #32]	; (8008098 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800807a:	429a      	cmp	r2, r3
 800807c:	d902      	bls.n	8008084 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800807e:	4b07      	ldr	r3, [pc, #28]	; (800809c <vTaskRemoveFromUnorderedEventList+0xc0>)
 8008080:	2201      	movs	r2, #1
 8008082:	601a      	str	r2, [r3, #0]
	}
}
 8008084:	bf00      	nop
 8008086:	3718      	adds	r7, #24
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}
 800808c:	2000100c 	.word	0x2000100c
 8008090:	20000fec 	.word	0x20000fec
 8008094:	20000b14 	.word	0x20000b14
 8008098:	20000b10 	.word	0x20000b10
 800809c:	20000ff8 	.word	0x20000ff8

080080a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80080a0:	b480      	push	{r7}
 80080a2:	b083      	sub	sp, #12
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80080a8:	4b06      	ldr	r3, [pc, #24]	; (80080c4 <vTaskInternalSetTimeOutState+0x24>)
 80080aa:	681a      	ldr	r2, [r3, #0]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80080b0:	4b05      	ldr	r3, [pc, #20]	; (80080c8 <vTaskInternalSetTimeOutState+0x28>)
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	605a      	str	r2, [r3, #4]
}
 80080b8:	bf00      	nop
 80080ba:	370c      	adds	r7, #12
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr
 80080c4:	20000ffc 	.word	0x20000ffc
 80080c8:	20000fe8 	.word	0x20000fe8

080080cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b088      	sub	sp, #32
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
 80080d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d10a      	bne.n	80080f2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80080dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080e0:	f383 8811 	msr	BASEPRI, r3
 80080e4:	f3bf 8f6f 	isb	sy
 80080e8:	f3bf 8f4f 	dsb	sy
 80080ec:	613b      	str	r3, [r7, #16]
}
 80080ee:	bf00      	nop
 80080f0:	e7fe      	b.n	80080f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d10a      	bne.n	800810e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80080f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080fc:	f383 8811 	msr	BASEPRI, r3
 8008100:	f3bf 8f6f 	isb	sy
 8008104:	f3bf 8f4f 	dsb	sy
 8008108:	60fb      	str	r3, [r7, #12]
}
 800810a:	bf00      	nop
 800810c:	e7fe      	b.n	800810c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800810e:	f000 feb9 	bl	8008e84 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008112:	4b1d      	ldr	r3, [pc, #116]	; (8008188 <xTaskCheckForTimeOut+0xbc>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	69ba      	ldr	r2, [r7, #24]
 800811e:	1ad3      	subs	r3, r2, r3
 8008120:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f1b3 3fff 	cmp.w	r3, #4294967295
 800812a:	d102      	bne.n	8008132 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800812c:	2300      	movs	r3, #0
 800812e:	61fb      	str	r3, [r7, #28]
 8008130:	e023      	b.n	800817a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681a      	ldr	r2, [r3, #0]
 8008136:	4b15      	ldr	r3, [pc, #84]	; (800818c <xTaskCheckForTimeOut+0xc0>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	429a      	cmp	r2, r3
 800813c:	d007      	beq.n	800814e <xTaskCheckForTimeOut+0x82>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	69ba      	ldr	r2, [r7, #24]
 8008144:	429a      	cmp	r2, r3
 8008146:	d302      	bcc.n	800814e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008148:	2301      	movs	r3, #1
 800814a:	61fb      	str	r3, [r7, #28]
 800814c:	e015      	b.n	800817a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	697a      	ldr	r2, [r7, #20]
 8008154:	429a      	cmp	r2, r3
 8008156:	d20b      	bcs.n	8008170 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	1ad2      	subs	r2, r2, r3
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f7ff ff9b 	bl	80080a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800816a:	2300      	movs	r3, #0
 800816c:	61fb      	str	r3, [r7, #28]
 800816e:	e004      	b.n	800817a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	2200      	movs	r2, #0
 8008174:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008176:	2301      	movs	r3, #1
 8008178:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800817a:	f000 feb3 	bl	8008ee4 <vPortExitCritical>

	return xReturn;
 800817e:	69fb      	ldr	r3, [r7, #28]
}
 8008180:	4618      	mov	r0, r3
 8008182:	3720      	adds	r7, #32
 8008184:	46bd      	mov	sp, r7
 8008186:	bd80      	pop	{r7, pc}
 8008188:	20000fe8 	.word	0x20000fe8
 800818c:	20000ffc 	.word	0x20000ffc

08008190 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008190:	b480      	push	{r7}
 8008192:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008194:	4b03      	ldr	r3, [pc, #12]	; (80081a4 <vTaskMissedYield+0x14>)
 8008196:	2201      	movs	r2, #1
 8008198:	601a      	str	r2, [r3, #0]
}
 800819a:	bf00      	nop
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr
 80081a4:	20000ff8 	.word	0x20000ff8

080081a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b082      	sub	sp, #8
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80081b0:	f000 f852 	bl	8008258 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80081b4:	4b06      	ldr	r3, [pc, #24]	; (80081d0 <prvIdleTask+0x28>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d9f9      	bls.n	80081b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80081bc:	4b05      	ldr	r3, [pc, #20]	; (80081d4 <prvIdleTask+0x2c>)
 80081be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081c2:	601a      	str	r2, [r3, #0]
 80081c4:	f3bf 8f4f 	dsb	sy
 80081c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80081cc:	e7f0      	b.n	80081b0 <prvIdleTask+0x8>
 80081ce:	bf00      	nop
 80081d0:	20000b14 	.word	0x20000b14
 80081d4:	e000ed04 	.word	0xe000ed04

080081d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b082      	sub	sp, #8
 80081dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081de:	2300      	movs	r3, #0
 80081e0:	607b      	str	r3, [r7, #4]
 80081e2:	e00c      	b.n	80081fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	4613      	mov	r3, r2
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	4413      	add	r3, r2
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	4a12      	ldr	r2, [pc, #72]	; (8008238 <prvInitialiseTaskLists+0x60>)
 80081f0:	4413      	add	r3, r2
 80081f2:	4618      	mov	r0, r3
 80081f4:	f7fe fb60 	bl	80068b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	3301      	adds	r3, #1
 80081fc:	607b      	str	r3, [r7, #4]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2b37      	cmp	r3, #55	; 0x37
 8008202:	d9ef      	bls.n	80081e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008204:	480d      	ldr	r0, [pc, #52]	; (800823c <prvInitialiseTaskLists+0x64>)
 8008206:	f7fe fb57 	bl	80068b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800820a:	480d      	ldr	r0, [pc, #52]	; (8008240 <prvInitialiseTaskLists+0x68>)
 800820c:	f7fe fb54 	bl	80068b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008210:	480c      	ldr	r0, [pc, #48]	; (8008244 <prvInitialiseTaskLists+0x6c>)
 8008212:	f7fe fb51 	bl	80068b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008216:	480c      	ldr	r0, [pc, #48]	; (8008248 <prvInitialiseTaskLists+0x70>)
 8008218:	f7fe fb4e 	bl	80068b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800821c:	480b      	ldr	r0, [pc, #44]	; (800824c <prvInitialiseTaskLists+0x74>)
 800821e:	f7fe fb4b 	bl	80068b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008222:	4b0b      	ldr	r3, [pc, #44]	; (8008250 <prvInitialiseTaskLists+0x78>)
 8008224:	4a05      	ldr	r2, [pc, #20]	; (800823c <prvInitialiseTaskLists+0x64>)
 8008226:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008228:	4b0a      	ldr	r3, [pc, #40]	; (8008254 <prvInitialiseTaskLists+0x7c>)
 800822a:	4a05      	ldr	r2, [pc, #20]	; (8008240 <prvInitialiseTaskLists+0x68>)
 800822c:	601a      	str	r2, [r3, #0]
}
 800822e:	bf00      	nop
 8008230:	3708      	adds	r7, #8
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}
 8008236:	bf00      	nop
 8008238:	20000b14 	.word	0x20000b14
 800823c:	20000f74 	.word	0x20000f74
 8008240:	20000f88 	.word	0x20000f88
 8008244:	20000fa4 	.word	0x20000fa4
 8008248:	20000fb8 	.word	0x20000fb8
 800824c:	20000fd0 	.word	0x20000fd0
 8008250:	20000f9c 	.word	0x20000f9c
 8008254:	20000fa0 	.word	0x20000fa0

08008258 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b082      	sub	sp, #8
 800825c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800825e:	e019      	b.n	8008294 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008260:	f000 fe10 	bl	8008e84 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008264:	4b10      	ldr	r3, [pc, #64]	; (80082a8 <prvCheckTasksWaitingTermination+0x50>)
 8008266:	68db      	ldr	r3, [r3, #12]
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	3304      	adds	r3, #4
 8008270:	4618      	mov	r0, r3
 8008272:	f7fe fbab 	bl	80069cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008276:	4b0d      	ldr	r3, [pc, #52]	; (80082ac <prvCheckTasksWaitingTermination+0x54>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	3b01      	subs	r3, #1
 800827c:	4a0b      	ldr	r2, [pc, #44]	; (80082ac <prvCheckTasksWaitingTermination+0x54>)
 800827e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008280:	4b0b      	ldr	r3, [pc, #44]	; (80082b0 <prvCheckTasksWaitingTermination+0x58>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	3b01      	subs	r3, #1
 8008286:	4a0a      	ldr	r2, [pc, #40]	; (80082b0 <prvCheckTasksWaitingTermination+0x58>)
 8008288:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800828a:	f000 fe2b 	bl	8008ee4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 f810 	bl	80082b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008294:	4b06      	ldr	r3, [pc, #24]	; (80082b0 <prvCheckTasksWaitingTermination+0x58>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d1e1      	bne.n	8008260 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800829c:	bf00      	nop
 800829e:	bf00      	nop
 80082a0:	3708      	adds	r7, #8
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}
 80082a6:	bf00      	nop
 80082a8:	20000fb8 	.word	0x20000fb8
 80082ac:	20000fe4 	.word	0x20000fe4
 80082b0:	20000fcc 	.word	0x20000fcc

080082b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	3354      	adds	r3, #84	; 0x54
 80082c0:	4618      	mov	r0, r3
 80082c2:	f002 f9cf 	bl	800a664 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d108      	bne.n	80082e2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082d4:	4618      	mov	r0, r3
 80082d6:	f000 ffc3 	bl	8009260 <vPortFree>
				vPortFree( pxTCB );
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f000 ffc0 	bl	8009260 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80082e0:	e018      	b.n	8008314 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d103      	bne.n	80082f4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	f000 ffb7 	bl	8009260 <vPortFree>
	}
 80082f2:	e00f      	b.n	8008314 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80082fa:	2b02      	cmp	r3, #2
 80082fc:	d00a      	beq.n	8008314 <prvDeleteTCB+0x60>
	__asm volatile
 80082fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008302:	f383 8811 	msr	BASEPRI, r3
 8008306:	f3bf 8f6f 	isb	sy
 800830a:	f3bf 8f4f 	dsb	sy
 800830e:	60fb      	str	r3, [r7, #12]
}
 8008310:	bf00      	nop
 8008312:	e7fe      	b.n	8008312 <prvDeleteTCB+0x5e>
	}
 8008314:	bf00      	nop
 8008316:	3710      	adds	r7, #16
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}

0800831c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800831c:	b480      	push	{r7}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008322:	4b0c      	ldr	r3, [pc, #48]	; (8008354 <prvResetNextTaskUnblockTime+0x38>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d104      	bne.n	8008336 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800832c:	4b0a      	ldr	r3, [pc, #40]	; (8008358 <prvResetNextTaskUnblockTime+0x3c>)
 800832e:	f04f 32ff 	mov.w	r2, #4294967295
 8008332:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008334:	e008      	b.n	8008348 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008336:	4b07      	ldr	r3, [pc, #28]	; (8008354 <prvResetNextTaskUnblockTime+0x38>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	68db      	ldr	r3, [r3, #12]
 800833e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	4a04      	ldr	r2, [pc, #16]	; (8008358 <prvResetNextTaskUnblockTime+0x3c>)
 8008346:	6013      	str	r3, [r2, #0]
}
 8008348:	bf00      	nop
 800834a:	370c      	adds	r7, #12
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr
 8008354:	20000f9c 	.word	0x20000f9c
 8008358:	20001004 	.word	0x20001004

0800835c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800835c:	b480      	push	{r7}
 800835e:	b083      	sub	sp, #12
 8008360:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008362:	4b0b      	ldr	r3, [pc, #44]	; (8008390 <xTaskGetSchedulerState+0x34>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d102      	bne.n	8008370 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800836a:	2301      	movs	r3, #1
 800836c:	607b      	str	r3, [r7, #4]
 800836e:	e008      	b.n	8008382 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008370:	4b08      	ldr	r3, [pc, #32]	; (8008394 <xTaskGetSchedulerState+0x38>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d102      	bne.n	800837e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008378:	2302      	movs	r3, #2
 800837a:	607b      	str	r3, [r7, #4]
 800837c:	e001      	b.n	8008382 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800837e:	2300      	movs	r3, #0
 8008380:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008382:	687b      	ldr	r3, [r7, #4]
	}
 8008384:	4618      	mov	r0, r3
 8008386:	370c      	adds	r7, #12
 8008388:	46bd      	mov	sp, r7
 800838a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838e:	4770      	bx	lr
 8008390:	20000ff0 	.word	0x20000ff0
 8008394:	2000100c 	.word	0x2000100c

08008398 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008398:	b580      	push	{r7, lr}
 800839a:	b086      	sub	sp, #24
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80083a4:	2300      	movs	r3, #0
 80083a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d056      	beq.n	800845c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80083ae:	4b2e      	ldr	r3, [pc, #184]	; (8008468 <xTaskPriorityDisinherit+0xd0>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	693a      	ldr	r2, [r7, #16]
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d00a      	beq.n	80083ce <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80083b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083bc:	f383 8811 	msr	BASEPRI, r3
 80083c0:	f3bf 8f6f 	isb	sy
 80083c4:	f3bf 8f4f 	dsb	sy
 80083c8:	60fb      	str	r3, [r7, #12]
}
 80083ca:	bf00      	nop
 80083cc:	e7fe      	b.n	80083cc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d10a      	bne.n	80083ec <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80083d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083da:	f383 8811 	msr	BASEPRI, r3
 80083de:	f3bf 8f6f 	isb	sy
 80083e2:	f3bf 8f4f 	dsb	sy
 80083e6:	60bb      	str	r3, [r7, #8]
}
 80083e8:	bf00      	nop
 80083ea:	e7fe      	b.n	80083ea <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083f0:	1e5a      	subs	r2, r3, #1
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80083f6:	693b      	ldr	r3, [r7, #16]
 80083f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083fa:	693b      	ldr	r3, [r7, #16]
 80083fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083fe:	429a      	cmp	r2, r3
 8008400:	d02c      	beq.n	800845c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008406:	2b00      	cmp	r3, #0
 8008408:	d128      	bne.n	800845c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	3304      	adds	r3, #4
 800840e:	4618      	mov	r0, r3
 8008410:	f7fe fadc 	bl	80069cc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008414:	693b      	ldr	r3, [r7, #16]
 8008416:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008420:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800842c:	4b0f      	ldr	r3, [pc, #60]	; (800846c <xTaskPriorityDisinherit+0xd4>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	429a      	cmp	r2, r3
 8008432:	d903      	bls.n	800843c <xTaskPriorityDisinherit+0xa4>
 8008434:	693b      	ldr	r3, [r7, #16]
 8008436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008438:	4a0c      	ldr	r2, [pc, #48]	; (800846c <xTaskPriorityDisinherit+0xd4>)
 800843a:	6013      	str	r3, [r2, #0]
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008440:	4613      	mov	r3, r2
 8008442:	009b      	lsls	r3, r3, #2
 8008444:	4413      	add	r3, r2
 8008446:	009b      	lsls	r3, r3, #2
 8008448:	4a09      	ldr	r2, [pc, #36]	; (8008470 <xTaskPriorityDisinherit+0xd8>)
 800844a:	441a      	add	r2, r3
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	3304      	adds	r3, #4
 8008450:	4619      	mov	r1, r3
 8008452:	4610      	mov	r0, r2
 8008454:	f7fe fa5d 	bl	8006912 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008458:	2301      	movs	r3, #1
 800845a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800845c:	697b      	ldr	r3, [r7, #20]
	}
 800845e:	4618      	mov	r0, r3
 8008460:	3718      	adds	r7, #24
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}
 8008466:	bf00      	nop
 8008468:	20000b10 	.word	0x20000b10
 800846c:	20000fec 	.word	0x20000fec
 8008470:	20000b14 	.word	0x20000b14

08008474 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800847a:	4b09      	ldr	r3, [pc, #36]	; (80084a0 <uxTaskResetEventItemValue+0x2c>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	699b      	ldr	r3, [r3, #24]
 8008480:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008482:	4b07      	ldr	r3, [pc, #28]	; (80084a0 <uxTaskResetEventItemValue+0x2c>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008488:	4b05      	ldr	r3, [pc, #20]	; (80084a0 <uxTaskResetEventItemValue+0x2c>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8008490:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8008492:	687b      	ldr	r3, [r7, #4]
}
 8008494:	4618      	mov	r0, r3
 8008496:	370c      	adds	r7, #12
 8008498:	46bd      	mov	sp, r7
 800849a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849e:	4770      	bx	lr
 80084a0:	20000b10 	.word	0x20000b10

080084a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b084      	sub	sp, #16
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
 80084ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80084ae:	4b21      	ldr	r3, [pc, #132]	; (8008534 <prvAddCurrentTaskToDelayedList+0x90>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084b4:	4b20      	ldr	r3, [pc, #128]	; (8008538 <prvAddCurrentTaskToDelayedList+0x94>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	3304      	adds	r3, #4
 80084ba:	4618      	mov	r0, r3
 80084bc:	f7fe fa86 	bl	80069cc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084c6:	d10a      	bne.n	80084de <prvAddCurrentTaskToDelayedList+0x3a>
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d007      	beq.n	80084de <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084ce:	4b1a      	ldr	r3, [pc, #104]	; (8008538 <prvAddCurrentTaskToDelayedList+0x94>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	3304      	adds	r3, #4
 80084d4:	4619      	mov	r1, r3
 80084d6:	4819      	ldr	r0, [pc, #100]	; (800853c <prvAddCurrentTaskToDelayedList+0x98>)
 80084d8:	f7fe fa1b 	bl	8006912 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80084dc:	e026      	b.n	800852c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80084de:	68fa      	ldr	r2, [r7, #12]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	4413      	add	r3, r2
 80084e4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80084e6:	4b14      	ldr	r3, [pc, #80]	; (8008538 <prvAddCurrentTaskToDelayedList+0x94>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	68ba      	ldr	r2, [r7, #8]
 80084ec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80084ee:	68ba      	ldr	r2, [r7, #8]
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d209      	bcs.n	800850a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084f6:	4b12      	ldr	r3, [pc, #72]	; (8008540 <prvAddCurrentTaskToDelayedList+0x9c>)
 80084f8:	681a      	ldr	r2, [r3, #0]
 80084fa:	4b0f      	ldr	r3, [pc, #60]	; (8008538 <prvAddCurrentTaskToDelayedList+0x94>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	3304      	adds	r3, #4
 8008500:	4619      	mov	r1, r3
 8008502:	4610      	mov	r0, r2
 8008504:	f7fe fa29 	bl	800695a <vListInsert>
}
 8008508:	e010      	b.n	800852c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800850a:	4b0e      	ldr	r3, [pc, #56]	; (8008544 <prvAddCurrentTaskToDelayedList+0xa0>)
 800850c:	681a      	ldr	r2, [r3, #0]
 800850e:	4b0a      	ldr	r3, [pc, #40]	; (8008538 <prvAddCurrentTaskToDelayedList+0x94>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	3304      	adds	r3, #4
 8008514:	4619      	mov	r1, r3
 8008516:	4610      	mov	r0, r2
 8008518:	f7fe fa1f 	bl	800695a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800851c:	4b0a      	ldr	r3, [pc, #40]	; (8008548 <prvAddCurrentTaskToDelayedList+0xa4>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	68ba      	ldr	r2, [r7, #8]
 8008522:	429a      	cmp	r2, r3
 8008524:	d202      	bcs.n	800852c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008526:	4a08      	ldr	r2, [pc, #32]	; (8008548 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	6013      	str	r3, [r2, #0]
}
 800852c:	bf00      	nop
 800852e:	3710      	adds	r7, #16
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}
 8008534:	20000fe8 	.word	0x20000fe8
 8008538:	20000b10 	.word	0x20000b10
 800853c:	20000fd0 	.word	0x20000fd0
 8008540:	20000fa0 	.word	0x20000fa0
 8008544:	20000f9c 	.word	0x20000f9c
 8008548:	20001004 	.word	0x20001004

0800854c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b08a      	sub	sp, #40	; 0x28
 8008550:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008552:	2300      	movs	r3, #0
 8008554:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008556:	f000 fb07 	bl	8008b68 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800855a:	4b1c      	ldr	r3, [pc, #112]	; (80085cc <xTimerCreateTimerTask+0x80>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d021      	beq.n	80085a6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008562:	2300      	movs	r3, #0
 8008564:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008566:	2300      	movs	r3, #0
 8008568:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800856a:	1d3a      	adds	r2, r7, #4
 800856c:	f107 0108 	add.w	r1, r7, #8
 8008570:	f107 030c 	add.w	r3, r7, #12
 8008574:	4618      	mov	r0, r3
 8008576:	f7fd ff97 	bl	80064a8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800857a:	6879      	ldr	r1, [r7, #4]
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	68fa      	ldr	r2, [r7, #12]
 8008580:	9202      	str	r2, [sp, #8]
 8008582:	9301      	str	r3, [sp, #4]
 8008584:	2302      	movs	r3, #2
 8008586:	9300      	str	r3, [sp, #0]
 8008588:	2300      	movs	r3, #0
 800858a:	460a      	mov	r2, r1
 800858c:	4910      	ldr	r1, [pc, #64]	; (80085d0 <xTimerCreateTimerTask+0x84>)
 800858e:	4811      	ldr	r0, [pc, #68]	; (80085d4 <xTimerCreateTimerTask+0x88>)
 8008590:	f7fe ffec 	bl	800756c <xTaskCreateStatic>
 8008594:	4603      	mov	r3, r0
 8008596:	4a10      	ldr	r2, [pc, #64]	; (80085d8 <xTimerCreateTimerTask+0x8c>)
 8008598:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800859a:	4b0f      	ldr	r3, [pc, #60]	; (80085d8 <xTimerCreateTimerTask+0x8c>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d001      	beq.n	80085a6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80085a2:	2301      	movs	r3, #1
 80085a4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d10a      	bne.n	80085c2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80085ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b0:	f383 8811 	msr	BASEPRI, r3
 80085b4:	f3bf 8f6f 	isb	sy
 80085b8:	f3bf 8f4f 	dsb	sy
 80085bc:	613b      	str	r3, [r7, #16]
}
 80085be:	bf00      	nop
 80085c0:	e7fe      	b.n	80085c0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80085c2:	697b      	ldr	r3, [r7, #20]
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3718      	adds	r7, #24
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}
 80085cc:	20001040 	.word	0x20001040
 80085d0:	0800e174 	.word	0x0800e174
 80085d4:	08008711 	.word	0x08008711
 80085d8:	20001044 	.word	0x20001044

080085dc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b08a      	sub	sp, #40	; 0x28
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	60f8      	str	r0, [r7, #12]
 80085e4:	60b9      	str	r1, [r7, #8]
 80085e6:	607a      	str	r2, [r7, #4]
 80085e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80085ea:	2300      	movs	r3, #0
 80085ec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d10a      	bne.n	800860a <xTimerGenericCommand+0x2e>
	__asm volatile
 80085f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085f8:	f383 8811 	msr	BASEPRI, r3
 80085fc:	f3bf 8f6f 	isb	sy
 8008600:	f3bf 8f4f 	dsb	sy
 8008604:	623b      	str	r3, [r7, #32]
}
 8008606:	bf00      	nop
 8008608:	e7fe      	b.n	8008608 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800860a:	4b1a      	ldr	r3, [pc, #104]	; (8008674 <xTimerGenericCommand+0x98>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d02a      	beq.n	8008668 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	2b05      	cmp	r3, #5
 8008622:	dc18      	bgt.n	8008656 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008624:	f7ff fe9a 	bl	800835c <xTaskGetSchedulerState>
 8008628:	4603      	mov	r3, r0
 800862a:	2b02      	cmp	r3, #2
 800862c:	d109      	bne.n	8008642 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800862e:	4b11      	ldr	r3, [pc, #68]	; (8008674 <xTimerGenericCommand+0x98>)
 8008630:	6818      	ldr	r0, [r3, #0]
 8008632:	f107 0110 	add.w	r1, r7, #16
 8008636:	2300      	movs	r3, #0
 8008638:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800863a:	f7fe fb2f 	bl	8006c9c <xQueueGenericSend>
 800863e:	6278      	str	r0, [r7, #36]	; 0x24
 8008640:	e012      	b.n	8008668 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008642:	4b0c      	ldr	r3, [pc, #48]	; (8008674 <xTimerGenericCommand+0x98>)
 8008644:	6818      	ldr	r0, [r3, #0]
 8008646:	f107 0110 	add.w	r1, r7, #16
 800864a:	2300      	movs	r3, #0
 800864c:	2200      	movs	r2, #0
 800864e:	f7fe fb25 	bl	8006c9c <xQueueGenericSend>
 8008652:	6278      	str	r0, [r7, #36]	; 0x24
 8008654:	e008      	b.n	8008668 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008656:	4b07      	ldr	r3, [pc, #28]	; (8008674 <xTimerGenericCommand+0x98>)
 8008658:	6818      	ldr	r0, [r3, #0]
 800865a:	f107 0110 	add.w	r1, r7, #16
 800865e:	2300      	movs	r3, #0
 8008660:	683a      	ldr	r2, [r7, #0]
 8008662:	f7fe fc19 	bl	8006e98 <xQueueGenericSendFromISR>
 8008666:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800866a:	4618      	mov	r0, r3
 800866c:	3728      	adds	r7, #40	; 0x28
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}
 8008672:	bf00      	nop
 8008674:	20001040 	.word	0x20001040

08008678 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b088      	sub	sp, #32
 800867c:	af02      	add	r7, sp, #8
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008682:	4b22      	ldr	r3, [pc, #136]	; (800870c <prvProcessExpiredTimer+0x94>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	68db      	ldr	r3, [r3, #12]
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800868c:	697b      	ldr	r3, [r7, #20]
 800868e:	3304      	adds	r3, #4
 8008690:	4618      	mov	r0, r3
 8008692:	f7fe f99b 	bl	80069cc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008696:	697b      	ldr	r3, [r7, #20]
 8008698:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800869c:	f003 0304 	and.w	r3, r3, #4
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d022      	beq.n	80086ea <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	699a      	ldr	r2, [r3, #24]
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	18d1      	adds	r1, r2, r3
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	683a      	ldr	r2, [r7, #0]
 80086b0:	6978      	ldr	r0, [r7, #20]
 80086b2:	f000 f8d1 	bl	8008858 <prvInsertTimerInActiveList>
 80086b6:	4603      	mov	r3, r0
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d01f      	beq.n	80086fc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80086bc:	2300      	movs	r3, #0
 80086be:	9300      	str	r3, [sp, #0]
 80086c0:	2300      	movs	r3, #0
 80086c2:	687a      	ldr	r2, [r7, #4]
 80086c4:	2100      	movs	r1, #0
 80086c6:	6978      	ldr	r0, [r7, #20]
 80086c8:	f7ff ff88 	bl	80085dc <xTimerGenericCommand>
 80086cc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d113      	bne.n	80086fc <prvProcessExpiredTimer+0x84>
	__asm volatile
 80086d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086d8:	f383 8811 	msr	BASEPRI, r3
 80086dc:	f3bf 8f6f 	isb	sy
 80086e0:	f3bf 8f4f 	dsb	sy
 80086e4:	60fb      	str	r3, [r7, #12]
}
 80086e6:	bf00      	nop
 80086e8:	e7fe      	b.n	80086e8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80086f0:	f023 0301 	bic.w	r3, r3, #1
 80086f4:	b2da      	uxtb	r2, r3
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80086fc:	697b      	ldr	r3, [r7, #20]
 80086fe:	6a1b      	ldr	r3, [r3, #32]
 8008700:	6978      	ldr	r0, [r7, #20]
 8008702:	4798      	blx	r3
}
 8008704:	bf00      	nop
 8008706:	3718      	adds	r7, #24
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}
 800870c:	20001038 	.word	0x20001038

08008710 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b084      	sub	sp, #16
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008718:	f107 0308 	add.w	r3, r7, #8
 800871c:	4618      	mov	r0, r3
 800871e:	f000 f857 	bl	80087d0 <prvGetNextExpireTime>
 8008722:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	4619      	mov	r1, r3
 8008728:	68f8      	ldr	r0, [r7, #12]
 800872a:	f000 f803 	bl	8008734 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800872e:	f000 f8d5 	bl	80088dc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008732:	e7f1      	b.n	8008718 <prvTimerTask+0x8>

08008734 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b084      	sub	sp, #16
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
 800873c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800873e:	f7ff f971 	bl	8007a24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008742:	f107 0308 	add.w	r3, r7, #8
 8008746:	4618      	mov	r0, r3
 8008748:	f000 f866 	bl	8008818 <prvSampleTimeNow>
 800874c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d130      	bne.n	80087b6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d10a      	bne.n	8008770 <prvProcessTimerOrBlockTask+0x3c>
 800875a:	687a      	ldr	r2, [r7, #4]
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	429a      	cmp	r2, r3
 8008760:	d806      	bhi.n	8008770 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008762:	f7ff f96d 	bl	8007a40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008766:	68f9      	ldr	r1, [r7, #12]
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f7ff ff85 	bl	8008678 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800876e:	e024      	b.n	80087ba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d008      	beq.n	8008788 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008776:	4b13      	ldr	r3, [pc, #76]	; (80087c4 <prvProcessTimerOrBlockTask+0x90>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d101      	bne.n	8008784 <prvProcessTimerOrBlockTask+0x50>
 8008780:	2301      	movs	r3, #1
 8008782:	e000      	b.n	8008786 <prvProcessTimerOrBlockTask+0x52>
 8008784:	2300      	movs	r3, #0
 8008786:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008788:	4b0f      	ldr	r3, [pc, #60]	; (80087c8 <prvProcessTimerOrBlockTask+0x94>)
 800878a:	6818      	ldr	r0, [r3, #0]
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	1ad3      	subs	r3, r2, r3
 8008792:	683a      	ldr	r2, [r7, #0]
 8008794:	4619      	mov	r1, r3
 8008796:	f7fe feb5 	bl	8007504 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800879a:	f7ff f951 	bl	8007a40 <xTaskResumeAll>
 800879e:	4603      	mov	r3, r0
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d10a      	bne.n	80087ba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80087a4:	4b09      	ldr	r3, [pc, #36]	; (80087cc <prvProcessTimerOrBlockTask+0x98>)
 80087a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087aa:	601a      	str	r2, [r3, #0]
 80087ac:	f3bf 8f4f 	dsb	sy
 80087b0:	f3bf 8f6f 	isb	sy
}
 80087b4:	e001      	b.n	80087ba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80087b6:	f7ff f943 	bl	8007a40 <xTaskResumeAll>
}
 80087ba:	bf00      	nop
 80087bc:	3710      	adds	r7, #16
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}
 80087c2:	bf00      	nop
 80087c4:	2000103c 	.word	0x2000103c
 80087c8:	20001040 	.word	0x20001040
 80087cc:	e000ed04 	.word	0xe000ed04

080087d0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80087d0:	b480      	push	{r7}
 80087d2:	b085      	sub	sp, #20
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80087d8:	4b0e      	ldr	r3, [pc, #56]	; (8008814 <prvGetNextExpireTime+0x44>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d101      	bne.n	80087e6 <prvGetNextExpireTime+0x16>
 80087e2:	2201      	movs	r2, #1
 80087e4:	e000      	b.n	80087e8 <prvGetNextExpireTime+0x18>
 80087e6:	2200      	movs	r2, #0
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d105      	bne.n	8008800 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80087f4:	4b07      	ldr	r3, [pc, #28]	; (8008814 <prvGetNextExpireTime+0x44>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	68db      	ldr	r3, [r3, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	60fb      	str	r3, [r7, #12]
 80087fe:	e001      	b.n	8008804 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008800:	2300      	movs	r3, #0
 8008802:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008804:	68fb      	ldr	r3, [r7, #12]
}
 8008806:	4618      	mov	r0, r3
 8008808:	3714      	adds	r7, #20
 800880a:	46bd      	mov	sp, r7
 800880c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008810:	4770      	bx	lr
 8008812:	bf00      	nop
 8008814:	20001038 	.word	0x20001038

08008818 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b084      	sub	sp, #16
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008820:	f7ff f9ac 	bl	8007b7c <xTaskGetTickCount>
 8008824:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008826:	4b0b      	ldr	r3, [pc, #44]	; (8008854 <prvSampleTimeNow+0x3c>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	68fa      	ldr	r2, [r7, #12]
 800882c:	429a      	cmp	r2, r3
 800882e:	d205      	bcs.n	800883c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008830:	f000 f936 	bl	8008aa0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2201      	movs	r2, #1
 8008838:	601a      	str	r2, [r3, #0]
 800883a:	e002      	b.n	8008842 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2200      	movs	r2, #0
 8008840:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008842:	4a04      	ldr	r2, [pc, #16]	; (8008854 <prvSampleTimeNow+0x3c>)
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008848:	68fb      	ldr	r3, [r7, #12]
}
 800884a:	4618      	mov	r0, r3
 800884c:	3710      	adds	r7, #16
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}
 8008852:	bf00      	nop
 8008854:	20001048 	.word	0x20001048

08008858 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b086      	sub	sp, #24
 800885c:	af00      	add	r7, sp, #0
 800885e:	60f8      	str	r0, [r7, #12]
 8008860:	60b9      	str	r1, [r7, #8]
 8008862:	607a      	str	r2, [r7, #4]
 8008864:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008866:	2300      	movs	r3, #0
 8008868:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	68ba      	ldr	r2, [r7, #8]
 800886e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	68fa      	ldr	r2, [r7, #12]
 8008874:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008876:	68ba      	ldr	r2, [r7, #8]
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	429a      	cmp	r2, r3
 800887c:	d812      	bhi.n	80088a4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800887e:	687a      	ldr	r2, [r7, #4]
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	1ad2      	subs	r2, r2, r3
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	699b      	ldr	r3, [r3, #24]
 8008888:	429a      	cmp	r2, r3
 800888a:	d302      	bcc.n	8008892 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800888c:	2301      	movs	r3, #1
 800888e:	617b      	str	r3, [r7, #20]
 8008890:	e01b      	b.n	80088ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008892:	4b10      	ldr	r3, [pc, #64]	; (80088d4 <prvInsertTimerInActiveList+0x7c>)
 8008894:	681a      	ldr	r2, [r3, #0]
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	3304      	adds	r3, #4
 800889a:	4619      	mov	r1, r3
 800889c:	4610      	mov	r0, r2
 800889e:	f7fe f85c 	bl	800695a <vListInsert>
 80088a2:	e012      	b.n	80088ca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80088a4:	687a      	ldr	r2, [r7, #4]
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d206      	bcs.n	80088ba <prvInsertTimerInActiveList+0x62>
 80088ac:	68ba      	ldr	r2, [r7, #8]
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d302      	bcc.n	80088ba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80088b4:	2301      	movs	r3, #1
 80088b6:	617b      	str	r3, [r7, #20]
 80088b8:	e007      	b.n	80088ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80088ba:	4b07      	ldr	r3, [pc, #28]	; (80088d8 <prvInsertTimerInActiveList+0x80>)
 80088bc:	681a      	ldr	r2, [r3, #0]
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	3304      	adds	r3, #4
 80088c2:	4619      	mov	r1, r3
 80088c4:	4610      	mov	r0, r2
 80088c6:	f7fe f848 	bl	800695a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80088ca:	697b      	ldr	r3, [r7, #20]
}
 80088cc:	4618      	mov	r0, r3
 80088ce:	3718      	adds	r7, #24
 80088d0:	46bd      	mov	sp, r7
 80088d2:	bd80      	pop	{r7, pc}
 80088d4:	2000103c 	.word	0x2000103c
 80088d8:	20001038 	.word	0x20001038

080088dc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b08e      	sub	sp, #56	; 0x38
 80088e0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80088e2:	e0ca      	b.n	8008a7a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	da18      	bge.n	800891c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80088ea:	1d3b      	adds	r3, r7, #4
 80088ec:	3304      	adds	r3, #4
 80088ee:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80088f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d10a      	bne.n	800890c <prvProcessReceivedCommands+0x30>
	__asm volatile
 80088f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088fa:	f383 8811 	msr	BASEPRI, r3
 80088fe:	f3bf 8f6f 	isb	sy
 8008902:	f3bf 8f4f 	dsb	sy
 8008906:	61fb      	str	r3, [r7, #28]
}
 8008908:	bf00      	nop
 800890a:	e7fe      	b.n	800890a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800890c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008912:	6850      	ldr	r0, [r2, #4]
 8008914:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008916:	6892      	ldr	r2, [r2, #8]
 8008918:	4611      	mov	r1, r2
 800891a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2b00      	cmp	r3, #0
 8008920:	f2c0 80aa 	blt.w	8008a78 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800892a:	695b      	ldr	r3, [r3, #20]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d004      	beq.n	800893a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008932:	3304      	adds	r3, #4
 8008934:	4618      	mov	r0, r3
 8008936:	f7fe f849 	bl	80069cc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800893a:	463b      	mov	r3, r7
 800893c:	4618      	mov	r0, r3
 800893e:	f7ff ff6b 	bl	8008818 <prvSampleTimeNow>
 8008942:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2b09      	cmp	r3, #9
 8008948:	f200 8097 	bhi.w	8008a7a <prvProcessReceivedCommands+0x19e>
 800894c:	a201      	add	r2, pc, #4	; (adr r2, 8008954 <prvProcessReceivedCommands+0x78>)
 800894e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008952:	bf00      	nop
 8008954:	0800897d 	.word	0x0800897d
 8008958:	0800897d 	.word	0x0800897d
 800895c:	0800897d 	.word	0x0800897d
 8008960:	080089f1 	.word	0x080089f1
 8008964:	08008a05 	.word	0x08008a05
 8008968:	08008a4f 	.word	0x08008a4f
 800896c:	0800897d 	.word	0x0800897d
 8008970:	0800897d 	.word	0x0800897d
 8008974:	080089f1 	.word	0x080089f1
 8008978:	08008a05 	.word	0x08008a05
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800897c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800897e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008982:	f043 0301 	orr.w	r3, r3, #1
 8008986:	b2da      	uxtb	r2, r3
 8008988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800898a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800898e:	68ba      	ldr	r2, [r7, #8]
 8008990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008992:	699b      	ldr	r3, [r3, #24]
 8008994:	18d1      	adds	r1, r2, r3
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800899a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800899c:	f7ff ff5c 	bl	8008858 <prvInsertTimerInActiveList>
 80089a0:	4603      	mov	r3, r0
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d069      	beq.n	8008a7a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80089a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089a8:	6a1b      	ldr	r3, [r3, #32]
 80089aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80089ac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80089ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80089b4:	f003 0304 	and.w	r3, r3, #4
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d05e      	beq.n	8008a7a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80089bc:	68ba      	ldr	r2, [r7, #8]
 80089be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089c0:	699b      	ldr	r3, [r3, #24]
 80089c2:	441a      	add	r2, r3
 80089c4:	2300      	movs	r3, #0
 80089c6:	9300      	str	r3, [sp, #0]
 80089c8:	2300      	movs	r3, #0
 80089ca:	2100      	movs	r1, #0
 80089cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80089ce:	f7ff fe05 	bl	80085dc <xTimerGenericCommand>
 80089d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80089d4:	6a3b      	ldr	r3, [r7, #32]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d14f      	bne.n	8008a7a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80089da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089de:	f383 8811 	msr	BASEPRI, r3
 80089e2:	f3bf 8f6f 	isb	sy
 80089e6:	f3bf 8f4f 	dsb	sy
 80089ea:	61bb      	str	r3, [r7, #24]
}
 80089ec:	bf00      	nop
 80089ee:	e7fe      	b.n	80089ee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80089f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80089f6:	f023 0301 	bic.w	r3, r3, #1
 80089fa:	b2da      	uxtb	r2, r3
 80089fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008a02:	e03a      	b.n	8008a7a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008a0a:	f043 0301 	orr.w	r3, r3, #1
 8008a0e:	b2da      	uxtb	r2, r3
 8008a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008a16:	68ba      	ldr	r2, [r7, #8]
 8008a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a1a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a1e:	699b      	ldr	r3, [r3, #24]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d10a      	bne.n	8008a3a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a28:	f383 8811 	msr	BASEPRI, r3
 8008a2c:	f3bf 8f6f 	isb	sy
 8008a30:	f3bf 8f4f 	dsb	sy
 8008a34:	617b      	str	r3, [r7, #20]
}
 8008a36:	bf00      	nop
 8008a38:	e7fe      	b.n	8008a38 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a3c:	699a      	ldr	r2, [r3, #24]
 8008a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a40:	18d1      	adds	r1, r2, r3
 8008a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008a48:	f7ff ff06 	bl	8008858 <prvInsertTimerInActiveList>
					break;
 8008a4c:	e015      	b.n	8008a7a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a50:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008a54:	f003 0302 	and.w	r3, r3, #2
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d103      	bne.n	8008a64 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008a5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008a5e:	f000 fbff 	bl	8009260 <vPortFree>
 8008a62:	e00a      	b.n	8008a7a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008a6a:	f023 0301 	bic.w	r3, r3, #1
 8008a6e:	b2da      	uxtb	r2, r3
 8008a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008a76:	e000      	b.n	8008a7a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008a78:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008a7a:	4b08      	ldr	r3, [pc, #32]	; (8008a9c <prvProcessReceivedCommands+0x1c0>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	1d39      	adds	r1, r7, #4
 8008a80:	2200      	movs	r2, #0
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7fe faa4 	bl	8006fd0 <xQueueReceive>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	f47f af2a 	bne.w	80088e4 <prvProcessReceivedCommands+0x8>
	}
}
 8008a90:	bf00      	nop
 8008a92:	bf00      	nop
 8008a94:	3730      	adds	r7, #48	; 0x30
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop
 8008a9c:	20001040 	.word	0x20001040

08008aa0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b088      	sub	sp, #32
 8008aa4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008aa6:	e048      	b.n	8008b3a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008aa8:	4b2d      	ldr	r3, [pc, #180]	; (8008b60 <prvSwitchTimerLists+0xc0>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	68db      	ldr	r3, [r3, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ab2:	4b2b      	ldr	r3, [pc, #172]	; (8008b60 <prvSwitchTimerLists+0xc0>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	68db      	ldr	r3, [r3, #12]
 8008ab8:	68db      	ldr	r3, [r3, #12]
 8008aba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	3304      	adds	r3, #4
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	f7fd ff83 	bl	80069cc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	6a1b      	ldr	r3, [r3, #32]
 8008aca:	68f8      	ldr	r0, [r7, #12]
 8008acc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ad4:	f003 0304 	and.w	r3, r3, #4
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d02e      	beq.n	8008b3a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	699b      	ldr	r3, [r3, #24]
 8008ae0:	693a      	ldr	r2, [r7, #16]
 8008ae2:	4413      	add	r3, r2
 8008ae4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008ae6:	68ba      	ldr	r2, [r7, #8]
 8008ae8:	693b      	ldr	r3, [r7, #16]
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d90e      	bls.n	8008b0c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	68ba      	ldr	r2, [r7, #8]
 8008af2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	68fa      	ldr	r2, [r7, #12]
 8008af8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008afa:	4b19      	ldr	r3, [pc, #100]	; (8008b60 <prvSwitchTimerLists+0xc0>)
 8008afc:	681a      	ldr	r2, [r3, #0]
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	3304      	adds	r3, #4
 8008b02:	4619      	mov	r1, r3
 8008b04:	4610      	mov	r0, r2
 8008b06:	f7fd ff28 	bl	800695a <vListInsert>
 8008b0a:	e016      	b.n	8008b3a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	9300      	str	r3, [sp, #0]
 8008b10:	2300      	movs	r3, #0
 8008b12:	693a      	ldr	r2, [r7, #16]
 8008b14:	2100      	movs	r1, #0
 8008b16:	68f8      	ldr	r0, [r7, #12]
 8008b18:	f7ff fd60 	bl	80085dc <xTimerGenericCommand>
 8008b1c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d10a      	bne.n	8008b3a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b28:	f383 8811 	msr	BASEPRI, r3
 8008b2c:	f3bf 8f6f 	isb	sy
 8008b30:	f3bf 8f4f 	dsb	sy
 8008b34:	603b      	str	r3, [r7, #0]
}
 8008b36:	bf00      	nop
 8008b38:	e7fe      	b.n	8008b38 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008b3a:	4b09      	ldr	r3, [pc, #36]	; (8008b60 <prvSwitchTimerLists+0xc0>)
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d1b1      	bne.n	8008aa8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008b44:	4b06      	ldr	r3, [pc, #24]	; (8008b60 <prvSwitchTimerLists+0xc0>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008b4a:	4b06      	ldr	r3, [pc, #24]	; (8008b64 <prvSwitchTimerLists+0xc4>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a04      	ldr	r2, [pc, #16]	; (8008b60 <prvSwitchTimerLists+0xc0>)
 8008b50:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008b52:	4a04      	ldr	r2, [pc, #16]	; (8008b64 <prvSwitchTimerLists+0xc4>)
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	6013      	str	r3, [r2, #0]
}
 8008b58:	bf00      	nop
 8008b5a:	3718      	adds	r7, #24
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}
 8008b60:	20001038 	.word	0x20001038
 8008b64:	2000103c 	.word	0x2000103c

08008b68 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b082      	sub	sp, #8
 8008b6c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008b6e:	f000 f989 	bl	8008e84 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008b72:	4b15      	ldr	r3, [pc, #84]	; (8008bc8 <prvCheckForValidListAndQueue+0x60>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d120      	bne.n	8008bbc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008b7a:	4814      	ldr	r0, [pc, #80]	; (8008bcc <prvCheckForValidListAndQueue+0x64>)
 8008b7c:	f7fd fe9c 	bl	80068b8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008b80:	4813      	ldr	r0, [pc, #76]	; (8008bd0 <prvCheckForValidListAndQueue+0x68>)
 8008b82:	f7fd fe99 	bl	80068b8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008b86:	4b13      	ldr	r3, [pc, #76]	; (8008bd4 <prvCheckForValidListAndQueue+0x6c>)
 8008b88:	4a10      	ldr	r2, [pc, #64]	; (8008bcc <prvCheckForValidListAndQueue+0x64>)
 8008b8a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008b8c:	4b12      	ldr	r3, [pc, #72]	; (8008bd8 <prvCheckForValidListAndQueue+0x70>)
 8008b8e:	4a10      	ldr	r2, [pc, #64]	; (8008bd0 <prvCheckForValidListAndQueue+0x68>)
 8008b90:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008b92:	2300      	movs	r3, #0
 8008b94:	9300      	str	r3, [sp, #0]
 8008b96:	4b11      	ldr	r3, [pc, #68]	; (8008bdc <prvCheckForValidListAndQueue+0x74>)
 8008b98:	4a11      	ldr	r2, [pc, #68]	; (8008be0 <prvCheckForValidListAndQueue+0x78>)
 8008b9a:	2110      	movs	r1, #16
 8008b9c:	200a      	movs	r0, #10
 8008b9e:	f7fd ffa7 	bl	8006af0 <xQueueGenericCreateStatic>
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	4a08      	ldr	r2, [pc, #32]	; (8008bc8 <prvCheckForValidListAndQueue+0x60>)
 8008ba6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008ba8:	4b07      	ldr	r3, [pc, #28]	; (8008bc8 <prvCheckForValidListAndQueue+0x60>)
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d005      	beq.n	8008bbc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008bb0:	4b05      	ldr	r3, [pc, #20]	; (8008bc8 <prvCheckForValidListAndQueue+0x60>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	490b      	ldr	r1, [pc, #44]	; (8008be4 <prvCheckForValidListAndQueue+0x7c>)
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f7fe fc7a 	bl	80074b0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008bbc:	f000 f992 	bl	8008ee4 <vPortExitCritical>
}
 8008bc0:	bf00      	nop
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd80      	pop	{r7, pc}
 8008bc6:	bf00      	nop
 8008bc8:	20001040 	.word	0x20001040
 8008bcc:	20001010 	.word	0x20001010
 8008bd0:	20001024 	.word	0x20001024
 8008bd4:	20001038 	.word	0x20001038
 8008bd8:	2000103c 	.word	0x2000103c
 8008bdc:	200010ec 	.word	0x200010ec
 8008be0:	2000104c 	.word	0x2000104c
 8008be4:	0800e17c 	.word	0x0800e17c

08008be8 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b08a      	sub	sp, #40	; 0x28
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	60f8      	str	r0, [r7, #12]
 8008bf0:	60b9      	str	r1, [r7, #8]
 8008bf2:	607a      	str	r2, [r7, #4]
 8008bf4:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8008bf6:	f06f 0301 	mvn.w	r3, #1
 8008bfa:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008c08:	4b06      	ldr	r3, [pc, #24]	; (8008c24 <xTimerPendFunctionCallFromISR+0x3c>)
 8008c0a:	6818      	ldr	r0, [r3, #0]
 8008c0c:	f107 0114 	add.w	r1, r7, #20
 8008c10:	2300      	movs	r3, #0
 8008c12:	683a      	ldr	r2, [r7, #0]
 8008c14:	f7fe f940 	bl	8006e98 <xQueueGenericSendFromISR>
 8008c18:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8008c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3728      	adds	r7, #40	; 0x28
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}
 8008c24:	20001040 	.word	0x20001040

08008c28 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b085      	sub	sp, #20
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	60f8      	str	r0, [r7, #12]
 8008c30:	60b9      	str	r1, [r7, #8]
 8008c32:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	3b04      	subs	r3, #4
 8008c38:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008c40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	3b04      	subs	r3, #4
 8008c46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	f023 0201 	bic.w	r2, r3, #1
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	3b04      	subs	r3, #4
 8008c56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008c58:	4a0c      	ldr	r2, [pc, #48]	; (8008c8c <pxPortInitialiseStack+0x64>)
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	3b14      	subs	r3, #20
 8008c62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	3b04      	subs	r3, #4
 8008c6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	f06f 0202 	mvn.w	r2, #2
 8008c76:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	3b20      	subs	r3, #32
 8008c7c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	3714      	adds	r7, #20
 8008c84:	46bd      	mov	sp, r7
 8008c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8a:	4770      	bx	lr
 8008c8c:	08008c91 	.word	0x08008c91

08008c90 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008c90:	b480      	push	{r7}
 8008c92:	b085      	sub	sp, #20
 8008c94:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008c96:	2300      	movs	r3, #0
 8008c98:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008c9a:	4b12      	ldr	r3, [pc, #72]	; (8008ce4 <prvTaskExitError+0x54>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ca2:	d00a      	beq.n	8008cba <prvTaskExitError+0x2a>
	__asm volatile
 8008ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ca8:	f383 8811 	msr	BASEPRI, r3
 8008cac:	f3bf 8f6f 	isb	sy
 8008cb0:	f3bf 8f4f 	dsb	sy
 8008cb4:	60fb      	str	r3, [r7, #12]
}
 8008cb6:	bf00      	nop
 8008cb8:	e7fe      	b.n	8008cb8 <prvTaskExitError+0x28>
	__asm volatile
 8008cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cbe:	f383 8811 	msr	BASEPRI, r3
 8008cc2:	f3bf 8f6f 	isb	sy
 8008cc6:	f3bf 8f4f 	dsb	sy
 8008cca:	60bb      	str	r3, [r7, #8]
}
 8008ccc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008cce:	bf00      	nop
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d0fc      	beq.n	8008cd0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008cd6:	bf00      	nop
 8008cd8:	bf00      	nop
 8008cda:	3714      	adds	r7, #20
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr
 8008ce4:	2000000c 	.word	0x2000000c
	...

08008cf0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008cf0:	4b07      	ldr	r3, [pc, #28]	; (8008d10 <pxCurrentTCBConst2>)
 8008cf2:	6819      	ldr	r1, [r3, #0]
 8008cf4:	6808      	ldr	r0, [r1, #0]
 8008cf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cfa:	f380 8809 	msr	PSP, r0
 8008cfe:	f3bf 8f6f 	isb	sy
 8008d02:	f04f 0000 	mov.w	r0, #0
 8008d06:	f380 8811 	msr	BASEPRI, r0
 8008d0a:	4770      	bx	lr
 8008d0c:	f3af 8000 	nop.w

08008d10 <pxCurrentTCBConst2>:
 8008d10:	20000b10 	.word	0x20000b10
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008d14:	bf00      	nop
 8008d16:	bf00      	nop

08008d18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008d18:	4808      	ldr	r0, [pc, #32]	; (8008d3c <prvPortStartFirstTask+0x24>)
 8008d1a:	6800      	ldr	r0, [r0, #0]
 8008d1c:	6800      	ldr	r0, [r0, #0]
 8008d1e:	f380 8808 	msr	MSP, r0
 8008d22:	f04f 0000 	mov.w	r0, #0
 8008d26:	f380 8814 	msr	CONTROL, r0
 8008d2a:	b662      	cpsie	i
 8008d2c:	b661      	cpsie	f
 8008d2e:	f3bf 8f4f 	dsb	sy
 8008d32:	f3bf 8f6f 	isb	sy
 8008d36:	df00      	svc	0
 8008d38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008d3a:	bf00      	nop
 8008d3c:	e000ed08 	.word	0xe000ed08

08008d40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b086      	sub	sp, #24
 8008d44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008d46:	4b46      	ldr	r3, [pc, #280]	; (8008e60 <xPortStartScheduler+0x120>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4a46      	ldr	r2, [pc, #280]	; (8008e64 <xPortStartScheduler+0x124>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d10a      	bne.n	8008d66 <xPortStartScheduler+0x26>
	__asm volatile
 8008d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d54:	f383 8811 	msr	BASEPRI, r3
 8008d58:	f3bf 8f6f 	isb	sy
 8008d5c:	f3bf 8f4f 	dsb	sy
 8008d60:	613b      	str	r3, [r7, #16]
}
 8008d62:	bf00      	nop
 8008d64:	e7fe      	b.n	8008d64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008d66:	4b3e      	ldr	r3, [pc, #248]	; (8008e60 <xPortStartScheduler+0x120>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4a3f      	ldr	r2, [pc, #252]	; (8008e68 <xPortStartScheduler+0x128>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d10a      	bne.n	8008d86 <xPortStartScheduler+0x46>
	__asm volatile
 8008d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d74:	f383 8811 	msr	BASEPRI, r3
 8008d78:	f3bf 8f6f 	isb	sy
 8008d7c:	f3bf 8f4f 	dsb	sy
 8008d80:	60fb      	str	r3, [r7, #12]
}
 8008d82:	bf00      	nop
 8008d84:	e7fe      	b.n	8008d84 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008d86:	4b39      	ldr	r3, [pc, #228]	; (8008e6c <xPortStartScheduler+0x12c>)
 8008d88:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	781b      	ldrb	r3, [r3, #0]
 8008d8e:	b2db      	uxtb	r3, r3
 8008d90:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	22ff      	movs	r2, #255	; 0xff
 8008d96:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	781b      	ldrb	r3, [r3, #0]
 8008d9c:	b2db      	uxtb	r3, r3
 8008d9e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008da0:	78fb      	ldrb	r3, [r7, #3]
 8008da2:	b2db      	uxtb	r3, r3
 8008da4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008da8:	b2da      	uxtb	r2, r3
 8008daa:	4b31      	ldr	r3, [pc, #196]	; (8008e70 <xPortStartScheduler+0x130>)
 8008dac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008dae:	4b31      	ldr	r3, [pc, #196]	; (8008e74 <xPortStartScheduler+0x134>)
 8008db0:	2207      	movs	r2, #7
 8008db2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008db4:	e009      	b.n	8008dca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008db6:	4b2f      	ldr	r3, [pc, #188]	; (8008e74 <xPortStartScheduler+0x134>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	3b01      	subs	r3, #1
 8008dbc:	4a2d      	ldr	r2, [pc, #180]	; (8008e74 <xPortStartScheduler+0x134>)
 8008dbe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008dc0:	78fb      	ldrb	r3, [r7, #3]
 8008dc2:	b2db      	uxtb	r3, r3
 8008dc4:	005b      	lsls	r3, r3, #1
 8008dc6:	b2db      	uxtb	r3, r3
 8008dc8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008dca:	78fb      	ldrb	r3, [r7, #3]
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dd2:	2b80      	cmp	r3, #128	; 0x80
 8008dd4:	d0ef      	beq.n	8008db6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008dd6:	4b27      	ldr	r3, [pc, #156]	; (8008e74 <xPortStartScheduler+0x134>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f1c3 0307 	rsb	r3, r3, #7
 8008dde:	2b04      	cmp	r3, #4
 8008de0:	d00a      	beq.n	8008df8 <xPortStartScheduler+0xb8>
	__asm volatile
 8008de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008de6:	f383 8811 	msr	BASEPRI, r3
 8008dea:	f3bf 8f6f 	isb	sy
 8008dee:	f3bf 8f4f 	dsb	sy
 8008df2:	60bb      	str	r3, [r7, #8]
}
 8008df4:	bf00      	nop
 8008df6:	e7fe      	b.n	8008df6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008df8:	4b1e      	ldr	r3, [pc, #120]	; (8008e74 <xPortStartScheduler+0x134>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	021b      	lsls	r3, r3, #8
 8008dfe:	4a1d      	ldr	r2, [pc, #116]	; (8008e74 <xPortStartScheduler+0x134>)
 8008e00:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008e02:	4b1c      	ldr	r3, [pc, #112]	; (8008e74 <xPortStartScheduler+0x134>)
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008e0a:	4a1a      	ldr	r2, [pc, #104]	; (8008e74 <xPortStartScheduler+0x134>)
 8008e0c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	b2da      	uxtb	r2, r3
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008e16:	4b18      	ldr	r3, [pc, #96]	; (8008e78 <xPortStartScheduler+0x138>)
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4a17      	ldr	r2, [pc, #92]	; (8008e78 <xPortStartScheduler+0x138>)
 8008e1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008e20:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008e22:	4b15      	ldr	r3, [pc, #84]	; (8008e78 <xPortStartScheduler+0x138>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4a14      	ldr	r2, [pc, #80]	; (8008e78 <xPortStartScheduler+0x138>)
 8008e28:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008e2c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008e2e:	f000 f8dd 	bl	8008fec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008e32:	4b12      	ldr	r3, [pc, #72]	; (8008e7c <xPortStartScheduler+0x13c>)
 8008e34:	2200      	movs	r2, #0
 8008e36:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008e38:	f000 f8fc 	bl	8009034 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008e3c:	4b10      	ldr	r3, [pc, #64]	; (8008e80 <xPortStartScheduler+0x140>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a0f      	ldr	r2, [pc, #60]	; (8008e80 <xPortStartScheduler+0x140>)
 8008e42:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008e46:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008e48:	f7ff ff66 	bl	8008d18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008e4c:	f7fe ff72 	bl	8007d34 <vTaskSwitchContext>
	prvTaskExitError();
 8008e50:	f7ff ff1e 	bl	8008c90 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008e54:	2300      	movs	r3, #0
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3718      	adds	r7, #24
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}
 8008e5e:	bf00      	nop
 8008e60:	e000ed00 	.word	0xe000ed00
 8008e64:	410fc271 	.word	0x410fc271
 8008e68:	410fc270 	.word	0x410fc270
 8008e6c:	e000e400 	.word	0xe000e400
 8008e70:	2000113c 	.word	0x2000113c
 8008e74:	20001140 	.word	0x20001140
 8008e78:	e000ed20 	.word	0xe000ed20
 8008e7c:	2000000c 	.word	0x2000000c
 8008e80:	e000ef34 	.word	0xe000ef34

08008e84 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008e84:	b480      	push	{r7}
 8008e86:	b083      	sub	sp, #12
 8008e88:	af00      	add	r7, sp, #0
	__asm volatile
 8008e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e8e:	f383 8811 	msr	BASEPRI, r3
 8008e92:	f3bf 8f6f 	isb	sy
 8008e96:	f3bf 8f4f 	dsb	sy
 8008e9a:	607b      	str	r3, [r7, #4]
}
 8008e9c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008e9e:	4b0f      	ldr	r3, [pc, #60]	; (8008edc <vPortEnterCritical+0x58>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	3301      	adds	r3, #1
 8008ea4:	4a0d      	ldr	r2, [pc, #52]	; (8008edc <vPortEnterCritical+0x58>)
 8008ea6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008ea8:	4b0c      	ldr	r3, [pc, #48]	; (8008edc <vPortEnterCritical+0x58>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	2b01      	cmp	r3, #1
 8008eae:	d10f      	bne.n	8008ed0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008eb0:	4b0b      	ldr	r3, [pc, #44]	; (8008ee0 <vPortEnterCritical+0x5c>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	b2db      	uxtb	r3, r3
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d00a      	beq.n	8008ed0 <vPortEnterCritical+0x4c>
	__asm volatile
 8008eba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ebe:	f383 8811 	msr	BASEPRI, r3
 8008ec2:	f3bf 8f6f 	isb	sy
 8008ec6:	f3bf 8f4f 	dsb	sy
 8008eca:	603b      	str	r3, [r7, #0]
}
 8008ecc:	bf00      	nop
 8008ece:	e7fe      	b.n	8008ece <vPortEnterCritical+0x4a>
	}
}
 8008ed0:	bf00      	nop
 8008ed2:	370c      	adds	r7, #12
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eda:	4770      	bx	lr
 8008edc:	2000000c 	.word	0x2000000c
 8008ee0:	e000ed04 	.word	0xe000ed04

08008ee4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b083      	sub	sp, #12
 8008ee8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008eea:	4b12      	ldr	r3, [pc, #72]	; (8008f34 <vPortExitCritical+0x50>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d10a      	bne.n	8008f08 <vPortExitCritical+0x24>
	__asm volatile
 8008ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ef6:	f383 8811 	msr	BASEPRI, r3
 8008efa:	f3bf 8f6f 	isb	sy
 8008efe:	f3bf 8f4f 	dsb	sy
 8008f02:	607b      	str	r3, [r7, #4]
}
 8008f04:	bf00      	nop
 8008f06:	e7fe      	b.n	8008f06 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008f08:	4b0a      	ldr	r3, [pc, #40]	; (8008f34 <vPortExitCritical+0x50>)
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	3b01      	subs	r3, #1
 8008f0e:	4a09      	ldr	r2, [pc, #36]	; (8008f34 <vPortExitCritical+0x50>)
 8008f10:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008f12:	4b08      	ldr	r3, [pc, #32]	; (8008f34 <vPortExitCritical+0x50>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d105      	bne.n	8008f26 <vPortExitCritical+0x42>
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	f383 8811 	msr	BASEPRI, r3
}
 8008f24:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008f26:	bf00      	nop
 8008f28:	370c      	adds	r7, #12
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f30:	4770      	bx	lr
 8008f32:	bf00      	nop
 8008f34:	2000000c 	.word	0x2000000c
	...

08008f40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008f40:	f3ef 8009 	mrs	r0, PSP
 8008f44:	f3bf 8f6f 	isb	sy
 8008f48:	4b15      	ldr	r3, [pc, #84]	; (8008fa0 <pxCurrentTCBConst>)
 8008f4a:	681a      	ldr	r2, [r3, #0]
 8008f4c:	f01e 0f10 	tst.w	lr, #16
 8008f50:	bf08      	it	eq
 8008f52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008f56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f5a:	6010      	str	r0, [r2, #0]
 8008f5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008f60:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008f64:	f380 8811 	msr	BASEPRI, r0
 8008f68:	f3bf 8f4f 	dsb	sy
 8008f6c:	f3bf 8f6f 	isb	sy
 8008f70:	f7fe fee0 	bl	8007d34 <vTaskSwitchContext>
 8008f74:	f04f 0000 	mov.w	r0, #0
 8008f78:	f380 8811 	msr	BASEPRI, r0
 8008f7c:	bc09      	pop	{r0, r3}
 8008f7e:	6819      	ldr	r1, [r3, #0]
 8008f80:	6808      	ldr	r0, [r1, #0]
 8008f82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f86:	f01e 0f10 	tst.w	lr, #16
 8008f8a:	bf08      	it	eq
 8008f8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008f90:	f380 8809 	msr	PSP, r0
 8008f94:	f3bf 8f6f 	isb	sy
 8008f98:	4770      	bx	lr
 8008f9a:	bf00      	nop
 8008f9c:	f3af 8000 	nop.w

08008fa0 <pxCurrentTCBConst>:
 8008fa0:	20000b10 	.word	0x20000b10
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008fa4:	bf00      	nop
 8008fa6:	bf00      	nop

08008fa8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b082      	sub	sp, #8
 8008fac:	af00      	add	r7, sp, #0
	__asm volatile
 8008fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fb2:	f383 8811 	msr	BASEPRI, r3
 8008fb6:	f3bf 8f6f 	isb	sy
 8008fba:	f3bf 8f4f 	dsb	sy
 8008fbe:	607b      	str	r3, [r7, #4]
}
 8008fc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008fc2:	f7fe fdfd 	bl	8007bc0 <xTaskIncrementTick>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d003      	beq.n	8008fd4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008fcc:	4b06      	ldr	r3, [pc, #24]	; (8008fe8 <xPortSysTickHandler+0x40>)
 8008fce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fd2:	601a      	str	r2, [r3, #0]
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	f383 8811 	msr	BASEPRI, r3
}
 8008fde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008fe0:	bf00      	nop
 8008fe2:	3708      	adds	r7, #8
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bd80      	pop	{r7, pc}
 8008fe8:	e000ed04 	.word	0xe000ed04

08008fec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008fec:	b480      	push	{r7}
 8008fee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008ff0:	4b0b      	ldr	r3, [pc, #44]	; (8009020 <vPortSetupTimerInterrupt+0x34>)
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008ff6:	4b0b      	ldr	r3, [pc, #44]	; (8009024 <vPortSetupTimerInterrupt+0x38>)
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008ffc:	4b0a      	ldr	r3, [pc, #40]	; (8009028 <vPortSetupTimerInterrupt+0x3c>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	4a0a      	ldr	r2, [pc, #40]	; (800902c <vPortSetupTimerInterrupt+0x40>)
 8009002:	fba2 2303 	umull	r2, r3, r2, r3
 8009006:	099b      	lsrs	r3, r3, #6
 8009008:	4a09      	ldr	r2, [pc, #36]	; (8009030 <vPortSetupTimerInterrupt+0x44>)
 800900a:	3b01      	subs	r3, #1
 800900c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800900e:	4b04      	ldr	r3, [pc, #16]	; (8009020 <vPortSetupTimerInterrupt+0x34>)
 8009010:	2207      	movs	r2, #7
 8009012:	601a      	str	r2, [r3, #0]
}
 8009014:	bf00      	nop
 8009016:	46bd      	mov	sp, r7
 8009018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901c:	4770      	bx	lr
 800901e:	bf00      	nop
 8009020:	e000e010 	.word	0xe000e010
 8009024:	e000e018 	.word	0xe000e018
 8009028:	20000000 	.word	0x20000000
 800902c:	10624dd3 	.word	0x10624dd3
 8009030:	e000e014 	.word	0xe000e014

08009034 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009034:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009044 <vPortEnableVFP+0x10>
 8009038:	6801      	ldr	r1, [r0, #0]
 800903a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800903e:	6001      	str	r1, [r0, #0]
 8009040:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009042:	bf00      	nop
 8009044:	e000ed88 	.word	0xe000ed88

08009048 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009048:	b480      	push	{r7}
 800904a:	b085      	sub	sp, #20
 800904c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800904e:	f3ef 8305 	mrs	r3, IPSR
 8009052:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	2b0f      	cmp	r3, #15
 8009058:	d914      	bls.n	8009084 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800905a:	4a17      	ldr	r2, [pc, #92]	; (80090b8 <vPortValidateInterruptPriority+0x70>)
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	4413      	add	r3, r2
 8009060:	781b      	ldrb	r3, [r3, #0]
 8009062:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009064:	4b15      	ldr	r3, [pc, #84]	; (80090bc <vPortValidateInterruptPriority+0x74>)
 8009066:	781b      	ldrb	r3, [r3, #0]
 8009068:	7afa      	ldrb	r2, [r7, #11]
 800906a:	429a      	cmp	r2, r3
 800906c:	d20a      	bcs.n	8009084 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800906e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009072:	f383 8811 	msr	BASEPRI, r3
 8009076:	f3bf 8f6f 	isb	sy
 800907a:	f3bf 8f4f 	dsb	sy
 800907e:	607b      	str	r3, [r7, #4]
}
 8009080:	bf00      	nop
 8009082:	e7fe      	b.n	8009082 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009084:	4b0e      	ldr	r3, [pc, #56]	; (80090c0 <vPortValidateInterruptPriority+0x78>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800908c:	4b0d      	ldr	r3, [pc, #52]	; (80090c4 <vPortValidateInterruptPriority+0x7c>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	429a      	cmp	r2, r3
 8009092:	d90a      	bls.n	80090aa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009098:	f383 8811 	msr	BASEPRI, r3
 800909c:	f3bf 8f6f 	isb	sy
 80090a0:	f3bf 8f4f 	dsb	sy
 80090a4:	603b      	str	r3, [r7, #0]
}
 80090a6:	bf00      	nop
 80090a8:	e7fe      	b.n	80090a8 <vPortValidateInterruptPriority+0x60>
	}
 80090aa:	bf00      	nop
 80090ac:	3714      	adds	r7, #20
 80090ae:	46bd      	mov	sp, r7
 80090b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b4:	4770      	bx	lr
 80090b6:	bf00      	nop
 80090b8:	e000e3f0 	.word	0xe000e3f0
 80090bc:	2000113c 	.word	0x2000113c
 80090c0:	e000ed0c 	.word	0xe000ed0c
 80090c4:	20001140 	.word	0x20001140

080090c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b08a      	sub	sp, #40	; 0x28
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80090d0:	2300      	movs	r3, #0
 80090d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80090d4:	f7fe fca6 	bl	8007a24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80090d8:	4b5b      	ldr	r3, [pc, #364]	; (8009248 <pvPortMalloc+0x180>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d101      	bne.n	80090e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80090e0:	f000 f920 	bl	8009324 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80090e4:	4b59      	ldr	r3, [pc, #356]	; (800924c <pvPortMalloc+0x184>)
 80090e6:	681a      	ldr	r2, [r3, #0]
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	4013      	ands	r3, r2
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	f040 8093 	bne.w	8009218 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d01d      	beq.n	8009134 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80090f8:	2208      	movs	r2, #8
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	4413      	add	r3, r2
 80090fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f003 0307 	and.w	r3, r3, #7
 8009106:	2b00      	cmp	r3, #0
 8009108:	d014      	beq.n	8009134 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f023 0307 	bic.w	r3, r3, #7
 8009110:	3308      	adds	r3, #8
 8009112:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	f003 0307 	and.w	r3, r3, #7
 800911a:	2b00      	cmp	r3, #0
 800911c:	d00a      	beq.n	8009134 <pvPortMalloc+0x6c>
	__asm volatile
 800911e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009122:	f383 8811 	msr	BASEPRI, r3
 8009126:	f3bf 8f6f 	isb	sy
 800912a:	f3bf 8f4f 	dsb	sy
 800912e:	617b      	str	r3, [r7, #20]
}
 8009130:	bf00      	nop
 8009132:	e7fe      	b.n	8009132 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d06e      	beq.n	8009218 <pvPortMalloc+0x150>
 800913a:	4b45      	ldr	r3, [pc, #276]	; (8009250 <pvPortMalloc+0x188>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	687a      	ldr	r2, [r7, #4]
 8009140:	429a      	cmp	r2, r3
 8009142:	d869      	bhi.n	8009218 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009144:	4b43      	ldr	r3, [pc, #268]	; (8009254 <pvPortMalloc+0x18c>)
 8009146:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009148:	4b42      	ldr	r3, [pc, #264]	; (8009254 <pvPortMalloc+0x18c>)
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800914e:	e004      	b.n	800915a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009152:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800915a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	687a      	ldr	r2, [r7, #4]
 8009160:	429a      	cmp	r2, r3
 8009162:	d903      	bls.n	800916c <pvPortMalloc+0xa4>
 8009164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d1f1      	bne.n	8009150 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800916c:	4b36      	ldr	r3, [pc, #216]	; (8009248 <pvPortMalloc+0x180>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009172:	429a      	cmp	r2, r3
 8009174:	d050      	beq.n	8009218 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009176:	6a3b      	ldr	r3, [r7, #32]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	2208      	movs	r2, #8
 800917c:	4413      	add	r3, r2
 800917e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009182:	681a      	ldr	r2, [r3, #0]
 8009184:	6a3b      	ldr	r3, [r7, #32]
 8009186:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800918a:	685a      	ldr	r2, [r3, #4]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	1ad2      	subs	r2, r2, r3
 8009190:	2308      	movs	r3, #8
 8009192:	005b      	lsls	r3, r3, #1
 8009194:	429a      	cmp	r2, r3
 8009196:	d91f      	bls.n	80091d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009198:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	4413      	add	r3, r2
 800919e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80091a0:	69bb      	ldr	r3, [r7, #24]
 80091a2:	f003 0307 	and.w	r3, r3, #7
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d00a      	beq.n	80091c0 <pvPortMalloc+0xf8>
	__asm volatile
 80091aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091ae:	f383 8811 	msr	BASEPRI, r3
 80091b2:	f3bf 8f6f 	isb	sy
 80091b6:	f3bf 8f4f 	dsb	sy
 80091ba:	613b      	str	r3, [r7, #16]
}
 80091bc:	bf00      	nop
 80091be:	e7fe      	b.n	80091be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80091c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091c2:	685a      	ldr	r2, [r3, #4]
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	1ad2      	subs	r2, r2, r3
 80091c8:	69bb      	ldr	r3, [r7, #24]
 80091ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80091cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ce:	687a      	ldr	r2, [r7, #4]
 80091d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80091d2:	69b8      	ldr	r0, [r7, #24]
 80091d4:	f000 f908 	bl	80093e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80091d8:	4b1d      	ldr	r3, [pc, #116]	; (8009250 <pvPortMalloc+0x188>)
 80091da:	681a      	ldr	r2, [r3, #0]
 80091dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091de:	685b      	ldr	r3, [r3, #4]
 80091e0:	1ad3      	subs	r3, r2, r3
 80091e2:	4a1b      	ldr	r2, [pc, #108]	; (8009250 <pvPortMalloc+0x188>)
 80091e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80091e6:	4b1a      	ldr	r3, [pc, #104]	; (8009250 <pvPortMalloc+0x188>)
 80091e8:	681a      	ldr	r2, [r3, #0]
 80091ea:	4b1b      	ldr	r3, [pc, #108]	; (8009258 <pvPortMalloc+0x190>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	429a      	cmp	r2, r3
 80091f0:	d203      	bcs.n	80091fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80091f2:	4b17      	ldr	r3, [pc, #92]	; (8009250 <pvPortMalloc+0x188>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	4a18      	ldr	r2, [pc, #96]	; (8009258 <pvPortMalloc+0x190>)
 80091f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80091fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091fc:	685a      	ldr	r2, [r3, #4]
 80091fe:	4b13      	ldr	r3, [pc, #76]	; (800924c <pvPortMalloc+0x184>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	431a      	orrs	r2, r3
 8009204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009206:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800920a:	2200      	movs	r2, #0
 800920c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800920e:	4b13      	ldr	r3, [pc, #76]	; (800925c <pvPortMalloc+0x194>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	3301      	adds	r3, #1
 8009214:	4a11      	ldr	r2, [pc, #68]	; (800925c <pvPortMalloc+0x194>)
 8009216:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009218:	f7fe fc12 	bl	8007a40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800921c:	69fb      	ldr	r3, [r7, #28]
 800921e:	f003 0307 	and.w	r3, r3, #7
 8009222:	2b00      	cmp	r3, #0
 8009224:	d00a      	beq.n	800923c <pvPortMalloc+0x174>
	__asm volatile
 8009226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800922a:	f383 8811 	msr	BASEPRI, r3
 800922e:	f3bf 8f6f 	isb	sy
 8009232:	f3bf 8f4f 	dsb	sy
 8009236:	60fb      	str	r3, [r7, #12]
}
 8009238:	bf00      	nop
 800923a:	e7fe      	b.n	800923a <pvPortMalloc+0x172>
	return pvReturn;
 800923c:	69fb      	ldr	r3, [r7, #28]
}
 800923e:	4618      	mov	r0, r3
 8009240:	3728      	adds	r7, #40	; 0x28
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}
 8009246:	bf00      	nop
 8009248:	2000514c 	.word	0x2000514c
 800924c:	20005160 	.word	0x20005160
 8009250:	20005150 	.word	0x20005150
 8009254:	20005144 	.word	0x20005144
 8009258:	20005154 	.word	0x20005154
 800925c:	20005158 	.word	0x20005158

08009260 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b086      	sub	sp, #24
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d04d      	beq.n	800930e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009272:	2308      	movs	r3, #8
 8009274:	425b      	negs	r3, r3
 8009276:	697a      	ldr	r2, [r7, #20]
 8009278:	4413      	add	r3, r2
 800927a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009280:	693b      	ldr	r3, [r7, #16]
 8009282:	685a      	ldr	r2, [r3, #4]
 8009284:	4b24      	ldr	r3, [pc, #144]	; (8009318 <vPortFree+0xb8>)
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4013      	ands	r3, r2
 800928a:	2b00      	cmp	r3, #0
 800928c:	d10a      	bne.n	80092a4 <vPortFree+0x44>
	__asm volatile
 800928e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009292:	f383 8811 	msr	BASEPRI, r3
 8009296:	f3bf 8f6f 	isb	sy
 800929a:	f3bf 8f4f 	dsb	sy
 800929e:	60fb      	str	r3, [r7, #12]
}
 80092a0:	bf00      	nop
 80092a2:	e7fe      	b.n	80092a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80092a4:	693b      	ldr	r3, [r7, #16]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d00a      	beq.n	80092c2 <vPortFree+0x62>
	__asm volatile
 80092ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092b0:	f383 8811 	msr	BASEPRI, r3
 80092b4:	f3bf 8f6f 	isb	sy
 80092b8:	f3bf 8f4f 	dsb	sy
 80092bc:	60bb      	str	r3, [r7, #8]
}
 80092be:	bf00      	nop
 80092c0:	e7fe      	b.n	80092c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	685a      	ldr	r2, [r3, #4]
 80092c6:	4b14      	ldr	r3, [pc, #80]	; (8009318 <vPortFree+0xb8>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	4013      	ands	r3, r2
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d01e      	beq.n	800930e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d11a      	bne.n	800930e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80092d8:	693b      	ldr	r3, [r7, #16]
 80092da:	685a      	ldr	r2, [r3, #4]
 80092dc:	4b0e      	ldr	r3, [pc, #56]	; (8009318 <vPortFree+0xb8>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	43db      	mvns	r3, r3
 80092e2:	401a      	ands	r2, r3
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80092e8:	f7fe fb9c 	bl	8007a24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	685a      	ldr	r2, [r3, #4]
 80092f0:	4b0a      	ldr	r3, [pc, #40]	; (800931c <vPortFree+0xbc>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4413      	add	r3, r2
 80092f6:	4a09      	ldr	r2, [pc, #36]	; (800931c <vPortFree+0xbc>)
 80092f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80092fa:	6938      	ldr	r0, [r7, #16]
 80092fc:	f000 f874 	bl	80093e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009300:	4b07      	ldr	r3, [pc, #28]	; (8009320 <vPortFree+0xc0>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	3301      	adds	r3, #1
 8009306:	4a06      	ldr	r2, [pc, #24]	; (8009320 <vPortFree+0xc0>)
 8009308:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800930a:	f7fe fb99 	bl	8007a40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800930e:	bf00      	nop
 8009310:	3718      	adds	r7, #24
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}
 8009316:	bf00      	nop
 8009318:	20005160 	.word	0x20005160
 800931c:	20005150 	.word	0x20005150
 8009320:	2000515c 	.word	0x2000515c

08009324 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009324:	b480      	push	{r7}
 8009326:	b085      	sub	sp, #20
 8009328:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800932a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800932e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009330:	4b27      	ldr	r3, [pc, #156]	; (80093d0 <prvHeapInit+0xac>)
 8009332:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	f003 0307 	and.w	r3, r3, #7
 800933a:	2b00      	cmp	r3, #0
 800933c:	d00c      	beq.n	8009358 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	3307      	adds	r3, #7
 8009342:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	f023 0307 	bic.w	r3, r3, #7
 800934a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800934c:	68ba      	ldr	r2, [r7, #8]
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	1ad3      	subs	r3, r2, r3
 8009352:	4a1f      	ldr	r2, [pc, #124]	; (80093d0 <prvHeapInit+0xac>)
 8009354:	4413      	add	r3, r2
 8009356:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800935c:	4a1d      	ldr	r2, [pc, #116]	; (80093d4 <prvHeapInit+0xb0>)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009362:	4b1c      	ldr	r3, [pc, #112]	; (80093d4 <prvHeapInit+0xb0>)
 8009364:	2200      	movs	r2, #0
 8009366:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	68ba      	ldr	r2, [r7, #8]
 800936c:	4413      	add	r3, r2
 800936e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009370:	2208      	movs	r2, #8
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	1a9b      	subs	r3, r3, r2
 8009376:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	f023 0307 	bic.w	r3, r3, #7
 800937e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	4a15      	ldr	r2, [pc, #84]	; (80093d8 <prvHeapInit+0xb4>)
 8009384:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009386:	4b14      	ldr	r3, [pc, #80]	; (80093d8 <prvHeapInit+0xb4>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	2200      	movs	r2, #0
 800938c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800938e:	4b12      	ldr	r3, [pc, #72]	; (80093d8 <prvHeapInit+0xb4>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	2200      	movs	r2, #0
 8009394:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	68fa      	ldr	r2, [r7, #12]
 800939e:	1ad2      	subs	r2, r2, r3
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80093a4:	4b0c      	ldr	r3, [pc, #48]	; (80093d8 <prvHeapInit+0xb4>)
 80093a6:	681a      	ldr	r2, [r3, #0]
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	4a0a      	ldr	r2, [pc, #40]	; (80093dc <prvHeapInit+0xb8>)
 80093b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	685b      	ldr	r3, [r3, #4]
 80093b8:	4a09      	ldr	r2, [pc, #36]	; (80093e0 <prvHeapInit+0xbc>)
 80093ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80093bc:	4b09      	ldr	r3, [pc, #36]	; (80093e4 <prvHeapInit+0xc0>)
 80093be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80093c2:	601a      	str	r2, [r3, #0]
}
 80093c4:	bf00      	nop
 80093c6:	3714      	adds	r7, #20
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr
 80093d0:	20001144 	.word	0x20001144
 80093d4:	20005144 	.word	0x20005144
 80093d8:	2000514c 	.word	0x2000514c
 80093dc:	20005154 	.word	0x20005154
 80093e0:	20005150 	.word	0x20005150
 80093e4:	20005160 	.word	0x20005160

080093e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80093e8:	b480      	push	{r7}
 80093ea:	b085      	sub	sp, #20
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80093f0:	4b28      	ldr	r3, [pc, #160]	; (8009494 <prvInsertBlockIntoFreeList+0xac>)
 80093f2:	60fb      	str	r3, [r7, #12]
 80093f4:	e002      	b.n	80093fc <prvInsertBlockIntoFreeList+0x14>
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	60fb      	str	r3, [r7, #12]
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	687a      	ldr	r2, [r7, #4]
 8009402:	429a      	cmp	r2, r3
 8009404:	d8f7      	bhi.n	80093f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	685b      	ldr	r3, [r3, #4]
 800940e:	68ba      	ldr	r2, [r7, #8]
 8009410:	4413      	add	r3, r2
 8009412:	687a      	ldr	r2, [r7, #4]
 8009414:	429a      	cmp	r2, r3
 8009416:	d108      	bne.n	800942a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	685a      	ldr	r2, [r3, #4]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	685b      	ldr	r3, [r3, #4]
 8009420:	441a      	add	r2, r3
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	685b      	ldr	r3, [r3, #4]
 8009432:	68ba      	ldr	r2, [r7, #8]
 8009434:	441a      	add	r2, r3
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	429a      	cmp	r2, r3
 800943c:	d118      	bne.n	8009470 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	681a      	ldr	r2, [r3, #0]
 8009442:	4b15      	ldr	r3, [pc, #84]	; (8009498 <prvInsertBlockIntoFreeList+0xb0>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	429a      	cmp	r2, r3
 8009448:	d00d      	beq.n	8009466 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	685a      	ldr	r2, [r3, #4]
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	685b      	ldr	r3, [r3, #4]
 8009454:	441a      	add	r2, r3
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	681a      	ldr	r2, [r3, #0]
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	601a      	str	r2, [r3, #0]
 8009464:	e008      	b.n	8009478 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009466:	4b0c      	ldr	r3, [pc, #48]	; (8009498 <prvInsertBlockIntoFreeList+0xb0>)
 8009468:	681a      	ldr	r2, [r3, #0]
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	601a      	str	r2, [r3, #0]
 800946e:	e003      	b.n	8009478 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681a      	ldr	r2, [r3, #0]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009478:	68fa      	ldr	r2, [r7, #12]
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	429a      	cmp	r2, r3
 800947e:	d002      	beq.n	8009486 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	687a      	ldr	r2, [r7, #4]
 8009484:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009486:	bf00      	nop
 8009488:	3714      	adds	r7, #20
 800948a:	46bd      	mov	sp, r7
 800948c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009490:	4770      	bx	lr
 8009492:	bf00      	nop
 8009494:	20005144 	.word	0x20005144
 8009498:	2000514c 	.word	0x2000514c

0800949c <__errno>:
 800949c:	4b01      	ldr	r3, [pc, #4]	; (80094a4 <__errno+0x8>)
 800949e:	6818      	ldr	r0, [r3, #0]
 80094a0:	4770      	bx	lr
 80094a2:	bf00      	nop
 80094a4:	20000010 	.word	0x20000010

080094a8 <std>:
 80094a8:	2300      	movs	r3, #0
 80094aa:	b510      	push	{r4, lr}
 80094ac:	4604      	mov	r4, r0
 80094ae:	e9c0 3300 	strd	r3, r3, [r0]
 80094b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80094b6:	6083      	str	r3, [r0, #8]
 80094b8:	8181      	strh	r1, [r0, #12]
 80094ba:	6643      	str	r3, [r0, #100]	; 0x64
 80094bc:	81c2      	strh	r2, [r0, #14]
 80094be:	6183      	str	r3, [r0, #24]
 80094c0:	4619      	mov	r1, r3
 80094c2:	2208      	movs	r2, #8
 80094c4:	305c      	adds	r0, #92	; 0x5c
 80094c6:	f000 f91a 	bl	80096fe <memset>
 80094ca:	4b05      	ldr	r3, [pc, #20]	; (80094e0 <std+0x38>)
 80094cc:	6263      	str	r3, [r4, #36]	; 0x24
 80094ce:	4b05      	ldr	r3, [pc, #20]	; (80094e4 <std+0x3c>)
 80094d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80094d2:	4b05      	ldr	r3, [pc, #20]	; (80094e8 <std+0x40>)
 80094d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80094d6:	4b05      	ldr	r3, [pc, #20]	; (80094ec <std+0x44>)
 80094d8:	6224      	str	r4, [r4, #32]
 80094da:	6323      	str	r3, [r4, #48]	; 0x30
 80094dc:	bd10      	pop	{r4, pc}
 80094de:	bf00      	nop
 80094e0:	0800a789 	.word	0x0800a789
 80094e4:	0800a7ab 	.word	0x0800a7ab
 80094e8:	0800a7e3 	.word	0x0800a7e3
 80094ec:	0800a807 	.word	0x0800a807

080094f0 <_cleanup_r>:
 80094f0:	4901      	ldr	r1, [pc, #4]	; (80094f8 <_cleanup_r+0x8>)
 80094f2:	f000 b8af 	b.w	8009654 <_fwalk_reent>
 80094f6:	bf00      	nop
 80094f8:	0800c531 	.word	0x0800c531

080094fc <__sfmoreglue>:
 80094fc:	b570      	push	{r4, r5, r6, lr}
 80094fe:	2268      	movs	r2, #104	; 0x68
 8009500:	1e4d      	subs	r5, r1, #1
 8009502:	4355      	muls	r5, r2
 8009504:	460e      	mov	r6, r1
 8009506:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800950a:	f000 f921 	bl	8009750 <_malloc_r>
 800950e:	4604      	mov	r4, r0
 8009510:	b140      	cbz	r0, 8009524 <__sfmoreglue+0x28>
 8009512:	2100      	movs	r1, #0
 8009514:	e9c0 1600 	strd	r1, r6, [r0]
 8009518:	300c      	adds	r0, #12
 800951a:	60a0      	str	r0, [r4, #8]
 800951c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009520:	f000 f8ed 	bl	80096fe <memset>
 8009524:	4620      	mov	r0, r4
 8009526:	bd70      	pop	{r4, r5, r6, pc}

08009528 <__sfp_lock_acquire>:
 8009528:	4801      	ldr	r0, [pc, #4]	; (8009530 <__sfp_lock_acquire+0x8>)
 800952a:	f000 b8d8 	b.w	80096de <__retarget_lock_acquire_recursive>
 800952e:	bf00      	nop
 8009530:	20005165 	.word	0x20005165

08009534 <__sfp_lock_release>:
 8009534:	4801      	ldr	r0, [pc, #4]	; (800953c <__sfp_lock_release+0x8>)
 8009536:	f000 b8d3 	b.w	80096e0 <__retarget_lock_release_recursive>
 800953a:	bf00      	nop
 800953c:	20005165 	.word	0x20005165

08009540 <__sinit_lock_acquire>:
 8009540:	4801      	ldr	r0, [pc, #4]	; (8009548 <__sinit_lock_acquire+0x8>)
 8009542:	f000 b8cc 	b.w	80096de <__retarget_lock_acquire_recursive>
 8009546:	bf00      	nop
 8009548:	20005166 	.word	0x20005166

0800954c <__sinit_lock_release>:
 800954c:	4801      	ldr	r0, [pc, #4]	; (8009554 <__sinit_lock_release+0x8>)
 800954e:	f000 b8c7 	b.w	80096e0 <__retarget_lock_release_recursive>
 8009552:	bf00      	nop
 8009554:	20005166 	.word	0x20005166

08009558 <__sinit>:
 8009558:	b510      	push	{r4, lr}
 800955a:	4604      	mov	r4, r0
 800955c:	f7ff fff0 	bl	8009540 <__sinit_lock_acquire>
 8009560:	69a3      	ldr	r3, [r4, #24]
 8009562:	b11b      	cbz	r3, 800956c <__sinit+0x14>
 8009564:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009568:	f7ff bff0 	b.w	800954c <__sinit_lock_release>
 800956c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009570:	6523      	str	r3, [r4, #80]	; 0x50
 8009572:	4b13      	ldr	r3, [pc, #76]	; (80095c0 <__sinit+0x68>)
 8009574:	4a13      	ldr	r2, [pc, #76]	; (80095c4 <__sinit+0x6c>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	62a2      	str	r2, [r4, #40]	; 0x28
 800957a:	42a3      	cmp	r3, r4
 800957c:	bf04      	itt	eq
 800957e:	2301      	moveq	r3, #1
 8009580:	61a3      	streq	r3, [r4, #24]
 8009582:	4620      	mov	r0, r4
 8009584:	f000 f820 	bl	80095c8 <__sfp>
 8009588:	6060      	str	r0, [r4, #4]
 800958a:	4620      	mov	r0, r4
 800958c:	f000 f81c 	bl	80095c8 <__sfp>
 8009590:	60a0      	str	r0, [r4, #8]
 8009592:	4620      	mov	r0, r4
 8009594:	f000 f818 	bl	80095c8 <__sfp>
 8009598:	2200      	movs	r2, #0
 800959a:	60e0      	str	r0, [r4, #12]
 800959c:	2104      	movs	r1, #4
 800959e:	6860      	ldr	r0, [r4, #4]
 80095a0:	f7ff ff82 	bl	80094a8 <std>
 80095a4:	68a0      	ldr	r0, [r4, #8]
 80095a6:	2201      	movs	r2, #1
 80095a8:	2109      	movs	r1, #9
 80095aa:	f7ff ff7d 	bl	80094a8 <std>
 80095ae:	68e0      	ldr	r0, [r4, #12]
 80095b0:	2202      	movs	r2, #2
 80095b2:	2112      	movs	r1, #18
 80095b4:	f7ff ff78 	bl	80094a8 <std>
 80095b8:	2301      	movs	r3, #1
 80095ba:	61a3      	str	r3, [r4, #24]
 80095bc:	e7d2      	b.n	8009564 <__sinit+0xc>
 80095be:	bf00      	nop
 80095c0:	0800e28c 	.word	0x0800e28c
 80095c4:	080094f1 	.word	0x080094f1

080095c8 <__sfp>:
 80095c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ca:	4607      	mov	r7, r0
 80095cc:	f7ff ffac 	bl	8009528 <__sfp_lock_acquire>
 80095d0:	4b1e      	ldr	r3, [pc, #120]	; (800964c <__sfp+0x84>)
 80095d2:	681e      	ldr	r6, [r3, #0]
 80095d4:	69b3      	ldr	r3, [r6, #24]
 80095d6:	b913      	cbnz	r3, 80095de <__sfp+0x16>
 80095d8:	4630      	mov	r0, r6
 80095da:	f7ff ffbd 	bl	8009558 <__sinit>
 80095de:	3648      	adds	r6, #72	; 0x48
 80095e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80095e4:	3b01      	subs	r3, #1
 80095e6:	d503      	bpl.n	80095f0 <__sfp+0x28>
 80095e8:	6833      	ldr	r3, [r6, #0]
 80095ea:	b30b      	cbz	r3, 8009630 <__sfp+0x68>
 80095ec:	6836      	ldr	r6, [r6, #0]
 80095ee:	e7f7      	b.n	80095e0 <__sfp+0x18>
 80095f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80095f4:	b9d5      	cbnz	r5, 800962c <__sfp+0x64>
 80095f6:	4b16      	ldr	r3, [pc, #88]	; (8009650 <__sfp+0x88>)
 80095f8:	60e3      	str	r3, [r4, #12]
 80095fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80095fe:	6665      	str	r5, [r4, #100]	; 0x64
 8009600:	f000 f86c 	bl	80096dc <__retarget_lock_init_recursive>
 8009604:	f7ff ff96 	bl	8009534 <__sfp_lock_release>
 8009608:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800960c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009610:	6025      	str	r5, [r4, #0]
 8009612:	61a5      	str	r5, [r4, #24]
 8009614:	2208      	movs	r2, #8
 8009616:	4629      	mov	r1, r5
 8009618:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800961c:	f000 f86f 	bl	80096fe <memset>
 8009620:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009624:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009628:	4620      	mov	r0, r4
 800962a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800962c:	3468      	adds	r4, #104	; 0x68
 800962e:	e7d9      	b.n	80095e4 <__sfp+0x1c>
 8009630:	2104      	movs	r1, #4
 8009632:	4638      	mov	r0, r7
 8009634:	f7ff ff62 	bl	80094fc <__sfmoreglue>
 8009638:	4604      	mov	r4, r0
 800963a:	6030      	str	r0, [r6, #0]
 800963c:	2800      	cmp	r0, #0
 800963e:	d1d5      	bne.n	80095ec <__sfp+0x24>
 8009640:	f7ff ff78 	bl	8009534 <__sfp_lock_release>
 8009644:	230c      	movs	r3, #12
 8009646:	603b      	str	r3, [r7, #0]
 8009648:	e7ee      	b.n	8009628 <__sfp+0x60>
 800964a:	bf00      	nop
 800964c:	0800e28c 	.word	0x0800e28c
 8009650:	ffff0001 	.word	0xffff0001

08009654 <_fwalk_reent>:
 8009654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009658:	4606      	mov	r6, r0
 800965a:	4688      	mov	r8, r1
 800965c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009660:	2700      	movs	r7, #0
 8009662:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009666:	f1b9 0901 	subs.w	r9, r9, #1
 800966a:	d505      	bpl.n	8009678 <_fwalk_reent+0x24>
 800966c:	6824      	ldr	r4, [r4, #0]
 800966e:	2c00      	cmp	r4, #0
 8009670:	d1f7      	bne.n	8009662 <_fwalk_reent+0xe>
 8009672:	4638      	mov	r0, r7
 8009674:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009678:	89ab      	ldrh	r3, [r5, #12]
 800967a:	2b01      	cmp	r3, #1
 800967c:	d907      	bls.n	800968e <_fwalk_reent+0x3a>
 800967e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009682:	3301      	adds	r3, #1
 8009684:	d003      	beq.n	800968e <_fwalk_reent+0x3a>
 8009686:	4629      	mov	r1, r5
 8009688:	4630      	mov	r0, r6
 800968a:	47c0      	blx	r8
 800968c:	4307      	orrs	r7, r0
 800968e:	3568      	adds	r5, #104	; 0x68
 8009690:	e7e9      	b.n	8009666 <_fwalk_reent+0x12>
	...

08009694 <__libc_init_array>:
 8009694:	b570      	push	{r4, r5, r6, lr}
 8009696:	4d0d      	ldr	r5, [pc, #52]	; (80096cc <__libc_init_array+0x38>)
 8009698:	4c0d      	ldr	r4, [pc, #52]	; (80096d0 <__libc_init_array+0x3c>)
 800969a:	1b64      	subs	r4, r4, r5
 800969c:	10a4      	asrs	r4, r4, #2
 800969e:	2600      	movs	r6, #0
 80096a0:	42a6      	cmp	r6, r4
 80096a2:	d109      	bne.n	80096b8 <__libc_init_array+0x24>
 80096a4:	4d0b      	ldr	r5, [pc, #44]	; (80096d4 <__libc_init_array+0x40>)
 80096a6:	4c0c      	ldr	r4, [pc, #48]	; (80096d8 <__libc_init_array+0x44>)
 80096a8:	f004 fc96 	bl	800dfd8 <_init>
 80096ac:	1b64      	subs	r4, r4, r5
 80096ae:	10a4      	asrs	r4, r4, #2
 80096b0:	2600      	movs	r6, #0
 80096b2:	42a6      	cmp	r6, r4
 80096b4:	d105      	bne.n	80096c2 <__libc_init_array+0x2e>
 80096b6:	bd70      	pop	{r4, r5, r6, pc}
 80096b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80096bc:	4798      	blx	r3
 80096be:	3601      	adds	r6, #1
 80096c0:	e7ee      	b.n	80096a0 <__libc_init_array+0xc>
 80096c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80096c6:	4798      	blx	r3
 80096c8:	3601      	adds	r6, #1
 80096ca:	e7f2      	b.n	80096b2 <__libc_init_array+0x1e>
 80096cc:	0800e6dc 	.word	0x0800e6dc
 80096d0:	0800e6dc 	.word	0x0800e6dc
 80096d4:	0800e6dc 	.word	0x0800e6dc
 80096d8:	0800e6e0 	.word	0x0800e6e0

080096dc <__retarget_lock_init_recursive>:
 80096dc:	4770      	bx	lr

080096de <__retarget_lock_acquire_recursive>:
 80096de:	4770      	bx	lr

080096e0 <__retarget_lock_release_recursive>:
 80096e0:	4770      	bx	lr

080096e2 <memcpy>:
 80096e2:	440a      	add	r2, r1
 80096e4:	4291      	cmp	r1, r2
 80096e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80096ea:	d100      	bne.n	80096ee <memcpy+0xc>
 80096ec:	4770      	bx	lr
 80096ee:	b510      	push	{r4, lr}
 80096f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096f8:	4291      	cmp	r1, r2
 80096fa:	d1f9      	bne.n	80096f0 <memcpy+0xe>
 80096fc:	bd10      	pop	{r4, pc}

080096fe <memset>:
 80096fe:	4402      	add	r2, r0
 8009700:	4603      	mov	r3, r0
 8009702:	4293      	cmp	r3, r2
 8009704:	d100      	bne.n	8009708 <memset+0xa>
 8009706:	4770      	bx	lr
 8009708:	f803 1b01 	strb.w	r1, [r3], #1
 800970c:	e7f9      	b.n	8009702 <memset+0x4>
	...

08009710 <sbrk_aligned>:
 8009710:	b570      	push	{r4, r5, r6, lr}
 8009712:	4e0e      	ldr	r6, [pc, #56]	; (800974c <sbrk_aligned+0x3c>)
 8009714:	460c      	mov	r4, r1
 8009716:	6831      	ldr	r1, [r6, #0]
 8009718:	4605      	mov	r5, r0
 800971a:	b911      	cbnz	r1, 8009722 <sbrk_aligned+0x12>
 800971c:	f000 fffe 	bl	800a71c <_sbrk_r>
 8009720:	6030      	str	r0, [r6, #0]
 8009722:	4621      	mov	r1, r4
 8009724:	4628      	mov	r0, r5
 8009726:	f000 fff9 	bl	800a71c <_sbrk_r>
 800972a:	1c43      	adds	r3, r0, #1
 800972c:	d00a      	beq.n	8009744 <sbrk_aligned+0x34>
 800972e:	1cc4      	adds	r4, r0, #3
 8009730:	f024 0403 	bic.w	r4, r4, #3
 8009734:	42a0      	cmp	r0, r4
 8009736:	d007      	beq.n	8009748 <sbrk_aligned+0x38>
 8009738:	1a21      	subs	r1, r4, r0
 800973a:	4628      	mov	r0, r5
 800973c:	f000 ffee 	bl	800a71c <_sbrk_r>
 8009740:	3001      	adds	r0, #1
 8009742:	d101      	bne.n	8009748 <sbrk_aligned+0x38>
 8009744:	f04f 34ff 	mov.w	r4, #4294967295
 8009748:	4620      	mov	r0, r4
 800974a:	bd70      	pop	{r4, r5, r6, pc}
 800974c:	2000516c 	.word	0x2000516c

08009750 <_malloc_r>:
 8009750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009754:	1ccd      	adds	r5, r1, #3
 8009756:	f025 0503 	bic.w	r5, r5, #3
 800975a:	3508      	adds	r5, #8
 800975c:	2d0c      	cmp	r5, #12
 800975e:	bf38      	it	cc
 8009760:	250c      	movcc	r5, #12
 8009762:	2d00      	cmp	r5, #0
 8009764:	4607      	mov	r7, r0
 8009766:	db01      	blt.n	800976c <_malloc_r+0x1c>
 8009768:	42a9      	cmp	r1, r5
 800976a:	d905      	bls.n	8009778 <_malloc_r+0x28>
 800976c:	230c      	movs	r3, #12
 800976e:	603b      	str	r3, [r7, #0]
 8009770:	2600      	movs	r6, #0
 8009772:	4630      	mov	r0, r6
 8009774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009778:	4e2e      	ldr	r6, [pc, #184]	; (8009834 <_malloc_r+0xe4>)
 800977a:	f003 fb1b 	bl	800cdb4 <__malloc_lock>
 800977e:	6833      	ldr	r3, [r6, #0]
 8009780:	461c      	mov	r4, r3
 8009782:	bb34      	cbnz	r4, 80097d2 <_malloc_r+0x82>
 8009784:	4629      	mov	r1, r5
 8009786:	4638      	mov	r0, r7
 8009788:	f7ff ffc2 	bl	8009710 <sbrk_aligned>
 800978c:	1c43      	adds	r3, r0, #1
 800978e:	4604      	mov	r4, r0
 8009790:	d14d      	bne.n	800982e <_malloc_r+0xde>
 8009792:	6834      	ldr	r4, [r6, #0]
 8009794:	4626      	mov	r6, r4
 8009796:	2e00      	cmp	r6, #0
 8009798:	d140      	bne.n	800981c <_malloc_r+0xcc>
 800979a:	6823      	ldr	r3, [r4, #0]
 800979c:	4631      	mov	r1, r6
 800979e:	4638      	mov	r0, r7
 80097a0:	eb04 0803 	add.w	r8, r4, r3
 80097a4:	f000 ffba 	bl	800a71c <_sbrk_r>
 80097a8:	4580      	cmp	r8, r0
 80097aa:	d13a      	bne.n	8009822 <_malloc_r+0xd2>
 80097ac:	6821      	ldr	r1, [r4, #0]
 80097ae:	3503      	adds	r5, #3
 80097b0:	1a6d      	subs	r5, r5, r1
 80097b2:	f025 0503 	bic.w	r5, r5, #3
 80097b6:	3508      	adds	r5, #8
 80097b8:	2d0c      	cmp	r5, #12
 80097ba:	bf38      	it	cc
 80097bc:	250c      	movcc	r5, #12
 80097be:	4629      	mov	r1, r5
 80097c0:	4638      	mov	r0, r7
 80097c2:	f7ff ffa5 	bl	8009710 <sbrk_aligned>
 80097c6:	3001      	adds	r0, #1
 80097c8:	d02b      	beq.n	8009822 <_malloc_r+0xd2>
 80097ca:	6823      	ldr	r3, [r4, #0]
 80097cc:	442b      	add	r3, r5
 80097ce:	6023      	str	r3, [r4, #0]
 80097d0:	e00e      	b.n	80097f0 <_malloc_r+0xa0>
 80097d2:	6822      	ldr	r2, [r4, #0]
 80097d4:	1b52      	subs	r2, r2, r5
 80097d6:	d41e      	bmi.n	8009816 <_malloc_r+0xc6>
 80097d8:	2a0b      	cmp	r2, #11
 80097da:	d916      	bls.n	800980a <_malloc_r+0xba>
 80097dc:	1961      	adds	r1, r4, r5
 80097de:	42a3      	cmp	r3, r4
 80097e0:	6025      	str	r5, [r4, #0]
 80097e2:	bf18      	it	ne
 80097e4:	6059      	strne	r1, [r3, #4]
 80097e6:	6863      	ldr	r3, [r4, #4]
 80097e8:	bf08      	it	eq
 80097ea:	6031      	streq	r1, [r6, #0]
 80097ec:	5162      	str	r2, [r4, r5]
 80097ee:	604b      	str	r3, [r1, #4]
 80097f0:	4638      	mov	r0, r7
 80097f2:	f104 060b 	add.w	r6, r4, #11
 80097f6:	f003 fae3 	bl	800cdc0 <__malloc_unlock>
 80097fa:	f026 0607 	bic.w	r6, r6, #7
 80097fe:	1d23      	adds	r3, r4, #4
 8009800:	1af2      	subs	r2, r6, r3
 8009802:	d0b6      	beq.n	8009772 <_malloc_r+0x22>
 8009804:	1b9b      	subs	r3, r3, r6
 8009806:	50a3      	str	r3, [r4, r2]
 8009808:	e7b3      	b.n	8009772 <_malloc_r+0x22>
 800980a:	6862      	ldr	r2, [r4, #4]
 800980c:	42a3      	cmp	r3, r4
 800980e:	bf0c      	ite	eq
 8009810:	6032      	streq	r2, [r6, #0]
 8009812:	605a      	strne	r2, [r3, #4]
 8009814:	e7ec      	b.n	80097f0 <_malloc_r+0xa0>
 8009816:	4623      	mov	r3, r4
 8009818:	6864      	ldr	r4, [r4, #4]
 800981a:	e7b2      	b.n	8009782 <_malloc_r+0x32>
 800981c:	4634      	mov	r4, r6
 800981e:	6876      	ldr	r6, [r6, #4]
 8009820:	e7b9      	b.n	8009796 <_malloc_r+0x46>
 8009822:	230c      	movs	r3, #12
 8009824:	603b      	str	r3, [r7, #0]
 8009826:	4638      	mov	r0, r7
 8009828:	f003 faca 	bl	800cdc0 <__malloc_unlock>
 800982c:	e7a1      	b.n	8009772 <_malloc_r+0x22>
 800982e:	6025      	str	r5, [r4, #0]
 8009830:	e7de      	b.n	80097f0 <_malloc_r+0xa0>
 8009832:	bf00      	nop
 8009834:	20005168 	.word	0x20005168

08009838 <__cvt>:
 8009838:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800983c:	ec55 4b10 	vmov	r4, r5, d0
 8009840:	2d00      	cmp	r5, #0
 8009842:	460e      	mov	r6, r1
 8009844:	4619      	mov	r1, r3
 8009846:	462b      	mov	r3, r5
 8009848:	bfbb      	ittet	lt
 800984a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800984e:	461d      	movlt	r5, r3
 8009850:	2300      	movge	r3, #0
 8009852:	232d      	movlt	r3, #45	; 0x2d
 8009854:	700b      	strb	r3, [r1, #0]
 8009856:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009858:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800985c:	4691      	mov	r9, r2
 800985e:	f023 0820 	bic.w	r8, r3, #32
 8009862:	bfbc      	itt	lt
 8009864:	4622      	movlt	r2, r4
 8009866:	4614      	movlt	r4, r2
 8009868:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800986c:	d005      	beq.n	800987a <__cvt+0x42>
 800986e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009872:	d100      	bne.n	8009876 <__cvt+0x3e>
 8009874:	3601      	adds	r6, #1
 8009876:	2102      	movs	r1, #2
 8009878:	e000      	b.n	800987c <__cvt+0x44>
 800987a:	2103      	movs	r1, #3
 800987c:	ab03      	add	r3, sp, #12
 800987e:	9301      	str	r3, [sp, #4]
 8009880:	ab02      	add	r3, sp, #8
 8009882:	9300      	str	r3, [sp, #0]
 8009884:	ec45 4b10 	vmov	d0, r4, r5
 8009888:	4653      	mov	r3, sl
 800988a:	4632      	mov	r2, r6
 800988c:	f001 ffdc 	bl	800b848 <_dtoa_r>
 8009890:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009894:	4607      	mov	r7, r0
 8009896:	d102      	bne.n	800989e <__cvt+0x66>
 8009898:	f019 0f01 	tst.w	r9, #1
 800989c:	d022      	beq.n	80098e4 <__cvt+0xac>
 800989e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80098a2:	eb07 0906 	add.w	r9, r7, r6
 80098a6:	d110      	bne.n	80098ca <__cvt+0x92>
 80098a8:	783b      	ldrb	r3, [r7, #0]
 80098aa:	2b30      	cmp	r3, #48	; 0x30
 80098ac:	d10a      	bne.n	80098c4 <__cvt+0x8c>
 80098ae:	2200      	movs	r2, #0
 80098b0:	2300      	movs	r3, #0
 80098b2:	4620      	mov	r0, r4
 80098b4:	4629      	mov	r1, r5
 80098b6:	f7f7 f917 	bl	8000ae8 <__aeabi_dcmpeq>
 80098ba:	b918      	cbnz	r0, 80098c4 <__cvt+0x8c>
 80098bc:	f1c6 0601 	rsb	r6, r6, #1
 80098c0:	f8ca 6000 	str.w	r6, [sl]
 80098c4:	f8da 3000 	ldr.w	r3, [sl]
 80098c8:	4499      	add	r9, r3
 80098ca:	2200      	movs	r2, #0
 80098cc:	2300      	movs	r3, #0
 80098ce:	4620      	mov	r0, r4
 80098d0:	4629      	mov	r1, r5
 80098d2:	f7f7 f909 	bl	8000ae8 <__aeabi_dcmpeq>
 80098d6:	b108      	cbz	r0, 80098dc <__cvt+0xa4>
 80098d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80098dc:	2230      	movs	r2, #48	; 0x30
 80098de:	9b03      	ldr	r3, [sp, #12]
 80098e0:	454b      	cmp	r3, r9
 80098e2:	d307      	bcc.n	80098f4 <__cvt+0xbc>
 80098e4:	9b03      	ldr	r3, [sp, #12]
 80098e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80098e8:	1bdb      	subs	r3, r3, r7
 80098ea:	4638      	mov	r0, r7
 80098ec:	6013      	str	r3, [r2, #0]
 80098ee:	b004      	add	sp, #16
 80098f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098f4:	1c59      	adds	r1, r3, #1
 80098f6:	9103      	str	r1, [sp, #12]
 80098f8:	701a      	strb	r2, [r3, #0]
 80098fa:	e7f0      	b.n	80098de <__cvt+0xa6>

080098fc <__exponent>:
 80098fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098fe:	4603      	mov	r3, r0
 8009900:	2900      	cmp	r1, #0
 8009902:	bfb8      	it	lt
 8009904:	4249      	neglt	r1, r1
 8009906:	f803 2b02 	strb.w	r2, [r3], #2
 800990a:	bfb4      	ite	lt
 800990c:	222d      	movlt	r2, #45	; 0x2d
 800990e:	222b      	movge	r2, #43	; 0x2b
 8009910:	2909      	cmp	r1, #9
 8009912:	7042      	strb	r2, [r0, #1]
 8009914:	dd2a      	ble.n	800996c <__exponent+0x70>
 8009916:	f10d 0407 	add.w	r4, sp, #7
 800991a:	46a4      	mov	ip, r4
 800991c:	270a      	movs	r7, #10
 800991e:	46a6      	mov	lr, r4
 8009920:	460a      	mov	r2, r1
 8009922:	fb91 f6f7 	sdiv	r6, r1, r7
 8009926:	fb07 1516 	mls	r5, r7, r6, r1
 800992a:	3530      	adds	r5, #48	; 0x30
 800992c:	2a63      	cmp	r2, #99	; 0x63
 800992e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009932:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009936:	4631      	mov	r1, r6
 8009938:	dcf1      	bgt.n	800991e <__exponent+0x22>
 800993a:	3130      	adds	r1, #48	; 0x30
 800993c:	f1ae 0502 	sub.w	r5, lr, #2
 8009940:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009944:	1c44      	adds	r4, r0, #1
 8009946:	4629      	mov	r1, r5
 8009948:	4561      	cmp	r1, ip
 800994a:	d30a      	bcc.n	8009962 <__exponent+0x66>
 800994c:	f10d 0209 	add.w	r2, sp, #9
 8009950:	eba2 020e 	sub.w	r2, r2, lr
 8009954:	4565      	cmp	r5, ip
 8009956:	bf88      	it	hi
 8009958:	2200      	movhi	r2, #0
 800995a:	4413      	add	r3, r2
 800995c:	1a18      	subs	r0, r3, r0
 800995e:	b003      	add	sp, #12
 8009960:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009962:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009966:	f804 2f01 	strb.w	r2, [r4, #1]!
 800996a:	e7ed      	b.n	8009948 <__exponent+0x4c>
 800996c:	2330      	movs	r3, #48	; 0x30
 800996e:	3130      	adds	r1, #48	; 0x30
 8009970:	7083      	strb	r3, [r0, #2]
 8009972:	70c1      	strb	r1, [r0, #3]
 8009974:	1d03      	adds	r3, r0, #4
 8009976:	e7f1      	b.n	800995c <__exponent+0x60>

08009978 <_printf_float>:
 8009978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800997c:	ed2d 8b02 	vpush	{d8}
 8009980:	b08d      	sub	sp, #52	; 0x34
 8009982:	460c      	mov	r4, r1
 8009984:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009988:	4616      	mov	r6, r2
 800998a:	461f      	mov	r7, r3
 800998c:	4605      	mov	r5, r0
 800998e:	f003 f97b 	bl	800cc88 <_localeconv_r>
 8009992:	f8d0 a000 	ldr.w	sl, [r0]
 8009996:	4650      	mov	r0, sl
 8009998:	f7f6 fc2a 	bl	80001f0 <strlen>
 800999c:	2300      	movs	r3, #0
 800999e:	930a      	str	r3, [sp, #40]	; 0x28
 80099a0:	6823      	ldr	r3, [r4, #0]
 80099a2:	9305      	str	r3, [sp, #20]
 80099a4:	f8d8 3000 	ldr.w	r3, [r8]
 80099a8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80099ac:	3307      	adds	r3, #7
 80099ae:	f023 0307 	bic.w	r3, r3, #7
 80099b2:	f103 0208 	add.w	r2, r3, #8
 80099b6:	f8c8 2000 	str.w	r2, [r8]
 80099ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099be:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80099c2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80099c6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80099ca:	9307      	str	r3, [sp, #28]
 80099cc:	f8cd 8018 	str.w	r8, [sp, #24]
 80099d0:	ee08 0a10 	vmov	s16, r0
 80099d4:	4b9f      	ldr	r3, [pc, #636]	; (8009c54 <_printf_float+0x2dc>)
 80099d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80099da:	f04f 32ff 	mov.w	r2, #4294967295
 80099de:	f7f7 f8b5 	bl	8000b4c <__aeabi_dcmpun>
 80099e2:	bb88      	cbnz	r0, 8009a48 <_printf_float+0xd0>
 80099e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80099e8:	4b9a      	ldr	r3, [pc, #616]	; (8009c54 <_printf_float+0x2dc>)
 80099ea:	f04f 32ff 	mov.w	r2, #4294967295
 80099ee:	f7f7 f88f 	bl	8000b10 <__aeabi_dcmple>
 80099f2:	bb48      	cbnz	r0, 8009a48 <_printf_float+0xd0>
 80099f4:	2200      	movs	r2, #0
 80099f6:	2300      	movs	r3, #0
 80099f8:	4640      	mov	r0, r8
 80099fa:	4649      	mov	r1, r9
 80099fc:	f7f7 f87e 	bl	8000afc <__aeabi_dcmplt>
 8009a00:	b110      	cbz	r0, 8009a08 <_printf_float+0x90>
 8009a02:	232d      	movs	r3, #45	; 0x2d
 8009a04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a08:	4b93      	ldr	r3, [pc, #588]	; (8009c58 <_printf_float+0x2e0>)
 8009a0a:	4894      	ldr	r0, [pc, #592]	; (8009c5c <_printf_float+0x2e4>)
 8009a0c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009a10:	bf94      	ite	ls
 8009a12:	4698      	movls	r8, r3
 8009a14:	4680      	movhi	r8, r0
 8009a16:	2303      	movs	r3, #3
 8009a18:	6123      	str	r3, [r4, #16]
 8009a1a:	9b05      	ldr	r3, [sp, #20]
 8009a1c:	f023 0204 	bic.w	r2, r3, #4
 8009a20:	6022      	str	r2, [r4, #0]
 8009a22:	f04f 0900 	mov.w	r9, #0
 8009a26:	9700      	str	r7, [sp, #0]
 8009a28:	4633      	mov	r3, r6
 8009a2a:	aa0b      	add	r2, sp, #44	; 0x2c
 8009a2c:	4621      	mov	r1, r4
 8009a2e:	4628      	mov	r0, r5
 8009a30:	f000 f9d8 	bl	8009de4 <_printf_common>
 8009a34:	3001      	adds	r0, #1
 8009a36:	f040 8090 	bne.w	8009b5a <_printf_float+0x1e2>
 8009a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a3e:	b00d      	add	sp, #52	; 0x34
 8009a40:	ecbd 8b02 	vpop	{d8}
 8009a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a48:	4642      	mov	r2, r8
 8009a4a:	464b      	mov	r3, r9
 8009a4c:	4640      	mov	r0, r8
 8009a4e:	4649      	mov	r1, r9
 8009a50:	f7f7 f87c 	bl	8000b4c <__aeabi_dcmpun>
 8009a54:	b140      	cbz	r0, 8009a68 <_printf_float+0xf0>
 8009a56:	464b      	mov	r3, r9
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	bfbc      	itt	lt
 8009a5c:	232d      	movlt	r3, #45	; 0x2d
 8009a5e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009a62:	487f      	ldr	r0, [pc, #508]	; (8009c60 <_printf_float+0x2e8>)
 8009a64:	4b7f      	ldr	r3, [pc, #508]	; (8009c64 <_printf_float+0x2ec>)
 8009a66:	e7d1      	b.n	8009a0c <_printf_float+0x94>
 8009a68:	6863      	ldr	r3, [r4, #4]
 8009a6a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009a6e:	9206      	str	r2, [sp, #24]
 8009a70:	1c5a      	adds	r2, r3, #1
 8009a72:	d13f      	bne.n	8009af4 <_printf_float+0x17c>
 8009a74:	2306      	movs	r3, #6
 8009a76:	6063      	str	r3, [r4, #4]
 8009a78:	9b05      	ldr	r3, [sp, #20]
 8009a7a:	6861      	ldr	r1, [r4, #4]
 8009a7c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009a80:	2300      	movs	r3, #0
 8009a82:	9303      	str	r3, [sp, #12]
 8009a84:	ab0a      	add	r3, sp, #40	; 0x28
 8009a86:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009a8a:	ab09      	add	r3, sp, #36	; 0x24
 8009a8c:	ec49 8b10 	vmov	d0, r8, r9
 8009a90:	9300      	str	r3, [sp, #0]
 8009a92:	6022      	str	r2, [r4, #0]
 8009a94:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009a98:	4628      	mov	r0, r5
 8009a9a:	f7ff fecd 	bl	8009838 <__cvt>
 8009a9e:	9b06      	ldr	r3, [sp, #24]
 8009aa0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009aa2:	2b47      	cmp	r3, #71	; 0x47
 8009aa4:	4680      	mov	r8, r0
 8009aa6:	d108      	bne.n	8009aba <_printf_float+0x142>
 8009aa8:	1cc8      	adds	r0, r1, #3
 8009aaa:	db02      	blt.n	8009ab2 <_printf_float+0x13a>
 8009aac:	6863      	ldr	r3, [r4, #4]
 8009aae:	4299      	cmp	r1, r3
 8009ab0:	dd41      	ble.n	8009b36 <_printf_float+0x1be>
 8009ab2:	f1ab 0b02 	sub.w	fp, fp, #2
 8009ab6:	fa5f fb8b 	uxtb.w	fp, fp
 8009aba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009abe:	d820      	bhi.n	8009b02 <_printf_float+0x18a>
 8009ac0:	3901      	subs	r1, #1
 8009ac2:	465a      	mov	r2, fp
 8009ac4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009ac8:	9109      	str	r1, [sp, #36]	; 0x24
 8009aca:	f7ff ff17 	bl	80098fc <__exponent>
 8009ace:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ad0:	1813      	adds	r3, r2, r0
 8009ad2:	2a01      	cmp	r2, #1
 8009ad4:	4681      	mov	r9, r0
 8009ad6:	6123      	str	r3, [r4, #16]
 8009ad8:	dc02      	bgt.n	8009ae0 <_printf_float+0x168>
 8009ada:	6822      	ldr	r2, [r4, #0]
 8009adc:	07d2      	lsls	r2, r2, #31
 8009ade:	d501      	bpl.n	8009ae4 <_printf_float+0x16c>
 8009ae0:	3301      	adds	r3, #1
 8009ae2:	6123      	str	r3, [r4, #16]
 8009ae4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d09c      	beq.n	8009a26 <_printf_float+0xae>
 8009aec:	232d      	movs	r3, #45	; 0x2d
 8009aee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009af2:	e798      	b.n	8009a26 <_printf_float+0xae>
 8009af4:	9a06      	ldr	r2, [sp, #24]
 8009af6:	2a47      	cmp	r2, #71	; 0x47
 8009af8:	d1be      	bne.n	8009a78 <_printf_float+0x100>
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d1bc      	bne.n	8009a78 <_printf_float+0x100>
 8009afe:	2301      	movs	r3, #1
 8009b00:	e7b9      	b.n	8009a76 <_printf_float+0xfe>
 8009b02:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009b06:	d118      	bne.n	8009b3a <_printf_float+0x1c2>
 8009b08:	2900      	cmp	r1, #0
 8009b0a:	6863      	ldr	r3, [r4, #4]
 8009b0c:	dd0b      	ble.n	8009b26 <_printf_float+0x1ae>
 8009b0e:	6121      	str	r1, [r4, #16]
 8009b10:	b913      	cbnz	r3, 8009b18 <_printf_float+0x1a0>
 8009b12:	6822      	ldr	r2, [r4, #0]
 8009b14:	07d0      	lsls	r0, r2, #31
 8009b16:	d502      	bpl.n	8009b1e <_printf_float+0x1a6>
 8009b18:	3301      	adds	r3, #1
 8009b1a:	440b      	add	r3, r1
 8009b1c:	6123      	str	r3, [r4, #16]
 8009b1e:	65a1      	str	r1, [r4, #88]	; 0x58
 8009b20:	f04f 0900 	mov.w	r9, #0
 8009b24:	e7de      	b.n	8009ae4 <_printf_float+0x16c>
 8009b26:	b913      	cbnz	r3, 8009b2e <_printf_float+0x1b6>
 8009b28:	6822      	ldr	r2, [r4, #0]
 8009b2a:	07d2      	lsls	r2, r2, #31
 8009b2c:	d501      	bpl.n	8009b32 <_printf_float+0x1ba>
 8009b2e:	3302      	adds	r3, #2
 8009b30:	e7f4      	b.n	8009b1c <_printf_float+0x1a4>
 8009b32:	2301      	movs	r3, #1
 8009b34:	e7f2      	b.n	8009b1c <_printf_float+0x1a4>
 8009b36:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009b3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b3c:	4299      	cmp	r1, r3
 8009b3e:	db05      	blt.n	8009b4c <_printf_float+0x1d4>
 8009b40:	6823      	ldr	r3, [r4, #0]
 8009b42:	6121      	str	r1, [r4, #16]
 8009b44:	07d8      	lsls	r0, r3, #31
 8009b46:	d5ea      	bpl.n	8009b1e <_printf_float+0x1a6>
 8009b48:	1c4b      	adds	r3, r1, #1
 8009b4a:	e7e7      	b.n	8009b1c <_printf_float+0x1a4>
 8009b4c:	2900      	cmp	r1, #0
 8009b4e:	bfd4      	ite	le
 8009b50:	f1c1 0202 	rsble	r2, r1, #2
 8009b54:	2201      	movgt	r2, #1
 8009b56:	4413      	add	r3, r2
 8009b58:	e7e0      	b.n	8009b1c <_printf_float+0x1a4>
 8009b5a:	6823      	ldr	r3, [r4, #0]
 8009b5c:	055a      	lsls	r2, r3, #21
 8009b5e:	d407      	bmi.n	8009b70 <_printf_float+0x1f8>
 8009b60:	6923      	ldr	r3, [r4, #16]
 8009b62:	4642      	mov	r2, r8
 8009b64:	4631      	mov	r1, r6
 8009b66:	4628      	mov	r0, r5
 8009b68:	47b8      	blx	r7
 8009b6a:	3001      	adds	r0, #1
 8009b6c:	d12c      	bne.n	8009bc8 <_printf_float+0x250>
 8009b6e:	e764      	b.n	8009a3a <_printf_float+0xc2>
 8009b70:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009b74:	f240 80e0 	bls.w	8009d38 <_printf_float+0x3c0>
 8009b78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	2300      	movs	r3, #0
 8009b80:	f7f6 ffb2 	bl	8000ae8 <__aeabi_dcmpeq>
 8009b84:	2800      	cmp	r0, #0
 8009b86:	d034      	beq.n	8009bf2 <_printf_float+0x27a>
 8009b88:	4a37      	ldr	r2, [pc, #220]	; (8009c68 <_printf_float+0x2f0>)
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	4631      	mov	r1, r6
 8009b8e:	4628      	mov	r0, r5
 8009b90:	47b8      	blx	r7
 8009b92:	3001      	adds	r0, #1
 8009b94:	f43f af51 	beq.w	8009a3a <_printf_float+0xc2>
 8009b98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009b9c:	429a      	cmp	r2, r3
 8009b9e:	db02      	blt.n	8009ba6 <_printf_float+0x22e>
 8009ba0:	6823      	ldr	r3, [r4, #0]
 8009ba2:	07d8      	lsls	r0, r3, #31
 8009ba4:	d510      	bpl.n	8009bc8 <_printf_float+0x250>
 8009ba6:	ee18 3a10 	vmov	r3, s16
 8009baa:	4652      	mov	r2, sl
 8009bac:	4631      	mov	r1, r6
 8009bae:	4628      	mov	r0, r5
 8009bb0:	47b8      	blx	r7
 8009bb2:	3001      	adds	r0, #1
 8009bb4:	f43f af41 	beq.w	8009a3a <_printf_float+0xc2>
 8009bb8:	f04f 0800 	mov.w	r8, #0
 8009bbc:	f104 091a 	add.w	r9, r4, #26
 8009bc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bc2:	3b01      	subs	r3, #1
 8009bc4:	4543      	cmp	r3, r8
 8009bc6:	dc09      	bgt.n	8009bdc <_printf_float+0x264>
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	079b      	lsls	r3, r3, #30
 8009bcc:	f100 8105 	bmi.w	8009dda <_printf_float+0x462>
 8009bd0:	68e0      	ldr	r0, [r4, #12]
 8009bd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bd4:	4298      	cmp	r0, r3
 8009bd6:	bfb8      	it	lt
 8009bd8:	4618      	movlt	r0, r3
 8009bda:	e730      	b.n	8009a3e <_printf_float+0xc6>
 8009bdc:	2301      	movs	r3, #1
 8009bde:	464a      	mov	r2, r9
 8009be0:	4631      	mov	r1, r6
 8009be2:	4628      	mov	r0, r5
 8009be4:	47b8      	blx	r7
 8009be6:	3001      	adds	r0, #1
 8009be8:	f43f af27 	beq.w	8009a3a <_printf_float+0xc2>
 8009bec:	f108 0801 	add.w	r8, r8, #1
 8009bf0:	e7e6      	b.n	8009bc0 <_printf_float+0x248>
 8009bf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	dc39      	bgt.n	8009c6c <_printf_float+0x2f4>
 8009bf8:	4a1b      	ldr	r2, [pc, #108]	; (8009c68 <_printf_float+0x2f0>)
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	4631      	mov	r1, r6
 8009bfe:	4628      	mov	r0, r5
 8009c00:	47b8      	blx	r7
 8009c02:	3001      	adds	r0, #1
 8009c04:	f43f af19 	beq.w	8009a3a <_printf_float+0xc2>
 8009c08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c0c:	4313      	orrs	r3, r2
 8009c0e:	d102      	bne.n	8009c16 <_printf_float+0x29e>
 8009c10:	6823      	ldr	r3, [r4, #0]
 8009c12:	07d9      	lsls	r1, r3, #31
 8009c14:	d5d8      	bpl.n	8009bc8 <_printf_float+0x250>
 8009c16:	ee18 3a10 	vmov	r3, s16
 8009c1a:	4652      	mov	r2, sl
 8009c1c:	4631      	mov	r1, r6
 8009c1e:	4628      	mov	r0, r5
 8009c20:	47b8      	blx	r7
 8009c22:	3001      	adds	r0, #1
 8009c24:	f43f af09 	beq.w	8009a3a <_printf_float+0xc2>
 8009c28:	f04f 0900 	mov.w	r9, #0
 8009c2c:	f104 0a1a 	add.w	sl, r4, #26
 8009c30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c32:	425b      	negs	r3, r3
 8009c34:	454b      	cmp	r3, r9
 8009c36:	dc01      	bgt.n	8009c3c <_printf_float+0x2c4>
 8009c38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c3a:	e792      	b.n	8009b62 <_printf_float+0x1ea>
 8009c3c:	2301      	movs	r3, #1
 8009c3e:	4652      	mov	r2, sl
 8009c40:	4631      	mov	r1, r6
 8009c42:	4628      	mov	r0, r5
 8009c44:	47b8      	blx	r7
 8009c46:	3001      	adds	r0, #1
 8009c48:	f43f aef7 	beq.w	8009a3a <_printf_float+0xc2>
 8009c4c:	f109 0901 	add.w	r9, r9, #1
 8009c50:	e7ee      	b.n	8009c30 <_printf_float+0x2b8>
 8009c52:	bf00      	nop
 8009c54:	7fefffff 	.word	0x7fefffff
 8009c58:	0800e290 	.word	0x0800e290
 8009c5c:	0800e294 	.word	0x0800e294
 8009c60:	0800e29c 	.word	0x0800e29c
 8009c64:	0800e298 	.word	0x0800e298
 8009c68:	0800e2a0 	.word	0x0800e2a0
 8009c6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009c70:	429a      	cmp	r2, r3
 8009c72:	bfa8      	it	ge
 8009c74:	461a      	movge	r2, r3
 8009c76:	2a00      	cmp	r2, #0
 8009c78:	4691      	mov	r9, r2
 8009c7a:	dc37      	bgt.n	8009cec <_printf_float+0x374>
 8009c7c:	f04f 0b00 	mov.w	fp, #0
 8009c80:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c84:	f104 021a 	add.w	r2, r4, #26
 8009c88:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009c8a:	9305      	str	r3, [sp, #20]
 8009c8c:	eba3 0309 	sub.w	r3, r3, r9
 8009c90:	455b      	cmp	r3, fp
 8009c92:	dc33      	bgt.n	8009cfc <_printf_float+0x384>
 8009c94:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c98:	429a      	cmp	r2, r3
 8009c9a:	db3b      	blt.n	8009d14 <_printf_float+0x39c>
 8009c9c:	6823      	ldr	r3, [r4, #0]
 8009c9e:	07da      	lsls	r2, r3, #31
 8009ca0:	d438      	bmi.n	8009d14 <_printf_float+0x39c>
 8009ca2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ca4:	9a05      	ldr	r2, [sp, #20]
 8009ca6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ca8:	1a9a      	subs	r2, r3, r2
 8009caa:	eba3 0901 	sub.w	r9, r3, r1
 8009cae:	4591      	cmp	r9, r2
 8009cb0:	bfa8      	it	ge
 8009cb2:	4691      	movge	r9, r2
 8009cb4:	f1b9 0f00 	cmp.w	r9, #0
 8009cb8:	dc35      	bgt.n	8009d26 <_printf_float+0x3ae>
 8009cba:	f04f 0800 	mov.w	r8, #0
 8009cbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009cc2:	f104 0a1a 	add.w	sl, r4, #26
 8009cc6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009cca:	1a9b      	subs	r3, r3, r2
 8009ccc:	eba3 0309 	sub.w	r3, r3, r9
 8009cd0:	4543      	cmp	r3, r8
 8009cd2:	f77f af79 	ble.w	8009bc8 <_printf_float+0x250>
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	4652      	mov	r2, sl
 8009cda:	4631      	mov	r1, r6
 8009cdc:	4628      	mov	r0, r5
 8009cde:	47b8      	blx	r7
 8009ce0:	3001      	adds	r0, #1
 8009ce2:	f43f aeaa 	beq.w	8009a3a <_printf_float+0xc2>
 8009ce6:	f108 0801 	add.w	r8, r8, #1
 8009cea:	e7ec      	b.n	8009cc6 <_printf_float+0x34e>
 8009cec:	4613      	mov	r3, r2
 8009cee:	4631      	mov	r1, r6
 8009cf0:	4642      	mov	r2, r8
 8009cf2:	4628      	mov	r0, r5
 8009cf4:	47b8      	blx	r7
 8009cf6:	3001      	adds	r0, #1
 8009cf8:	d1c0      	bne.n	8009c7c <_printf_float+0x304>
 8009cfa:	e69e      	b.n	8009a3a <_printf_float+0xc2>
 8009cfc:	2301      	movs	r3, #1
 8009cfe:	4631      	mov	r1, r6
 8009d00:	4628      	mov	r0, r5
 8009d02:	9205      	str	r2, [sp, #20]
 8009d04:	47b8      	blx	r7
 8009d06:	3001      	adds	r0, #1
 8009d08:	f43f ae97 	beq.w	8009a3a <_printf_float+0xc2>
 8009d0c:	9a05      	ldr	r2, [sp, #20]
 8009d0e:	f10b 0b01 	add.w	fp, fp, #1
 8009d12:	e7b9      	b.n	8009c88 <_printf_float+0x310>
 8009d14:	ee18 3a10 	vmov	r3, s16
 8009d18:	4652      	mov	r2, sl
 8009d1a:	4631      	mov	r1, r6
 8009d1c:	4628      	mov	r0, r5
 8009d1e:	47b8      	blx	r7
 8009d20:	3001      	adds	r0, #1
 8009d22:	d1be      	bne.n	8009ca2 <_printf_float+0x32a>
 8009d24:	e689      	b.n	8009a3a <_printf_float+0xc2>
 8009d26:	9a05      	ldr	r2, [sp, #20]
 8009d28:	464b      	mov	r3, r9
 8009d2a:	4442      	add	r2, r8
 8009d2c:	4631      	mov	r1, r6
 8009d2e:	4628      	mov	r0, r5
 8009d30:	47b8      	blx	r7
 8009d32:	3001      	adds	r0, #1
 8009d34:	d1c1      	bne.n	8009cba <_printf_float+0x342>
 8009d36:	e680      	b.n	8009a3a <_printf_float+0xc2>
 8009d38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d3a:	2a01      	cmp	r2, #1
 8009d3c:	dc01      	bgt.n	8009d42 <_printf_float+0x3ca>
 8009d3e:	07db      	lsls	r3, r3, #31
 8009d40:	d538      	bpl.n	8009db4 <_printf_float+0x43c>
 8009d42:	2301      	movs	r3, #1
 8009d44:	4642      	mov	r2, r8
 8009d46:	4631      	mov	r1, r6
 8009d48:	4628      	mov	r0, r5
 8009d4a:	47b8      	blx	r7
 8009d4c:	3001      	adds	r0, #1
 8009d4e:	f43f ae74 	beq.w	8009a3a <_printf_float+0xc2>
 8009d52:	ee18 3a10 	vmov	r3, s16
 8009d56:	4652      	mov	r2, sl
 8009d58:	4631      	mov	r1, r6
 8009d5a:	4628      	mov	r0, r5
 8009d5c:	47b8      	blx	r7
 8009d5e:	3001      	adds	r0, #1
 8009d60:	f43f ae6b 	beq.w	8009a3a <_printf_float+0xc2>
 8009d64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009d68:	2200      	movs	r2, #0
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	f7f6 febc 	bl	8000ae8 <__aeabi_dcmpeq>
 8009d70:	b9d8      	cbnz	r0, 8009daa <_printf_float+0x432>
 8009d72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d74:	f108 0201 	add.w	r2, r8, #1
 8009d78:	3b01      	subs	r3, #1
 8009d7a:	4631      	mov	r1, r6
 8009d7c:	4628      	mov	r0, r5
 8009d7e:	47b8      	blx	r7
 8009d80:	3001      	adds	r0, #1
 8009d82:	d10e      	bne.n	8009da2 <_printf_float+0x42a>
 8009d84:	e659      	b.n	8009a3a <_printf_float+0xc2>
 8009d86:	2301      	movs	r3, #1
 8009d88:	4652      	mov	r2, sl
 8009d8a:	4631      	mov	r1, r6
 8009d8c:	4628      	mov	r0, r5
 8009d8e:	47b8      	blx	r7
 8009d90:	3001      	adds	r0, #1
 8009d92:	f43f ae52 	beq.w	8009a3a <_printf_float+0xc2>
 8009d96:	f108 0801 	add.w	r8, r8, #1
 8009d9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d9c:	3b01      	subs	r3, #1
 8009d9e:	4543      	cmp	r3, r8
 8009da0:	dcf1      	bgt.n	8009d86 <_printf_float+0x40e>
 8009da2:	464b      	mov	r3, r9
 8009da4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009da8:	e6dc      	b.n	8009b64 <_printf_float+0x1ec>
 8009daa:	f04f 0800 	mov.w	r8, #0
 8009dae:	f104 0a1a 	add.w	sl, r4, #26
 8009db2:	e7f2      	b.n	8009d9a <_printf_float+0x422>
 8009db4:	2301      	movs	r3, #1
 8009db6:	4642      	mov	r2, r8
 8009db8:	e7df      	b.n	8009d7a <_printf_float+0x402>
 8009dba:	2301      	movs	r3, #1
 8009dbc:	464a      	mov	r2, r9
 8009dbe:	4631      	mov	r1, r6
 8009dc0:	4628      	mov	r0, r5
 8009dc2:	47b8      	blx	r7
 8009dc4:	3001      	adds	r0, #1
 8009dc6:	f43f ae38 	beq.w	8009a3a <_printf_float+0xc2>
 8009dca:	f108 0801 	add.w	r8, r8, #1
 8009dce:	68e3      	ldr	r3, [r4, #12]
 8009dd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009dd2:	1a5b      	subs	r3, r3, r1
 8009dd4:	4543      	cmp	r3, r8
 8009dd6:	dcf0      	bgt.n	8009dba <_printf_float+0x442>
 8009dd8:	e6fa      	b.n	8009bd0 <_printf_float+0x258>
 8009dda:	f04f 0800 	mov.w	r8, #0
 8009dde:	f104 0919 	add.w	r9, r4, #25
 8009de2:	e7f4      	b.n	8009dce <_printf_float+0x456>

08009de4 <_printf_common>:
 8009de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009de8:	4616      	mov	r6, r2
 8009dea:	4699      	mov	r9, r3
 8009dec:	688a      	ldr	r2, [r1, #8]
 8009dee:	690b      	ldr	r3, [r1, #16]
 8009df0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009df4:	4293      	cmp	r3, r2
 8009df6:	bfb8      	it	lt
 8009df8:	4613      	movlt	r3, r2
 8009dfa:	6033      	str	r3, [r6, #0]
 8009dfc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009e00:	4607      	mov	r7, r0
 8009e02:	460c      	mov	r4, r1
 8009e04:	b10a      	cbz	r2, 8009e0a <_printf_common+0x26>
 8009e06:	3301      	adds	r3, #1
 8009e08:	6033      	str	r3, [r6, #0]
 8009e0a:	6823      	ldr	r3, [r4, #0]
 8009e0c:	0699      	lsls	r1, r3, #26
 8009e0e:	bf42      	ittt	mi
 8009e10:	6833      	ldrmi	r3, [r6, #0]
 8009e12:	3302      	addmi	r3, #2
 8009e14:	6033      	strmi	r3, [r6, #0]
 8009e16:	6825      	ldr	r5, [r4, #0]
 8009e18:	f015 0506 	ands.w	r5, r5, #6
 8009e1c:	d106      	bne.n	8009e2c <_printf_common+0x48>
 8009e1e:	f104 0a19 	add.w	sl, r4, #25
 8009e22:	68e3      	ldr	r3, [r4, #12]
 8009e24:	6832      	ldr	r2, [r6, #0]
 8009e26:	1a9b      	subs	r3, r3, r2
 8009e28:	42ab      	cmp	r3, r5
 8009e2a:	dc26      	bgt.n	8009e7a <_printf_common+0x96>
 8009e2c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009e30:	1e13      	subs	r3, r2, #0
 8009e32:	6822      	ldr	r2, [r4, #0]
 8009e34:	bf18      	it	ne
 8009e36:	2301      	movne	r3, #1
 8009e38:	0692      	lsls	r2, r2, #26
 8009e3a:	d42b      	bmi.n	8009e94 <_printf_common+0xb0>
 8009e3c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e40:	4649      	mov	r1, r9
 8009e42:	4638      	mov	r0, r7
 8009e44:	47c0      	blx	r8
 8009e46:	3001      	adds	r0, #1
 8009e48:	d01e      	beq.n	8009e88 <_printf_common+0xa4>
 8009e4a:	6823      	ldr	r3, [r4, #0]
 8009e4c:	68e5      	ldr	r5, [r4, #12]
 8009e4e:	6832      	ldr	r2, [r6, #0]
 8009e50:	f003 0306 	and.w	r3, r3, #6
 8009e54:	2b04      	cmp	r3, #4
 8009e56:	bf08      	it	eq
 8009e58:	1aad      	subeq	r5, r5, r2
 8009e5a:	68a3      	ldr	r3, [r4, #8]
 8009e5c:	6922      	ldr	r2, [r4, #16]
 8009e5e:	bf0c      	ite	eq
 8009e60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e64:	2500      	movne	r5, #0
 8009e66:	4293      	cmp	r3, r2
 8009e68:	bfc4      	itt	gt
 8009e6a:	1a9b      	subgt	r3, r3, r2
 8009e6c:	18ed      	addgt	r5, r5, r3
 8009e6e:	2600      	movs	r6, #0
 8009e70:	341a      	adds	r4, #26
 8009e72:	42b5      	cmp	r5, r6
 8009e74:	d11a      	bne.n	8009eac <_printf_common+0xc8>
 8009e76:	2000      	movs	r0, #0
 8009e78:	e008      	b.n	8009e8c <_printf_common+0xa8>
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	4652      	mov	r2, sl
 8009e7e:	4649      	mov	r1, r9
 8009e80:	4638      	mov	r0, r7
 8009e82:	47c0      	blx	r8
 8009e84:	3001      	adds	r0, #1
 8009e86:	d103      	bne.n	8009e90 <_printf_common+0xac>
 8009e88:	f04f 30ff 	mov.w	r0, #4294967295
 8009e8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e90:	3501      	adds	r5, #1
 8009e92:	e7c6      	b.n	8009e22 <_printf_common+0x3e>
 8009e94:	18e1      	adds	r1, r4, r3
 8009e96:	1c5a      	adds	r2, r3, #1
 8009e98:	2030      	movs	r0, #48	; 0x30
 8009e9a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009e9e:	4422      	add	r2, r4
 8009ea0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ea4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009ea8:	3302      	adds	r3, #2
 8009eaa:	e7c7      	b.n	8009e3c <_printf_common+0x58>
 8009eac:	2301      	movs	r3, #1
 8009eae:	4622      	mov	r2, r4
 8009eb0:	4649      	mov	r1, r9
 8009eb2:	4638      	mov	r0, r7
 8009eb4:	47c0      	blx	r8
 8009eb6:	3001      	adds	r0, #1
 8009eb8:	d0e6      	beq.n	8009e88 <_printf_common+0xa4>
 8009eba:	3601      	adds	r6, #1
 8009ebc:	e7d9      	b.n	8009e72 <_printf_common+0x8e>
	...

08009ec0 <_printf_i>:
 8009ec0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ec4:	7e0f      	ldrb	r7, [r1, #24]
 8009ec6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009ec8:	2f78      	cmp	r7, #120	; 0x78
 8009eca:	4691      	mov	r9, r2
 8009ecc:	4680      	mov	r8, r0
 8009ece:	460c      	mov	r4, r1
 8009ed0:	469a      	mov	sl, r3
 8009ed2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009ed6:	d807      	bhi.n	8009ee8 <_printf_i+0x28>
 8009ed8:	2f62      	cmp	r7, #98	; 0x62
 8009eda:	d80a      	bhi.n	8009ef2 <_printf_i+0x32>
 8009edc:	2f00      	cmp	r7, #0
 8009ede:	f000 80d8 	beq.w	800a092 <_printf_i+0x1d2>
 8009ee2:	2f58      	cmp	r7, #88	; 0x58
 8009ee4:	f000 80a3 	beq.w	800a02e <_printf_i+0x16e>
 8009ee8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009eec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009ef0:	e03a      	b.n	8009f68 <_printf_i+0xa8>
 8009ef2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009ef6:	2b15      	cmp	r3, #21
 8009ef8:	d8f6      	bhi.n	8009ee8 <_printf_i+0x28>
 8009efa:	a101      	add	r1, pc, #4	; (adr r1, 8009f00 <_printf_i+0x40>)
 8009efc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f00:	08009f59 	.word	0x08009f59
 8009f04:	08009f6d 	.word	0x08009f6d
 8009f08:	08009ee9 	.word	0x08009ee9
 8009f0c:	08009ee9 	.word	0x08009ee9
 8009f10:	08009ee9 	.word	0x08009ee9
 8009f14:	08009ee9 	.word	0x08009ee9
 8009f18:	08009f6d 	.word	0x08009f6d
 8009f1c:	08009ee9 	.word	0x08009ee9
 8009f20:	08009ee9 	.word	0x08009ee9
 8009f24:	08009ee9 	.word	0x08009ee9
 8009f28:	08009ee9 	.word	0x08009ee9
 8009f2c:	0800a079 	.word	0x0800a079
 8009f30:	08009f9d 	.word	0x08009f9d
 8009f34:	0800a05b 	.word	0x0800a05b
 8009f38:	08009ee9 	.word	0x08009ee9
 8009f3c:	08009ee9 	.word	0x08009ee9
 8009f40:	0800a09b 	.word	0x0800a09b
 8009f44:	08009ee9 	.word	0x08009ee9
 8009f48:	08009f9d 	.word	0x08009f9d
 8009f4c:	08009ee9 	.word	0x08009ee9
 8009f50:	08009ee9 	.word	0x08009ee9
 8009f54:	0800a063 	.word	0x0800a063
 8009f58:	682b      	ldr	r3, [r5, #0]
 8009f5a:	1d1a      	adds	r2, r3, #4
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	602a      	str	r2, [r5, #0]
 8009f60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e0a3      	b.n	800a0b4 <_printf_i+0x1f4>
 8009f6c:	6820      	ldr	r0, [r4, #0]
 8009f6e:	6829      	ldr	r1, [r5, #0]
 8009f70:	0606      	lsls	r6, r0, #24
 8009f72:	f101 0304 	add.w	r3, r1, #4
 8009f76:	d50a      	bpl.n	8009f8e <_printf_i+0xce>
 8009f78:	680e      	ldr	r6, [r1, #0]
 8009f7a:	602b      	str	r3, [r5, #0]
 8009f7c:	2e00      	cmp	r6, #0
 8009f7e:	da03      	bge.n	8009f88 <_printf_i+0xc8>
 8009f80:	232d      	movs	r3, #45	; 0x2d
 8009f82:	4276      	negs	r6, r6
 8009f84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f88:	485e      	ldr	r0, [pc, #376]	; (800a104 <_printf_i+0x244>)
 8009f8a:	230a      	movs	r3, #10
 8009f8c:	e019      	b.n	8009fc2 <_printf_i+0x102>
 8009f8e:	680e      	ldr	r6, [r1, #0]
 8009f90:	602b      	str	r3, [r5, #0]
 8009f92:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009f96:	bf18      	it	ne
 8009f98:	b236      	sxthne	r6, r6
 8009f9a:	e7ef      	b.n	8009f7c <_printf_i+0xbc>
 8009f9c:	682b      	ldr	r3, [r5, #0]
 8009f9e:	6820      	ldr	r0, [r4, #0]
 8009fa0:	1d19      	adds	r1, r3, #4
 8009fa2:	6029      	str	r1, [r5, #0]
 8009fa4:	0601      	lsls	r1, r0, #24
 8009fa6:	d501      	bpl.n	8009fac <_printf_i+0xec>
 8009fa8:	681e      	ldr	r6, [r3, #0]
 8009faa:	e002      	b.n	8009fb2 <_printf_i+0xf2>
 8009fac:	0646      	lsls	r6, r0, #25
 8009fae:	d5fb      	bpl.n	8009fa8 <_printf_i+0xe8>
 8009fb0:	881e      	ldrh	r6, [r3, #0]
 8009fb2:	4854      	ldr	r0, [pc, #336]	; (800a104 <_printf_i+0x244>)
 8009fb4:	2f6f      	cmp	r7, #111	; 0x6f
 8009fb6:	bf0c      	ite	eq
 8009fb8:	2308      	moveq	r3, #8
 8009fba:	230a      	movne	r3, #10
 8009fbc:	2100      	movs	r1, #0
 8009fbe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009fc2:	6865      	ldr	r5, [r4, #4]
 8009fc4:	60a5      	str	r5, [r4, #8]
 8009fc6:	2d00      	cmp	r5, #0
 8009fc8:	bfa2      	ittt	ge
 8009fca:	6821      	ldrge	r1, [r4, #0]
 8009fcc:	f021 0104 	bicge.w	r1, r1, #4
 8009fd0:	6021      	strge	r1, [r4, #0]
 8009fd2:	b90e      	cbnz	r6, 8009fd8 <_printf_i+0x118>
 8009fd4:	2d00      	cmp	r5, #0
 8009fd6:	d04d      	beq.n	800a074 <_printf_i+0x1b4>
 8009fd8:	4615      	mov	r5, r2
 8009fda:	fbb6 f1f3 	udiv	r1, r6, r3
 8009fde:	fb03 6711 	mls	r7, r3, r1, r6
 8009fe2:	5dc7      	ldrb	r7, [r0, r7]
 8009fe4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009fe8:	4637      	mov	r7, r6
 8009fea:	42bb      	cmp	r3, r7
 8009fec:	460e      	mov	r6, r1
 8009fee:	d9f4      	bls.n	8009fda <_printf_i+0x11a>
 8009ff0:	2b08      	cmp	r3, #8
 8009ff2:	d10b      	bne.n	800a00c <_printf_i+0x14c>
 8009ff4:	6823      	ldr	r3, [r4, #0]
 8009ff6:	07de      	lsls	r6, r3, #31
 8009ff8:	d508      	bpl.n	800a00c <_printf_i+0x14c>
 8009ffa:	6923      	ldr	r3, [r4, #16]
 8009ffc:	6861      	ldr	r1, [r4, #4]
 8009ffe:	4299      	cmp	r1, r3
 800a000:	bfde      	ittt	le
 800a002:	2330      	movle	r3, #48	; 0x30
 800a004:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a008:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a00c:	1b52      	subs	r2, r2, r5
 800a00e:	6122      	str	r2, [r4, #16]
 800a010:	f8cd a000 	str.w	sl, [sp]
 800a014:	464b      	mov	r3, r9
 800a016:	aa03      	add	r2, sp, #12
 800a018:	4621      	mov	r1, r4
 800a01a:	4640      	mov	r0, r8
 800a01c:	f7ff fee2 	bl	8009de4 <_printf_common>
 800a020:	3001      	adds	r0, #1
 800a022:	d14c      	bne.n	800a0be <_printf_i+0x1fe>
 800a024:	f04f 30ff 	mov.w	r0, #4294967295
 800a028:	b004      	add	sp, #16
 800a02a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a02e:	4835      	ldr	r0, [pc, #212]	; (800a104 <_printf_i+0x244>)
 800a030:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a034:	6829      	ldr	r1, [r5, #0]
 800a036:	6823      	ldr	r3, [r4, #0]
 800a038:	f851 6b04 	ldr.w	r6, [r1], #4
 800a03c:	6029      	str	r1, [r5, #0]
 800a03e:	061d      	lsls	r5, r3, #24
 800a040:	d514      	bpl.n	800a06c <_printf_i+0x1ac>
 800a042:	07df      	lsls	r7, r3, #31
 800a044:	bf44      	itt	mi
 800a046:	f043 0320 	orrmi.w	r3, r3, #32
 800a04a:	6023      	strmi	r3, [r4, #0]
 800a04c:	b91e      	cbnz	r6, 800a056 <_printf_i+0x196>
 800a04e:	6823      	ldr	r3, [r4, #0]
 800a050:	f023 0320 	bic.w	r3, r3, #32
 800a054:	6023      	str	r3, [r4, #0]
 800a056:	2310      	movs	r3, #16
 800a058:	e7b0      	b.n	8009fbc <_printf_i+0xfc>
 800a05a:	6823      	ldr	r3, [r4, #0]
 800a05c:	f043 0320 	orr.w	r3, r3, #32
 800a060:	6023      	str	r3, [r4, #0]
 800a062:	2378      	movs	r3, #120	; 0x78
 800a064:	4828      	ldr	r0, [pc, #160]	; (800a108 <_printf_i+0x248>)
 800a066:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a06a:	e7e3      	b.n	800a034 <_printf_i+0x174>
 800a06c:	0659      	lsls	r1, r3, #25
 800a06e:	bf48      	it	mi
 800a070:	b2b6      	uxthmi	r6, r6
 800a072:	e7e6      	b.n	800a042 <_printf_i+0x182>
 800a074:	4615      	mov	r5, r2
 800a076:	e7bb      	b.n	8009ff0 <_printf_i+0x130>
 800a078:	682b      	ldr	r3, [r5, #0]
 800a07a:	6826      	ldr	r6, [r4, #0]
 800a07c:	6961      	ldr	r1, [r4, #20]
 800a07e:	1d18      	adds	r0, r3, #4
 800a080:	6028      	str	r0, [r5, #0]
 800a082:	0635      	lsls	r5, r6, #24
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	d501      	bpl.n	800a08c <_printf_i+0x1cc>
 800a088:	6019      	str	r1, [r3, #0]
 800a08a:	e002      	b.n	800a092 <_printf_i+0x1d2>
 800a08c:	0670      	lsls	r0, r6, #25
 800a08e:	d5fb      	bpl.n	800a088 <_printf_i+0x1c8>
 800a090:	8019      	strh	r1, [r3, #0]
 800a092:	2300      	movs	r3, #0
 800a094:	6123      	str	r3, [r4, #16]
 800a096:	4615      	mov	r5, r2
 800a098:	e7ba      	b.n	800a010 <_printf_i+0x150>
 800a09a:	682b      	ldr	r3, [r5, #0]
 800a09c:	1d1a      	adds	r2, r3, #4
 800a09e:	602a      	str	r2, [r5, #0]
 800a0a0:	681d      	ldr	r5, [r3, #0]
 800a0a2:	6862      	ldr	r2, [r4, #4]
 800a0a4:	2100      	movs	r1, #0
 800a0a6:	4628      	mov	r0, r5
 800a0a8:	f7f6 f8aa 	bl	8000200 <memchr>
 800a0ac:	b108      	cbz	r0, 800a0b2 <_printf_i+0x1f2>
 800a0ae:	1b40      	subs	r0, r0, r5
 800a0b0:	6060      	str	r0, [r4, #4]
 800a0b2:	6863      	ldr	r3, [r4, #4]
 800a0b4:	6123      	str	r3, [r4, #16]
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0bc:	e7a8      	b.n	800a010 <_printf_i+0x150>
 800a0be:	6923      	ldr	r3, [r4, #16]
 800a0c0:	462a      	mov	r2, r5
 800a0c2:	4649      	mov	r1, r9
 800a0c4:	4640      	mov	r0, r8
 800a0c6:	47d0      	blx	sl
 800a0c8:	3001      	adds	r0, #1
 800a0ca:	d0ab      	beq.n	800a024 <_printf_i+0x164>
 800a0cc:	6823      	ldr	r3, [r4, #0]
 800a0ce:	079b      	lsls	r3, r3, #30
 800a0d0:	d413      	bmi.n	800a0fa <_printf_i+0x23a>
 800a0d2:	68e0      	ldr	r0, [r4, #12]
 800a0d4:	9b03      	ldr	r3, [sp, #12]
 800a0d6:	4298      	cmp	r0, r3
 800a0d8:	bfb8      	it	lt
 800a0da:	4618      	movlt	r0, r3
 800a0dc:	e7a4      	b.n	800a028 <_printf_i+0x168>
 800a0de:	2301      	movs	r3, #1
 800a0e0:	4632      	mov	r2, r6
 800a0e2:	4649      	mov	r1, r9
 800a0e4:	4640      	mov	r0, r8
 800a0e6:	47d0      	blx	sl
 800a0e8:	3001      	adds	r0, #1
 800a0ea:	d09b      	beq.n	800a024 <_printf_i+0x164>
 800a0ec:	3501      	adds	r5, #1
 800a0ee:	68e3      	ldr	r3, [r4, #12]
 800a0f0:	9903      	ldr	r1, [sp, #12]
 800a0f2:	1a5b      	subs	r3, r3, r1
 800a0f4:	42ab      	cmp	r3, r5
 800a0f6:	dcf2      	bgt.n	800a0de <_printf_i+0x21e>
 800a0f8:	e7eb      	b.n	800a0d2 <_printf_i+0x212>
 800a0fa:	2500      	movs	r5, #0
 800a0fc:	f104 0619 	add.w	r6, r4, #25
 800a100:	e7f5      	b.n	800a0ee <_printf_i+0x22e>
 800a102:	bf00      	nop
 800a104:	0800e2a2 	.word	0x0800e2a2
 800a108:	0800e2b3 	.word	0x0800e2b3

0800a10c <_scanf_float>:
 800a10c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a110:	b087      	sub	sp, #28
 800a112:	4617      	mov	r7, r2
 800a114:	9303      	str	r3, [sp, #12]
 800a116:	688b      	ldr	r3, [r1, #8]
 800a118:	1e5a      	subs	r2, r3, #1
 800a11a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a11e:	bf83      	ittte	hi
 800a120:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a124:	195b      	addhi	r3, r3, r5
 800a126:	9302      	strhi	r3, [sp, #8]
 800a128:	2300      	movls	r3, #0
 800a12a:	bf86      	itte	hi
 800a12c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a130:	608b      	strhi	r3, [r1, #8]
 800a132:	9302      	strls	r3, [sp, #8]
 800a134:	680b      	ldr	r3, [r1, #0]
 800a136:	468b      	mov	fp, r1
 800a138:	2500      	movs	r5, #0
 800a13a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800a13e:	f84b 3b1c 	str.w	r3, [fp], #28
 800a142:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a146:	4680      	mov	r8, r0
 800a148:	460c      	mov	r4, r1
 800a14a:	465e      	mov	r6, fp
 800a14c:	46aa      	mov	sl, r5
 800a14e:	46a9      	mov	r9, r5
 800a150:	9501      	str	r5, [sp, #4]
 800a152:	68a2      	ldr	r2, [r4, #8]
 800a154:	b152      	cbz	r2, 800a16c <_scanf_float+0x60>
 800a156:	683b      	ldr	r3, [r7, #0]
 800a158:	781b      	ldrb	r3, [r3, #0]
 800a15a:	2b4e      	cmp	r3, #78	; 0x4e
 800a15c:	d864      	bhi.n	800a228 <_scanf_float+0x11c>
 800a15e:	2b40      	cmp	r3, #64	; 0x40
 800a160:	d83c      	bhi.n	800a1dc <_scanf_float+0xd0>
 800a162:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800a166:	b2c8      	uxtb	r0, r1
 800a168:	280e      	cmp	r0, #14
 800a16a:	d93a      	bls.n	800a1e2 <_scanf_float+0xd6>
 800a16c:	f1b9 0f00 	cmp.w	r9, #0
 800a170:	d003      	beq.n	800a17a <_scanf_float+0x6e>
 800a172:	6823      	ldr	r3, [r4, #0]
 800a174:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a178:	6023      	str	r3, [r4, #0]
 800a17a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a17e:	f1ba 0f01 	cmp.w	sl, #1
 800a182:	f200 8113 	bhi.w	800a3ac <_scanf_float+0x2a0>
 800a186:	455e      	cmp	r6, fp
 800a188:	f200 8105 	bhi.w	800a396 <_scanf_float+0x28a>
 800a18c:	2501      	movs	r5, #1
 800a18e:	4628      	mov	r0, r5
 800a190:	b007      	add	sp, #28
 800a192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a196:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800a19a:	2a0d      	cmp	r2, #13
 800a19c:	d8e6      	bhi.n	800a16c <_scanf_float+0x60>
 800a19e:	a101      	add	r1, pc, #4	; (adr r1, 800a1a4 <_scanf_float+0x98>)
 800a1a0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a1a4:	0800a2e3 	.word	0x0800a2e3
 800a1a8:	0800a16d 	.word	0x0800a16d
 800a1ac:	0800a16d 	.word	0x0800a16d
 800a1b0:	0800a16d 	.word	0x0800a16d
 800a1b4:	0800a343 	.word	0x0800a343
 800a1b8:	0800a31b 	.word	0x0800a31b
 800a1bc:	0800a16d 	.word	0x0800a16d
 800a1c0:	0800a16d 	.word	0x0800a16d
 800a1c4:	0800a2f1 	.word	0x0800a2f1
 800a1c8:	0800a16d 	.word	0x0800a16d
 800a1cc:	0800a16d 	.word	0x0800a16d
 800a1d0:	0800a16d 	.word	0x0800a16d
 800a1d4:	0800a16d 	.word	0x0800a16d
 800a1d8:	0800a2a9 	.word	0x0800a2a9
 800a1dc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800a1e0:	e7db      	b.n	800a19a <_scanf_float+0x8e>
 800a1e2:	290e      	cmp	r1, #14
 800a1e4:	d8c2      	bhi.n	800a16c <_scanf_float+0x60>
 800a1e6:	a001      	add	r0, pc, #4	; (adr r0, 800a1ec <_scanf_float+0xe0>)
 800a1e8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a1ec:	0800a29b 	.word	0x0800a29b
 800a1f0:	0800a16d 	.word	0x0800a16d
 800a1f4:	0800a29b 	.word	0x0800a29b
 800a1f8:	0800a32f 	.word	0x0800a32f
 800a1fc:	0800a16d 	.word	0x0800a16d
 800a200:	0800a249 	.word	0x0800a249
 800a204:	0800a285 	.word	0x0800a285
 800a208:	0800a285 	.word	0x0800a285
 800a20c:	0800a285 	.word	0x0800a285
 800a210:	0800a285 	.word	0x0800a285
 800a214:	0800a285 	.word	0x0800a285
 800a218:	0800a285 	.word	0x0800a285
 800a21c:	0800a285 	.word	0x0800a285
 800a220:	0800a285 	.word	0x0800a285
 800a224:	0800a285 	.word	0x0800a285
 800a228:	2b6e      	cmp	r3, #110	; 0x6e
 800a22a:	d809      	bhi.n	800a240 <_scanf_float+0x134>
 800a22c:	2b60      	cmp	r3, #96	; 0x60
 800a22e:	d8b2      	bhi.n	800a196 <_scanf_float+0x8a>
 800a230:	2b54      	cmp	r3, #84	; 0x54
 800a232:	d077      	beq.n	800a324 <_scanf_float+0x218>
 800a234:	2b59      	cmp	r3, #89	; 0x59
 800a236:	d199      	bne.n	800a16c <_scanf_float+0x60>
 800a238:	2d07      	cmp	r5, #7
 800a23a:	d197      	bne.n	800a16c <_scanf_float+0x60>
 800a23c:	2508      	movs	r5, #8
 800a23e:	e029      	b.n	800a294 <_scanf_float+0x188>
 800a240:	2b74      	cmp	r3, #116	; 0x74
 800a242:	d06f      	beq.n	800a324 <_scanf_float+0x218>
 800a244:	2b79      	cmp	r3, #121	; 0x79
 800a246:	e7f6      	b.n	800a236 <_scanf_float+0x12a>
 800a248:	6821      	ldr	r1, [r4, #0]
 800a24a:	05c8      	lsls	r0, r1, #23
 800a24c:	d51a      	bpl.n	800a284 <_scanf_float+0x178>
 800a24e:	9b02      	ldr	r3, [sp, #8]
 800a250:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800a254:	6021      	str	r1, [r4, #0]
 800a256:	f109 0901 	add.w	r9, r9, #1
 800a25a:	b11b      	cbz	r3, 800a264 <_scanf_float+0x158>
 800a25c:	3b01      	subs	r3, #1
 800a25e:	3201      	adds	r2, #1
 800a260:	9302      	str	r3, [sp, #8]
 800a262:	60a2      	str	r2, [r4, #8]
 800a264:	68a3      	ldr	r3, [r4, #8]
 800a266:	3b01      	subs	r3, #1
 800a268:	60a3      	str	r3, [r4, #8]
 800a26a:	6923      	ldr	r3, [r4, #16]
 800a26c:	3301      	adds	r3, #1
 800a26e:	6123      	str	r3, [r4, #16]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	3b01      	subs	r3, #1
 800a274:	2b00      	cmp	r3, #0
 800a276:	607b      	str	r3, [r7, #4]
 800a278:	f340 8084 	ble.w	800a384 <_scanf_float+0x278>
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	3301      	adds	r3, #1
 800a280:	603b      	str	r3, [r7, #0]
 800a282:	e766      	b.n	800a152 <_scanf_float+0x46>
 800a284:	eb1a 0f05 	cmn.w	sl, r5
 800a288:	f47f af70 	bne.w	800a16c <_scanf_float+0x60>
 800a28c:	6822      	ldr	r2, [r4, #0]
 800a28e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800a292:	6022      	str	r2, [r4, #0]
 800a294:	f806 3b01 	strb.w	r3, [r6], #1
 800a298:	e7e4      	b.n	800a264 <_scanf_float+0x158>
 800a29a:	6822      	ldr	r2, [r4, #0]
 800a29c:	0610      	lsls	r0, r2, #24
 800a29e:	f57f af65 	bpl.w	800a16c <_scanf_float+0x60>
 800a2a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a2a6:	e7f4      	b.n	800a292 <_scanf_float+0x186>
 800a2a8:	f1ba 0f00 	cmp.w	sl, #0
 800a2ac:	d10e      	bne.n	800a2cc <_scanf_float+0x1c0>
 800a2ae:	f1b9 0f00 	cmp.w	r9, #0
 800a2b2:	d10e      	bne.n	800a2d2 <_scanf_float+0x1c6>
 800a2b4:	6822      	ldr	r2, [r4, #0]
 800a2b6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a2ba:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a2be:	d108      	bne.n	800a2d2 <_scanf_float+0x1c6>
 800a2c0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a2c4:	6022      	str	r2, [r4, #0]
 800a2c6:	f04f 0a01 	mov.w	sl, #1
 800a2ca:	e7e3      	b.n	800a294 <_scanf_float+0x188>
 800a2cc:	f1ba 0f02 	cmp.w	sl, #2
 800a2d0:	d055      	beq.n	800a37e <_scanf_float+0x272>
 800a2d2:	2d01      	cmp	r5, #1
 800a2d4:	d002      	beq.n	800a2dc <_scanf_float+0x1d0>
 800a2d6:	2d04      	cmp	r5, #4
 800a2d8:	f47f af48 	bne.w	800a16c <_scanf_float+0x60>
 800a2dc:	3501      	adds	r5, #1
 800a2de:	b2ed      	uxtb	r5, r5
 800a2e0:	e7d8      	b.n	800a294 <_scanf_float+0x188>
 800a2e2:	f1ba 0f01 	cmp.w	sl, #1
 800a2e6:	f47f af41 	bne.w	800a16c <_scanf_float+0x60>
 800a2ea:	f04f 0a02 	mov.w	sl, #2
 800a2ee:	e7d1      	b.n	800a294 <_scanf_float+0x188>
 800a2f0:	b97d      	cbnz	r5, 800a312 <_scanf_float+0x206>
 800a2f2:	f1b9 0f00 	cmp.w	r9, #0
 800a2f6:	f47f af3c 	bne.w	800a172 <_scanf_float+0x66>
 800a2fa:	6822      	ldr	r2, [r4, #0]
 800a2fc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a300:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a304:	f47f af39 	bne.w	800a17a <_scanf_float+0x6e>
 800a308:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a30c:	6022      	str	r2, [r4, #0]
 800a30e:	2501      	movs	r5, #1
 800a310:	e7c0      	b.n	800a294 <_scanf_float+0x188>
 800a312:	2d03      	cmp	r5, #3
 800a314:	d0e2      	beq.n	800a2dc <_scanf_float+0x1d0>
 800a316:	2d05      	cmp	r5, #5
 800a318:	e7de      	b.n	800a2d8 <_scanf_float+0x1cc>
 800a31a:	2d02      	cmp	r5, #2
 800a31c:	f47f af26 	bne.w	800a16c <_scanf_float+0x60>
 800a320:	2503      	movs	r5, #3
 800a322:	e7b7      	b.n	800a294 <_scanf_float+0x188>
 800a324:	2d06      	cmp	r5, #6
 800a326:	f47f af21 	bne.w	800a16c <_scanf_float+0x60>
 800a32a:	2507      	movs	r5, #7
 800a32c:	e7b2      	b.n	800a294 <_scanf_float+0x188>
 800a32e:	6822      	ldr	r2, [r4, #0]
 800a330:	0591      	lsls	r1, r2, #22
 800a332:	f57f af1b 	bpl.w	800a16c <_scanf_float+0x60>
 800a336:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800a33a:	6022      	str	r2, [r4, #0]
 800a33c:	f8cd 9004 	str.w	r9, [sp, #4]
 800a340:	e7a8      	b.n	800a294 <_scanf_float+0x188>
 800a342:	6822      	ldr	r2, [r4, #0]
 800a344:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800a348:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a34c:	d006      	beq.n	800a35c <_scanf_float+0x250>
 800a34e:	0550      	lsls	r0, r2, #21
 800a350:	f57f af0c 	bpl.w	800a16c <_scanf_float+0x60>
 800a354:	f1b9 0f00 	cmp.w	r9, #0
 800a358:	f43f af0f 	beq.w	800a17a <_scanf_float+0x6e>
 800a35c:	0591      	lsls	r1, r2, #22
 800a35e:	bf58      	it	pl
 800a360:	9901      	ldrpl	r1, [sp, #4]
 800a362:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a366:	bf58      	it	pl
 800a368:	eba9 0101 	subpl.w	r1, r9, r1
 800a36c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800a370:	bf58      	it	pl
 800a372:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a376:	6022      	str	r2, [r4, #0]
 800a378:	f04f 0900 	mov.w	r9, #0
 800a37c:	e78a      	b.n	800a294 <_scanf_float+0x188>
 800a37e:	f04f 0a03 	mov.w	sl, #3
 800a382:	e787      	b.n	800a294 <_scanf_float+0x188>
 800a384:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a388:	4639      	mov	r1, r7
 800a38a:	4640      	mov	r0, r8
 800a38c:	4798      	blx	r3
 800a38e:	2800      	cmp	r0, #0
 800a390:	f43f aedf 	beq.w	800a152 <_scanf_float+0x46>
 800a394:	e6ea      	b.n	800a16c <_scanf_float+0x60>
 800a396:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a39a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a39e:	463a      	mov	r2, r7
 800a3a0:	4640      	mov	r0, r8
 800a3a2:	4798      	blx	r3
 800a3a4:	6923      	ldr	r3, [r4, #16]
 800a3a6:	3b01      	subs	r3, #1
 800a3a8:	6123      	str	r3, [r4, #16]
 800a3aa:	e6ec      	b.n	800a186 <_scanf_float+0x7a>
 800a3ac:	1e6b      	subs	r3, r5, #1
 800a3ae:	2b06      	cmp	r3, #6
 800a3b0:	d825      	bhi.n	800a3fe <_scanf_float+0x2f2>
 800a3b2:	2d02      	cmp	r5, #2
 800a3b4:	d836      	bhi.n	800a424 <_scanf_float+0x318>
 800a3b6:	455e      	cmp	r6, fp
 800a3b8:	f67f aee8 	bls.w	800a18c <_scanf_float+0x80>
 800a3bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a3c0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a3c4:	463a      	mov	r2, r7
 800a3c6:	4640      	mov	r0, r8
 800a3c8:	4798      	blx	r3
 800a3ca:	6923      	ldr	r3, [r4, #16]
 800a3cc:	3b01      	subs	r3, #1
 800a3ce:	6123      	str	r3, [r4, #16]
 800a3d0:	e7f1      	b.n	800a3b6 <_scanf_float+0x2aa>
 800a3d2:	9802      	ldr	r0, [sp, #8]
 800a3d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a3d8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800a3dc:	9002      	str	r0, [sp, #8]
 800a3de:	463a      	mov	r2, r7
 800a3e0:	4640      	mov	r0, r8
 800a3e2:	4798      	blx	r3
 800a3e4:	6923      	ldr	r3, [r4, #16]
 800a3e6:	3b01      	subs	r3, #1
 800a3e8:	6123      	str	r3, [r4, #16]
 800a3ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a3ee:	fa5f fa8a 	uxtb.w	sl, sl
 800a3f2:	f1ba 0f02 	cmp.w	sl, #2
 800a3f6:	d1ec      	bne.n	800a3d2 <_scanf_float+0x2c6>
 800a3f8:	3d03      	subs	r5, #3
 800a3fa:	b2ed      	uxtb	r5, r5
 800a3fc:	1b76      	subs	r6, r6, r5
 800a3fe:	6823      	ldr	r3, [r4, #0]
 800a400:	05da      	lsls	r2, r3, #23
 800a402:	d52f      	bpl.n	800a464 <_scanf_float+0x358>
 800a404:	055b      	lsls	r3, r3, #21
 800a406:	d510      	bpl.n	800a42a <_scanf_float+0x31e>
 800a408:	455e      	cmp	r6, fp
 800a40a:	f67f aebf 	bls.w	800a18c <_scanf_float+0x80>
 800a40e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a412:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a416:	463a      	mov	r2, r7
 800a418:	4640      	mov	r0, r8
 800a41a:	4798      	blx	r3
 800a41c:	6923      	ldr	r3, [r4, #16]
 800a41e:	3b01      	subs	r3, #1
 800a420:	6123      	str	r3, [r4, #16]
 800a422:	e7f1      	b.n	800a408 <_scanf_float+0x2fc>
 800a424:	46aa      	mov	sl, r5
 800a426:	9602      	str	r6, [sp, #8]
 800a428:	e7df      	b.n	800a3ea <_scanf_float+0x2de>
 800a42a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a42e:	6923      	ldr	r3, [r4, #16]
 800a430:	2965      	cmp	r1, #101	; 0x65
 800a432:	f103 33ff 	add.w	r3, r3, #4294967295
 800a436:	f106 35ff 	add.w	r5, r6, #4294967295
 800a43a:	6123      	str	r3, [r4, #16]
 800a43c:	d00c      	beq.n	800a458 <_scanf_float+0x34c>
 800a43e:	2945      	cmp	r1, #69	; 0x45
 800a440:	d00a      	beq.n	800a458 <_scanf_float+0x34c>
 800a442:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a446:	463a      	mov	r2, r7
 800a448:	4640      	mov	r0, r8
 800a44a:	4798      	blx	r3
 800a44c:	6923      	ldr	r3, [r4, #16]
 800a44e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a452:	3b01      	subs	r3, #1
 800a454:	1eb5      	subs	r5, r6, #2
 800a456:	6123      	str	r3, [r4, #16]
 800a458:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a45c:	463a      	mov	r2, r7
 800a45e:	4640      	mov	r0, r8
 800a460:	4798      	blx	r3
 800a462:	462e      	mov	r6, r5
 800a464:	6825      	ldr	r5, [r4, #0]
 800a466:	f015 0510 	ands.w	r5, r5, #16
 800a46a:	d159      	bne.n	800a520 <_scanf_float+0x414>
 800a46c:	7035      	strb	r5, [r6, #0]
 800a46e:	6823      	ldr	r3, [r4, #0]
 800a470:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a474:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a478:	d11b      	bne.n	800a4b2 <_scanf_float+0x3a6>
 800a47a:	9b01      	ldr	r3, [sp, #4]
 800a47c:	454b      	cmp	r3, r9
 800a47e:	eba3 0209 	sub.w	r2, r3, r9
 800a482:	d123      	bne.n	800a4cc <_scanf_float+0x3c0>
 800a484:	2200      	movs	r2, #0
 800a486:	4659      	mov	r1, fp
 800a488:	4640      	mov	r0, r8
 800a48a:	f000 ffe3 	bl	800b454 <_strtod_r>
 800a48e:	6822      	ldr	r2, [r4, #0]
 800a490:	9b03      	ldr	r3, [sp, #12]
 800a492:	f012 0f02 	tst.w	r2, #2
 800a496:	ec57 6b10 	vmov	r6, r7, d0
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	d021      	beq.n	800a4e2 <_scanf_float+0x3d6>
 800a49e:	9903      	ldr	r1, [sp, #12]
 800a4a0:	1d1a      	adds	r2, r3, #4
 800a4a2:	600a      	str	r2, [r1, #0]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	e9c3 6700 	strd	r6, r7, [r3]
 800a4aa:	68e3      	ldr	r3, [r4, #12]
 800a4ac:	3301      	adds	r3, #1
 800a4ae:	60e3      	str	r3, [r4, #12]
 800a4b0:	e66d      	b.n	800a18e <_scanf_float+0x82>
 800a4b2:	9b04      	ldr	r3, [sp, #16]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d0e5      	beq.n	800a484 <_scanf_float+0x378>
 800a4b8:	9905      	ldr	r1, [sp, #20]
 800a4ba:	230a      	movs	r3, #10
 800a4bc:	462a      	mov	r2, r5
 800a4be:	3101      	adds	r1, #1
 800a4c0:	4640      	mov	r0, r8
 800a4c2:	f001 f84f 	bl	800b564 <_strtol_r>
 800a4c6:	9b04      	ldr	r3, [sp, #16]
 800a4c8:	9e05      	ldr	r6, [sp, #20]
 800a4ca:	1ac2      	subs	r2, r0, r3
 800a4cc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a4d0:	429e      	cmp	r6, r3
 800a4d2:	bf28      	it	cs
 800a4d4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a4d8:	4912      	ldr	r1, [pc, #72]	; (800a524 <_scanf_float+0x418>)
 800a4da:	4630      	mov	r0, r6
 800a4dc:	f000 f934 	bl	800a748 <siprintf>
 800a4e0:	e7d0      	b.n	800a484 <_scanf_float+0x378>
 800a4e2:	9903      	ldr	r1, [sp, #12]
 800a4e4:	f012 0f04 	tst.w	r2, #4
 800a4e8:	f103 0204 	add.w	r2, r3, #4
 800a4ec:	600a      	str	r2, [r1, #0]
 800a4ee:	d1d9      	bne.n	800a4a4 <_scanf_float+0x398>
 800a4f0:	f8d3 8000 	ldr.w	r8, [r3]
 800a4f4:	ee10 2a10 	vmov	r2, s0
 800a4f8:	ee10 0a10 	vmov	r0, s0
 800a4fc:	463b      	mov	r3, r7
 800a4fe:	4639      	mov	r1, r7
 800a500:	f7f6 fb24 	bl	8000b4c <__aeabi_dcmpun>
 800a504:	b128      	cbz	r0, 800a512 <_scanf_float+0x406>
 800a506:	4808      	ldr	r0, [pc, #32]	; (800a528 <_scanf_float+0x41c>)
 800a508:	f000 f918 	bl	800a73c <nanf>
 800a50c:	ed88 0a00 	vstr	s0, [r8]
 800a510:	e7cb      	b.n	800a4aa <_scanf_float+0x39e>
 800a512:	4630      	mov	r0, r6
 800a514:	4639      	mov	r1, r7
 800a516:	f7f6 fb77 	bl	8000c08 <__aeabi_d2f>
 800a51a:	f8c8 0000 	str.w	r0, [r8]
 800a51e:	e7c4      	b.n	800a4aa <_scanf_float+0x39e>
 800a520:	2500      	movs	r5, #0
 800a522:	e634      	b.n	800a18e <_scanf_float+0x82>
 800a524:	0800e2c4 	.word	0x0800e2c4
 800a528:	0800e6d0 	.word	0x0800e6d0

0800a52c <iprintf>:
 800a52c:	b40f      	push	{r0, r1, r2, r3}
 800a52e:	4b0a      	ldr	r3, [pc, #40]	; (800a558 <iprintf+0x2c>)
 800a530:	b513      	push	{r0, r1, r4, lr}
 800a532:	681c      	ldr	r4, [r3, #0]
 800a534:	b124      	cbz	r4, 800a540 <iprintf+0x14>
 800a536:	69a3      	ldr	r3, [r4, #24]
 800a538:	b913      	cbnz	r3, 800a540 <iprintf+0x14>
 800a53a:	4620      	mov	r0, r4
 800a53c:	f7ff f80c 	bl	8009558 <__sinit>
 800a540:	ab05      	add	r3, sp, #20
 800a542:	9a04      	ldr	r2, [sp, #16]
 800a544:	68a1      	ldr	r1, [r4, #8]
 800a546:	9301      	str	r3, [sp, #4]
 800a548:	4620      	mov	r0, r4
 800a54a:	f003 fae9 	bl	800db20 <_vfiprintf_r>
 800a54e:	b002      	add	sp, #8
 800a550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a554:	b004      	add	sp, #16
 800a556:	4770      	bx	lr
 800a558:	20000010 	.word	0x20000010

0800a55c <_puts_r>:
 800a55c:	b570      	push	{r4, r5, r6, lr}
 800a55e:	460e      	mov	r6, r1
 800a560:	4605      	mov	r5, r0
 800a562:	b118      	cbz	r0, 800a56c <_puts_r+0x10>
 800a564:	6983      	ldr	r3, [r0, #24]
 800a566:	b90b      	cbnz	r3, 800a56c <_puts_r+0x10>
 800a568:	f7fe fff6 	bl	8009558 <__sinit>
 800a56c:	69ab      	ldr	r3, [r5, #24]
 800a56e:	68ac      	ldr	r4, [r5, #8]
 800a570:	b913      	cbnz	r3, 800a578 <_puts_r+0x1c>
 800a572:	4628      	mov	r0, r5
 800a574:	f7fe fff0 	bl	8009558 <__sinit>
 800a578:	4b2c      	ldr	r3, [pc, #176]	; (800a62c <_puts_r+0xd0>)
 800a57a:	429c      	cmp	r4, r3
 800a57c:	d120      	bne.n	800a5c0 <_puts_r+0x64>
 800a57e:	686c      	ldr	r4, [r5, #4]
 800a580:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a582:	07db      	lsls	r3, r3, #31
 800a584:	d405      	bmi.n	800a592 <_puts_r+0x36>
 800a586:	89a3      	ldrh	r3, [r4, #12]
 800a588:	0598      	lsls	r0, r3, #22
 800a58a:	d402      	bmi.n	800a592 <_puts_r+0x36>
 800a58c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a58e:	f7ff f8a6 	bl	80096de <__retarget_lock_acquire_recursive>
 800a592:	89a3      	ldrh	r3, [r4, #12]
 800a594:	0719      	lsls	r1, r3, #28
 800a596:	d51d      	bpl.n	800a5d4 <_puts_r+0x78>
 800a598:	6923      	ldr	r3, [r4, #16]
 800a59a:	b1db      	cbz	r3, 800a5d4 <_puts_r+0x78>
 800a59c:	3e01      	subs	r6, #1
 800a59e:	68a3      	ldr	r3, [r4, #8]
 800a5a0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a5a4:	3b01      	subs	r3, #1
 800a5a6:	60a3      	str	r3, [r4, #8]
 800a5a8:	bb39      	cbnz	r1, 800a5fa <_puts_r+0x9e>
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	da38      	bge.n	800a620 <_puts_r+0xc4>
 800a5ae:	4622      	mov	r2, r4
 800a5b0:	210a      	movs	r1, #10
 800a5b2:	4628      	mov	r0, r5
 800a5b4:	f000 ffd8 	bl	800b568 <__swbuf_r>
 800a5b8:	3001      	adds	r0, #1
 800a5ba:	d011      	beq.n	800a5e0 <_puts_r+0x84>
 800a5bc:	250a      	movs	r5, #10
 800a5be:	e011      	b.n	800a5e4 <_puts_r+0x88>
 800a5c0:	4b1b      	ldr	r3, [pc, #108]	; (800a630 <_puts_r+0xd4>)
 800a5c2:	429c      	cmp	r4, r3
 800a5c4:	d101      	bne.n	800a5ca <_puts_r+0x6e>
 800a5c6:	68ac      	ldr	r4, [r5, #8]
 800a5c8:	e7da      	b.n	800a580 <_puts_r+0x24>
 800a5ca:	4b1a      	ldr	r3, [pc, #104]	; (800a634 <_puts_r+0xd8>)
 800a5cc:	429c      	cmp	r4, r3
 800a5ce:	bf08      	it	eq
 800a5d0:	68ec      	ldreq	r4, [r5, #12]
 800a5d2:	e7d5      	b.n	800a580 <_puts_r+0x24>
 800a5d4:	4621      	mov	r1, r4
 800a5d6:	4628      	mov	r0, r5
 800a5d8:	f001 f82a 	bl	800b630 <__swsetup_r>
 800a5dc:	2800      	cmp	r0, #0
 800a5de:	d0dd      	beq.n	800a59c <_puts_r+0x40>
 800a5e0:	f04f 35ff 	mov.w	r5, #4294967295
 800a5e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a5e6:	07da      	lsls	r2, r3, #31
 800a5e8:	d405      	bmi.n	800a5f6 <_puts_r+0x9a>
 800a5ea:	89a3      	ldrh	r3, [r4, #12]
 800a5ec:	059b      	lsls	r3, r3, #22
 800a5ee:	d402      	bmi.n	800a5f6 <_puts_r+0x9a>
 800a5f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a5f2:	f7ff f875 	bl	80096e0 <__retarget_lock_release_recursive>
 800a5f6:	4628      	mov	r0, r5
 800a5f8:	bd70      	pop	{r4, r5, r6, pc}
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	da04      	bge.n	800a608 <_puts_r+0xac>
 800a5fe:	69a2      	ldr	r2, [r4, #24]
 800a600:	429a      	cmp	r2, r3
 800a602:	dc06      	bgt.n	800a612 <_puts_r+0xb6>
 800a604:	290a      	cmp	r1, #10
 800a606:	d004      	beq.n	800a612 <_puts_r+0xb6>
 800a608:	6823      	ldr	r3, [r4, #0]
 800a60a:	1c5a      	adds	r2, r3, #1
 800a60c:	6022      	str	r2, [r4, #0]
 800a60e:	7019      	strb	r1, [r3, #0]
 800a610:	e7c5      	b.n	800a59e <_puts_r+0x42>
 800a612:	4622      	mov	r2, r4
 800a614:	4628      	mov	r0, r5
 800a616:	f000 ffa7 	bl	800b568 <__swbuf_r>
 800a61a:	3001      	adds	r0, #1
 800a61c:	d1bf      	bne.n	800a59e <_puts_r+0x42>
 800a61e:	e7df      	b.n	800a5e0 <_puts_r+0x84>
 800a620:	6823      	ldr	r3, [r4, #0]
 800a622:	250a      	movs	r5, #10
 800a624:	1c5a      	adds	r2, r3, #1
 800a626:	6022      	str	r2, [r4, #0]
 800a628:	701d      	strb	r5, [r3, #0]
 800a62a:	e7db      	b.n	800a5e4 <_puts_r+0x88>
 800a62c:	0800e24c 	.word	0x0800e24c
 800a630:	0800e26c 	.word	0x0800e26c
 800a634:	0800e22c 	.word	0x0800e22c

0800a638 <puts>:
 800a638:	4b02      	ldr	r3, [pc, #8]	; (800a644 <puts+0xc>)
 800a63a:	4601      	mov	r1, r0
 800a63c:	6818      	ldr	r0, [r3, #0]
 800a63e:	f7ff bf8d 	b.w	800a55c <_puts_r>
 800a642:	bf00      	nop
 800a644:	20000010 	.word	0x20000010

0800a648 <cleanup_glue>:
 800a648:	b538      	push	{r3, r4, r5, lr}
 800a64a:	460c      	mov	r4, r1
 800a64c:	6809      	ldr	r1, [r1, #0]
 800a64e:	4605      	mov	r5, r0
 800a650:	b109      	cbz	r1, 800a656 <cleanup_glue+0xe>
 800a652:	f7ff fff9 	bl	800a648 <cleanup_glue>
 800a656:	4621      	mov	r1, r4
 800a658:	4628      	mov	r0, r5
 800a65a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a65e:	f003 b88d 	b.w	800d77c <_free_r>
	...

0800a664 <_reclaim_reent>:
 800a664:	4b2c      	ldr	r3, [pc, #176]	; (800a718 <_reclaim_reent+0xb4>)
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	4283      	cmp	r3, r0
 800a66a:	b570      	push	{r4, r5, r6, lr}
 800a66c:	4604      	mov	r4, r0
 800a66e:	d051      	beq.n	800a714 <_reclaim_reent+0xb0>
 800a670:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800a672:	b143      	cbz	r3, 800a686 <_reclaim_reent+0x22>
 800a674:	68db      	ldr	r3, [r3, #12]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d14a      	bne.n	800a710 <_reclaim_reent+0xac>
 800a67a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a67c:	6819      	ldr	r1, [r3, #0]
 800a67e:	b111      	cbz	r1, 800a686 <_reclaim_reent+0x22>
 800a680:	4620      	mov	r0, r4
 800a682:	f003 f87b 	bl	800d77c <_free_r>
 800a686:	6961      	ldr	r1, [r4, #20]
 800a688:	b111      	cbz	r1, 800a690 <_reclaim_reent+0x2c>
 800a68a:	4620      	mov	r0, r4
 800a68c:	f003 f876 	bl	800d77c <_free_r>
 800a690:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a692:	b111      	cbz	r1, 800a69a <_reclaim_reent+0x36>
 800a694:	4620      	mov	r0, r4
 800a696:	f003 f871 	bl	800d77c <_free_r>
 800a69a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a69c:	b111      	cbz	r1, 800a6a4 <_reclaim_reent+0x40>
 800a69e:	4620      	mov	r0, r4
 800a6a0:	f003 f86c 	bl	800d77c <_free_r>
 800a6a4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800a6a6:	b111      	cbz	r1, 800a6ae <_reclaim_reent+0x4a>
 800a6a8:	4620      	mov	r0, r4
 800a6aa:	f003 f867 	bl	800d77c <_free_r>
 800a6ae:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a6b0:	b111      	cbz	r1, 800a6b8 <_reclaim_reent+0x54>
 800a6b2:	4620      	mov	r0, r4
 800a6b4:	f003 f862 	bl	800d77c <_free_r>
 800a6b8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800a6ba:	b111      	cbz	r1, 800a6c2 <_reclaim_reent+0x5e>
 800a6bc:	4620      	mov	r0, r4
 800a6be:	f003 f85d 	bl	800d77c <_free_r>
 800a6c2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800a6c4:	b111      	cbz	r1, 800a6cc <_reclaim_reent+0x68>
 800a6c6:	4620      	mov	r0, r4
 800a6c8:	f003 f858 	bl	800d77c <_free_r>
 800a6cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6ce:	b111      	cbz	r1, 800a6d6 <_reclaim_reent+0x72>
 800a6d0:	4620      	mov	r0, r4
 800a6d2:	f003 f853 	bl	800d77c <_free_r>
 800a6d6:	69a3      	ldr	r3, [r4, #24]
 800a6d8:	b1e3      	cbz	r3, 800a714 <_reclaim_reent+0xb0>
 800a6da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a6dc:	4620      	mov	r0, r4
 800a6de:	4798      	blx	r3
 800a6e0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a6e2:	b1b9      	cbz	r1, 800a714 <_reclaim_reent+0xb0>
 800a6e4:	4620      	mov	r0, r4
 800a6e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a6ea:	f7ff bfad 	b.w	800a648 <cleanup_glue>
 800a6ee:	5949      	ldr	r1, [r1, r5]
 800a6f0:	b941      	cbnz	r1, 800a704 <_reclaim_reent+0xa0>
 800a6f2:	3504      	adds	r5, #4
 800a6f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6f6:	2d80      	cmp	r5, #128	; 0x80
 800a6f8:	68d9      	ldr	r1, [r3, #12]
 800a6fa:	d1f8      	bne.n	800a6ee <_reclaim_reent+0x8a>
 800a6fc:	4620      	mov	r0, r4
 800a6fe:	f003 f83d 	bl	800d77c <_free_r>
 800a702:	e7ba      	b.n	800a67a <_reclaim_reent+0x16>
 800a704:	680e      	ldr	r6, [r1, #0]
 800a706:	4620      	mov	r0, r4
 800a708:	f003 f838 	bl	800d77c <_free_r>
 800a70c:	4631      	mov	r1, r6
 800a70e:	e7ef      	b.n	800a6f0 <_reclaim_reent+0x8c>
 800a710:	2500      	movs	r5, #0
 800a712:	e7ef      	b.n	800a6f4 <_reclaim_reent+0x90>
 800a714:	bd70      	pop	{r4, r5, r6, pc}
 800a716:	bf00      	nop
 800a718:	20000010 	.word	0x20000010

0800a71c <_sbrk_r>:
 800a71c:	b538      	push	{r3, r4, r5, lr}
 800a71e:	4d06      	ldr	r5, [pc, #24]	; (800a738 <_sbrk_r+0x1c>)
 800a720:	2300      	movs	r3, #0
 800a722:	4604      	mov	r4, r0
 800a724:	4608      	mov	r0, r1
 800a726:	602b      	str	r3, [r5, #0]
 800a728:	f7f7 fdec 	bl	8002304 <_sbrk>
 800a72c:	1c43      	adds	r3, r0, #1
 800a72e:	d102      	bne.n	800a736 <_sbrk_r+0x1a>
 800a730:	682b      	ldr	r3, [r5, #0]
 800a732:	b103      	cbz	r3, 800a736 <_sbrk_r+0x1a>
 800a734:	6023      	str	r3, [r4, #0]
 800a736:	bd38      	pop	{r3, r4, r5, pc}
 800a738:	20005170 	.word	0x20005170

0800a73c <nanf>:
 800a73c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a744 <nanf+0x8>
 800a740:	4770      	bx	lr
 800a742:	bf00      	nop
 800a744:	7fc00000 	.word	0x7fc00000

0800a748 <siprintf>:
 800a748:	b40e      	push	{r1, r2, r3}
 800a74a:	b500      	push	{lr}
 800a74c:	b09c      	sub	sp, #112	; 0x70
 800a74e:	ab1d      	add	r3, sp, #116	; 0x74
 800a750:	9002      	str	r0, [sp, #8]
 800a752:	9006      	str	r0, [sp, #24]
 800a754:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a758:	4809      	ldr	r0, [pc, #36]	; (800a780 <siprintf+0x38>)
 800a75a:	9107      	str	r1, [sp, #28]
 800a75c:	9104      	str	r1, [sp, #16]
 800a75e:	4909      	ldr	r1, [pc, #36]	; (800a784 <siprintf+0x3c>)
 800a760:	f853 2b04 	ldr.w	r2, [r3], #4
 800a764:	9105      	str	r1, [sp, #20]
 800a766:	6800      	ldr	r0, [r0, #0]
 800a768:	9301      	str	r3, [sp, #4]
 800a76a:	a902      	add	r1, sp, #8
 800a76c:	f003 f8ae 	bl	800d8cc <_svfiprintf_r>
 800a770:	9b02      	ldr	r3, [sp, #8]
 800a772:	2200      	movs	r2, #0
 800a774:	701a      	strb	r2, [r3, #0]
 800a776:	b01c      	add	sp, #112	; 0x70
 800a778:	f85d eb04 	ldr.w	lr, [sp], #4
 800a77c:	b003      	add	sp, #12
 800a77e:	4770      	bx	lr
 800a780:	20000010 	.word	0x20000010
 800a784:	ffff0208 	.word	0xffff0208

0800a788 <__sread>:
 800a788:	b510      	push	{r4, lr}
 800a78a:	460c      	mov	r4, r1
 800a78c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a790:	f003 faf6 	bl	800dd80 <_read_r>
 800a794:	2800      	cmp	r0, #0
 800a796:	bfab      	itete	ge
 800a798:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a79a:	89a3      	ldrhlt	r3, [r4, #12]
 800a79c:	181b      	addge	r3, r3, r0
 800a79e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a7a2:	bfac      	ite	ge
 800a7a4:	6563      	strge	r3, [r4, #84]	; 0x54
 800a7a6:	81a3      	strhlt	r3, [r4, #12]
 800a7a8:	bd10      	pop	{r4, pc}

0800a7aa <__swrite>:
 800a7aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7ae:	461f      	mov	r7, r3
 800a7b0:	898b      	ldrh	r3, [r1, #12]
 800a7b2:	05db      	lsls	r3, r3, #23
 800a7b4:	4605      	mov	r5, r0
 800a7b6:	460c      	mov	r4, r1
 800a7b8:	4616      	mov	r6, r2
 800a7ba:	d505      	bpl.n	800a7c8 <__swrite+0x1e>
 800a7bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7c0:	2302      	movs	r3, #2
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	f002 fa64 	bl	800cc90 <_lseek_r>
 800a7c8:	89a3      	ldrh	r3, [r4, #12]
 800a7ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a7d2:	81a3      	strh	r3, [r4, #12]
 800a7d4:	4632      	mov	r2, r6
 800a7d6:	463b      	mov	r3, r7
 800a7d8:	4628      	mov	r0, r5
 800a7da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a7de:	f000 bf15 	b.w	800b60c <_write_r>

0800a7e2 <__sseek>:
 800a7e2:	b510      	push	{r4, lr}
 800a7e4:	460c      	mov	r4, r1
 800a7e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7ea:	f002 fa51 	bl	800cc90 <_lseek_r>
 800a7ee:	1c43      	adds	r3, r0, #1
 800a7f0:	89a3      	ldrh	r3, [r4, #12]
 800a7f2:	bf15      	itete	ne
 800a7f4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a7f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a7fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a7fe:	81a3      	strheq	r3, [r4, #12]
 800a800:	bf18      	it	ne
 800a802:	81a3      	strhne	r3, [r4, #12]
 800a804:	bd10      	pop	{r4, pc}

0800a806 <__sclose>:
 800a806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a80a:	f000 bf7f 	b.w	800b70c <_close_r>

0800a80e <sulp>:
 800a80e:	b570      	push	{r4, r5, r6, lr}
 800a810:	4604      	mov	r4, r0
 800a812:	460d      	mov	r5, r1
 800a814:	ec45 4b10 	vmov	d0, r4, r5
 800a818:	4616      	mov	r6, r2
 800a81a:	f002 fe49 	bl	800d4b0 <__ulp>
 800a81e:	ec51 0b10 	vmov	r0, r1, d0
 800a822:	b17e      	cbz	r6, 800a844 <sulp+0x36>
 800a824:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a828:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	dd09      	ble.n	800a844 <sulp+0x36>
 800a830:	051b      	lsls	r3, r3, #20
 800a832:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a836:	2400      	movs	r4, #0
 800a838:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a83c:	4622      	mov	r2, r4
 800a83e:	462b      	mov	r3, r5
 800a840:	f7f5 feea 	bl	8000618 <__aeabi_dmul>
 800a844:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a848 <_strtod_l>:
 800a848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a84c:	ed2d 8b02 	vpush	{d8}
 800a850:	b09d      	sub	sp, #116	; 0x74
 800a852:	461f      	mov	r7, r3
 800a854:	2300      	movs	r3, #0
 800a856:	9318      	str	r3, [sp, #96]	; 0x60
 800a858:	4ba2      	ldr	r3, [pc, #648]	; (800aae4 <_strtod_l+0x29c>)
 800a85a:	9213      	str	r2, [sp, #76]	; 0x4c
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	9305      	str	r3, [sp, #20]
 800a860:	4604      	mov	r4, r0
 800a862:	4618      	mov	r0, r3
 800a864:	4688      	mov	r8, r1
 800a866:	f7f5 fcc3 	bl	80001f0 <strlen>
 800a86a:	f04f 0a00 	mov.w	sl, #0
 800a86e:	4605      	mov	r5, r0
 800a870:	f04f 0b00 	mov.w	fp, #0
 800a874:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a878:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a87a:	781a      	ldrb	r2, [r3, #0]
 800a87c:	2a2b      	cmp	r2, #43	; 0x2b
 800a87e:	d04e      	beq.n	800a91e <_strtod_l+0xd6>
 800a880:	d83b      	bhi.n	800a8fa <_strtod_l+0xb2>
 800a882:	2a0d      	cmp	r2, #13
 800a884:	d834      	bhi.n	800a8f0 <_strtod_l+0xa8>
 800a886:	2a08      	cmp	r2, #8
 800a888:	d834      	bhi.n	800a8f4 <_strtod_l+0xac>
 800a88a:	2a00      	cmp	r2, #0
 800a88c:	d03e      	beq.n	800a90c <_strtod_l+0xc4>
 800a88e:	2300      	movs	r3, #0
 800a890:	930a      	str	r3, [sp, #40]	; 0x28
 800a892:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800a894:	7833      	ldrb	r3, [r6, #0]
 800a896:	2b30      	cmp	r3, #48	; 0x30
 800a898:	f040 80b0 	bne.w	800a9fc <_strtod_l+0x1b4>
 800a89c:	7873      	ldrb	r3, [r6, #1]
 800a89e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a8a2:	2b58      	cmp	r3, #88	; 0x58
 800a8a4:	d168      	bne.n	800a978 <_strtod_l+0x130>
 800a8a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8a8:	9301      	str	r3, [sp, #4]
 800a8aa:	ab18      	add	r3, sp, #96	; 0x60
 800a8ac:	9702      	str	r7, [sp, #8]
 800a8ae:	9300      	str	r3, [sp, #0]
 800a8b0:	4a8d      	ldr	r2, [pc, #564]	; (800aae8 <_strtod_l+0x2a0>)
 800a8b2:	ab19      	add	r3, sp, #100	; 0x64
 800a8b4:	a917      	add	r1, sp, #92	; 0x5c
 800a8b6:	4620      	mov	r0, r4
 800a8b8:	f001 fede 	bl	800c678 <__gethex>
 800a8bc:	f010 0707 	ands.w	r7, r0, #7
 800a8c0:	4605      	mov	r5, r0
 800a8c2:	d005      	beq.n	800a8d0 <_strtod_l+0x88>
 800a8c4:	2f06      	cmp	r7, #6
 800a8c6:	d12c      	bne.n	800a922 <_strtod_l+0xda>
 800a8c8:	3601      	adds	r6, #1
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	9617      	str	r6, [sp, #92]	; 0x5c
 800a8ce:	930a      	str	r3, [sp, #40]	; 0x28
 800a8d0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	f040 8590 	bne.w	800b3f8 <_strtod_l+0xbb0>
 800a8d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8da:	b1eb      	cbz	r3, 800a918 <_strtod_l+0xd0>
 800a8dc:	4652      	mov	r2, sl
 800a8de:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a8e2:	ec43 2b10 	vmov	d0, r2, r3
 800a8e6:	b01d      	add	sp, #116	; 0x74
 800a8e8:	ecbd 8b02 	vpop	{d8}
 800a8ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8f0:	2a20      	cmp	r2, #32
 800a8f2:	d1cc      	bne.n	800a88e <_strtod_l+0x46>
 800a8f4:	3301      	adds	r3, #1
 800a8f6:	9317      	str	r3, [sp, #92]	; 0x5c
 800a8f8:	e7be      	b.n	800a878 <_strtod_l+0x30>
 800a8fa:	2a2d      	cmp	r2, #45	; 0x2d
 800a8fc:	d1c7      	bne.n	800a88e <_strtod_l+0x46>
 800a8fe:	2201      	movs	r2, #1
 800a900:	920a      	str	r2, [sp, #40]	; 0x28
 800a902:	1c5a      	adds	r2, r3, #1
 800a904:	9217      	str	r2, [sp, #92]	; 0x5c
 800a906:	785b      	ldrb	r3, [r3, #1]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d1c2      	bne.n	800a892 <_strtod_l+0x4a>
 800a90c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a90e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a912:	2b00      	cmp	r3, #0
 800a914:	f040 856e 	bne.w	800b3f4 <_strtod_l+0xbac>
 800a918:	4652      	mov	r2, sl
 800a91a:	465b      	mov	r3, fp
 800a91c:	e7e1      	b.n	800a8e2 <_strtod_l+0x9a>
 800a91e:	2200      	movs	r2, #0
 800a920:	e7ee      	b.n	800a900 <_strtod_l+0xb8>
 800a922:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a924:	b13a      	cbz	r2, 800a936 <_strtod_l+0xee>
 800a926:	2135      	movs	r1, #53	; 0x35
 800a928:	a81a      	add	r0, sp, #104	; 0x68
 800a92a:	f002 fecc 	bl	800d6c6 <__copybits>
 800a92e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a930:	4620      	mov	r0, r4
 800a932:	f002 fa8b 	bl	800ce4c <_Bfree>
 800a936:	3f01      	subs	r7, #1
 800a938:	2f04      	cmp	r7, #4
 800a93a:	d806      	bhi.n	800a94a <_strtod_l+0x102>
 800a93c:	e8df f007 	tbb	[pc, r7]
 800a940:	1714030a 	.word	0x1714030a
 800a944:	0a          	.byte	0x0a
 800a945:	00          	.byte	0x00
 800a946:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800a94a:	0728      	lsls	r0, r5, #28
 800a94c:	d5c0      	bpl.n	800a8d0 <_strtod_l+0x88>
 800a94e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a952:	e7bd      	b.n	800a8d0 <_strtod_l+0x88>
 800a954:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800a958:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a95a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a95e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a962:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a966:	e7f0      	b.n	800a94a <_strtod_l+0x102>
 800a968:	f8df b180 	ldr.w	fp, [pc, #384]	; 800aaec <_strtod_l+0x2a4>
 800a96c:	e7ed      	b.n	800a94a <_strtod_l+0x102>
 800a96e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a972:	f04f 3aff 	mov.w	sl, #4294967295
 800a976:	e7e8      	b.n	800a94a <_strtod_l+0x102>
 800a978:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a97a:	1c5a      	adds	r2, r3, #1
 800a97c:	9217      	str	r2, [sp, #92]	; 0x5c
 800a97e:	785b      	ldrb	r3, [r3, #1]
 800a980:	2b30      	cmp	r3, #48	; 0x30
 800a982:	d0f9      	beq.n	800a978 <_strtod_l+0x130>
 800a984:	2b00      	cmp	r3, #0
 800a986:	d0a3      	beq.n	800a8d0 <_strtod_l+0x88>
 800a988:	2301      	movs	r3, #1
 800a98a:	f04f 0900 	mov.w	r9, #0
 800a98e:	9304      	str	r3, [sp, #16]
 800a990:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a992:	9308      	str	r3, [sp, #32]
 800a994:	f8cd 901c 	str.w	r9, [sp, #28]
 800a998:	464f      	mov	r7, r9
 800a99a:	220a      	movs	r2, #10
 800a99c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a99e:	7806      	ldrb	r6, [r0, #0]
 800a9a0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a9a4:	b2d9      	uxtb	r1, r3
 800a9a6:	2909      	cmp	r1, #9
 800a9a8:	d92a      	bls.n	800aa00 <_strtod_l+0x1b8>
 800a9aa:	9905      	ldr	r1, [sp, #20]
 800a9ac:	462a      	mov	r2, r5
 800a9ae:	f003 fa03 	bl	800ddb8 <strncmp>
 800a9b2:	b398      	cbz	r0, 800aa1c <_strtod_l+0x1d4>
 800a9b4:	2000      	movs	r0, #0
 800a9b6:	4632      	mov	r2, r6
 800a9b8:	463d      	mov	r5, r7
 800a9ba:	9005      	str	r0, [sp, #20]
 800a9bc:	4603      	mov	r3, r0
 800a9be:	2a65      	cmp	r2, #101	; 0x65
 800a9c0:	d001      	beq.n	800a9c6 <_strtod_l+0x17e>
 800a9c2:	2a45      	cmp	r2, #69	; 0x45
 800a9c4:	d118      	bne.n	800a9f8 <_strtod_l+0x1b0>
 800a9c6:	b91d      	cbnz	r5, 800a9d0 <_strtod_l+0x188>
 800a9c8:	9a04      	ldr	r2, [sp, #16]
 800a9ca:	4302      	orrs	r2, r0
 800a9cc:	d09e      	beq.n	800a90c <_strtod_l+0xc4>
 800a9ce:	2500      	movs	r5, #0
 800a9d0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800a9d4:	f108 0201 	add.w	r2, r8, #1
 800a9d8:	9217      	str	r2, [sp, #92]	; 0x5c
 800a9da:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a9de:	2a2b      	cmp	r2, #43	; 0x2b
 800a9e0:	d075      	beq.n	800aace <_strtod_l+0x286>
 800a9e2:	2a2d      	cmp	r2, #45	; 0x2d
 800a9e4:	d07b      	beq.n	800aade <_strtod_l+0x296>
 800a9e6:	f04f 0c00 	mov.w	ip, #0
 800a9ea:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a9ee:	2909      	cmp	r1, #9
 800a9f0:	f240 8082 	bls.w	800aaf8 <_strtod_l+0x2b0>
 800a9f4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a9f8:	2600      	movs	r6, #0
 800a9fa:	e09d      	b.n	800ab38 <_strtod_l+0x2f0>
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	e7c4      	b.n	800a98a <_strtod_l+0x142>
 800aa00:	2f08      	cmp	r7, #8
 800aa02:	bfd8      	it	le
 800aa04:	9907      	ldrle	r1, [sp, #28]
 800aa06:	f100 0001 	add.w	r0, r0, #1
 800aa0a:	bfda      	itte	le
 800aa0c:	fb02 3301 	mlale	r3, r2, r1, r3
 800aa10:	9307      	strle	r3, [sp, #28]
 800aa12:	fb02 3909 	mlagt	r9, r2, r9, r3
 800aa16:	3701      	adds	r7, #1
 800aa18:	9017      	str	r0, [sp, #92]	; 0x5c
 800aa1a:	e7bf      	b.n	800a99c <_strtod_l+0x154>
 800aa1c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aa1e:	195a      	adds	r2, r3, r5
 800aa20:	9217      	str	r2, [sp, #92]	; 0x5c
 800aa22:	5d5a      	ldrb	r2, [r3, r5]
 800aa24:	2f00      	cmp	r7, #0
 800aa26:	d037      	beq.n	800aa98 <_strtod_l+0x250>
 800aa28:	9005      	str	r0, [sp, #20]
 800aa2a:	463d      	mov	r5, r7
 800aa2c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800aa30:	2b09      	cmp	r3, #9
 800aa32:	d912      	bls.n	800aa5a <_strtod_l+0x212>
 800aa34:	2301      	movs	r3, #1
 800aa36:	e7c2      	b.n	800a9be <_strtod_l+0x176>
 800aa38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aa3a:	1c5a      	adds	r2, r3, #1
 800aa3c:	9217      	str	r2, [sp, #92]	; 0x5c
 800aa3e:	785a      	ldrb	r2, [r3, #1]
 800aa40:	3001      	adds	r0, #1
 800aa42:	2a30      	cmp	r2, #48	; 0x30
 800aa44:	d0f8      	beq.n	800aa38 <_strtod_l+0x1f0>
 800aa46:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800aa4a:	2b08      	cmp	r3, #8
 800aa4c:	f200 84d9 	bhi.w	800b402 <_strtod_l+0xbba>
 800aa50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aa52:	9005      	str	r0, [sp, #20]
 800aa54:	2000      	movs	r0, #0
 800aa56:	9308      	str	r3, [sp, #32]
 800aa58:	4605      	mov	r5, r0
 800aa5a:	3a30      	subs	r2, #48	; 0x30
 800aa5c:	f100 0301 	add.w	r3, r0, #1
 800aa60:	d014      	beq.n	800aa8c <_strtod_l+0x244>
 800aa62:	9905      	ldr	r1, [sp, #20]
 800aa64:	4419      	add	r1, r3
 800aa66:	9105      	str	r1, [sp, #20]
 800aa68:	462b      	mov	r3, r5
 800aa6a:	eb00 0e05 	add.w	lr, r0, r5
 800aa6e:	210a      	movs	r1, #10
 800aa70:	4573      	cmp	r3, lr
 800aa72:	d113      	bne.n	800aa9c <_strtod_l+0x254>
 800aa74:	182b      	adds	r3, r5, r0
 800aa76:	2b08      	cmp	r3, #8
 800aa78:	f105 0501 	add.w	r5, r5, #1
 800aa7c:	4405      	add	r5, r0
 800aa7e:	dc1c      	bgt.n	800aaba <_strtod_l+0x272>
 800aa80:	9907      	ldr	r1, [sp, #28]
 800aa82:	230a      	movs	r3, #10
 800aa84:	fb03 2301 	mla	r3, r3, r1, r2
 800aa88:	9307      	str	r3, [sp, #28]
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800aa8e:	1c51      	adds	r1, r2, #1
 800aa90:	9117      	str	r1, [sp, #92]	; 0x5c
 800aa92:	7852      	ldrb	r2, [r2, #1]
 800aa94:	4618      	mov	r0, r3
 800aa96:	e7c9      	b.n	800aa2c <_strtod_l+0x1e4>
 800aa98:	4638      	mov	r0, r7
 800aa9a:	e7d2      	b.n	800aa42 <_strtod_l+0x1fa>
 800aa9c:	2b08      	cmp	r3, #8
 800aa9e:	dc04      	bgt.n	800aaaa <_strtod_l+0x262>
 800aaa0:	9e07      	ldr	r6, [sp, #28]
 800aaa2:	434e      	muls	r6, r1
 800aaa4:	9607      	str	r6, [sp, #28]
 800aaa6:	3301      	adds	r3, #1
 800aaa8:	e7e2      	b.n	800aa70 <_strtod_l+0x228>
 800aaaa:	f103 0c01 	add.w	ip, r3, #1
 800aaae:	f1bc 0f10 	cmp.w	ip, #16
 800aab2:	bfd8      	it	le
 800aab4:	fb01 f909 	mulle.w	r9, r1, r9
 800aab8:	e7f5      	b.n	800aaa6 <_strtod_l+0x25e>
 800aaba:	2d10      	cmp	r5, #16
 800aabc:	bfdc      	itt	le
 800aabe:	230a      	movle	r3, #10
 800aac0:	fb03 2909 	mlale	r9, r3, r9, r2
 800aac4:	e7e1      	b.n	800aa8a <_strtod_l+0x242>
 800aac6:	2300      	movs	r3, #0
 800aac8:	9305      	str	r3, [sp, #20]
 800aaca:	2301      	movs	r3, #1
 800aacc:	e77c      	b.n	800a9c8 <_strtod_l+0x180>
 800aace:	f04f 0c00 	mov.w	ip, #0
 800aad2:	f108 0202 	add.w	r2, r8, #2
 800aad6:	9217      	str	r2, [sp, #92]	; 0x5c
 800aad8:	f898 2002 	ldrb.w	r2, [r8, #2]
 800aadc:	e785      	b.n	800a9ea <_strtod_l+0x1a2>
 800aade:	f04f 0c01 	mov.w	ip, #1
 800aae2:	e7f6      	b.n	800aad2 <_strtod_l+0x28a>
 800aae4:	0800e518 	.word	0x0800e518
 800aae8:	0800e2cc 	.word	0x0800e2cc
 800aaec:	7ff00000 	.word	0x7ff00000
 800aaf0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800aaf2:	1c51      	adds	r1, r2, #1
 800aaf4:	9117      	str	r1, [sp, #92]	; 0x5c
 800aaf6:	7852      	ldrb	r2, [r2, #1]
 800aaf8:	2a30      	cmp	r2, #48	; 0x30
 800aafa:	d0f9      	beq.n	800aaf0 <_strtod_l+0x2a8>
 800aafc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ab00:	2908      	cmp	r1, #8
 800ab02:	f63f af79 	bhi.w	800a9f8 <_strtod_l+0x1b0>
 800ab06:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800ab0a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ab0c:	9206      	str	r2, [sp, #24]
 800ab0e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ab10:	1c51      	adds	r1, r2, #1
 800ab12:	9117      	str	r1, [sp, #92]	; 0x5c
 800ab14:	7852      	ldrb	r2, [r2, #1]
 800ab16:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800ab1a:	2e09      	cmp	r6, #9
 800ab1c:	d937      	bls.n	800ab8e <_strtod_l+0x346>
 800ab1e:	9e06      	ldr	r6, [sp, #24]
 800ab20:	1b89      	subs	r1, r1, r6
 800ab22:	2908      	cmp	r1, #8
 800ab24:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ab28:	dc02      	bgt.n	800ab30 <_strtod_l+0x2e8>
 800ab2a:	4576      	cmp	r6, lr
 800ab2c:	bfa8      	it	ge
 800ab2e:	4676      	movge	r6, lr
 800ab30:	f1bc 0f00 	cmp.w	ip, #0
 800ab34:	d000      	beq.n	800ab38 <_strtod_l+0x2f0>
 800ab36:	4276      	negs	r6, r6
 800ab38:	2d00      	cmp	r5, #0
 800ab3a:	d14d      	bne.n	800abd8 <_strtod_l+0x390>
 800ab3c:	9904      	ldr	r1, [sp, #16]
 800ab3e:	4301      	orrs	r1, r0
 800ab40:	f47f aec6 	bne.w	800a8d0 <_strtod_l+0x88>
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	f47f aee1 	bne.w	800a90c <_strtod_l+0xc4>
 800ab4a:	2a69      	cmp	r2, #105	; 0x69
 800ab4c:	d027      	beq.n	800ab9e <_strtod_l+0x356>
 800ab4e:	dc24      	bgt.n	800ab9a <_strtod_l+0x352>
 800ab50:	2a49      	cmp	r2, #73	; 0x49
 800ab52:	d024      	beq.n	800ab9e <_strtod_l+0x356>
 800ab54:	2a4e      	cmp	r2, #78	; 0x4e
 800ab56:	f47f aed9 	bne.w	800a90c <_strtod_l+0xc4>
 800ab5a:	499f      	ldr	r1, [pc, #636]	; (800add8 <_strtod_l+0x590>)
 800ab5c:	a817      	add	r0, sp, #92	; 0x5c
 800ab5e:	f001 ffe3 	bl	800cb28 <__match>
 800ab62:	2800      	cmp	r0, #0
 800ab64:	f43f aed2 	beq.w	800a90c <_strtod_l+0xc4>
 800ab68:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ab6a:	781b      	ldrb	r3, [r3, #0]
 800ab6c:	2b28      	cmp	r3, #40	; 0x28
 800ab6e:	d12d      	bne.n	800abcc <_strtod_l+0x384>
 800ab70:	499a      	ldr	r1, [pc, #616]	; (800addc <_strtod_l+0x594>)
 800ab72:	aa1a      	add	r2, sp, #104	; 0x68
 800ab74:	a817      	add	r0, sp, #92	; 0x5c
 800ab76:	f001 ffeb 	bl	800cb50 <__hexnan>
 800ab7a:	2805      	cmp	r0, #5
 800ab7c:	d126      	bne.n	800abcc <_strtod_l+0x384>
 800ab7e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab80:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800ab84:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ab88:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ab8c:	e6a0      	b.n	800a8d0 <_strtod_l+0x88>
 800ab8e:	210a      	movs	r1, #10
 800ab90:	fb01 2e0e 	mla	lr, r1, lr, r2
 800ab94:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800ab98:	e7b9      	b.n	800ab0e <_strtod_l+0x2c6>
 800ab9a:	2a6e      	cmp	r2, #110	; 0x6e
 800ab9c:	e7db      	b.n	800ab56 <_strtod_l+0x30e>
 800ab9e:	4990      	ldr	r1, [pc, #576]	; (800ade0 <_strtod_l+0x598>)
 800aba0:	a817      	add	r0, sp, #92	; 0x5c
 800aba2:	f001 ffc1 	bl	800cb28 <__match>
 800aba6:	2800      	cmp	r0, #0
 800aba8:	f43f aeb0 	beq.w	800a90c <_strtod_l+0xc4>
 800abac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800abae:	498d      	ldr	r1, [pc, #564]	; (800ade4 <_strtod_l+0x59c>)
 800abb0:	3b01      	subs	r3, #1
 800abb2:	a817      	add	r0, sp, #92	; 0x5c
 800abb4:	9317      	str	r3, [sp, #92]	; 0x5c
 800abb6:	f001 ffb7 	bl	800cb28 <__match>
 800abba:	b910      	cbnz	r0, 800abc2 <_strtod_l+0x37a>
 800abbc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800abbe:	3301      	adds	r3, #1
 800abc0:	9317      	str	r3, [sp, #92]	; 0x5c
 800abc2:	f8df b230 	ldr.w	fp, [pc, #560]	; 800adf4 <_strtod_l+0x5ac>
 800abc6:	f04f 0a00 	mov.w	sl, #0
 800abca:	e681      	b.n	800a8d0 <_strtod_l+0x88>
 800abcc:	4886      	ldr	r0, [pc, #536]	; (800ade8 <_strtod_l+0x5a0>)
 800abce:	f003 f8eb 	bl	800dda8 <nan>
 800abd2:	ec5b ab10 	vmov	sl, fp, d0
 800abd6:	e67b      	b.n	800a8d0 <_strtod_l+0x88>
 800abd8:	9b05      	ldr	r3, [sp, #20]
 800abda:	9807      	ldr	r0, [sp, #28]
 800abdc:	1af3      	subs	r3, r6, r3
 800abde:	2f00      	cmp	r7, #0
 800abe0:	bf08      	it	eq
 800abe2:	462f      	moveq	r7, r5
 800abe4:	2d10      	cmp	r5, #16
 800abe6:	9306      	str	r3, [sp, #24]
 800abe8:	46a8      	mov	r8, r5
 800abea:	bfa8      	it	ge
 800abec:	f04f 0810 	movge.w	r8, #16
 800abf0:	f7f5 fc98 	bl	8000524 <__aeabi_ui2d>
 800abf4:	2d09      	cmp	r5, #9
 800abf6:	4682      	mov	sl, r0
 800abf8:	468b      	mov	fp, r1
 800abfa:	dd13      	ble.n	800ac24 <_strtod_l+0x3dc>
 800abfc:	4b7b      	ldr	r3, [pc, #492]	; (800adec <_strtod_l+0x5a4>)
 800abfe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ac02:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ac06:	f7f5 fd07 	bl	8000618 <__aeabi_dmul>
 800ac0a:	4682      	mov	sl, r0
 800ac0c:	4648      	mov	r0, r9
 800ac0e:	468b      	mov	fp, r1
 800ac10:	f7f5 fc88 	bl	8000524 <__aeabi_ui2d>
 800ac14:	4602      	mov	r2, r0
 800ac16:	460b      	mov	r3, r1
 800ac18:	4650      	mov	r0, sl
 800ac1a:	4659      	mov	r1, fp
 800ac1c:	f7f5 fb46 	bl	80002ac <__adddf3>
 800ac20:	4682      	mov	sl, r0
 800ac22:	468b      	mov	fp, r1
 800ac24:	2d0f      	cmp	r5, #15
 800ac26:	dc38      	bgt.n	800ac9a <_strtod_l+0x452>
 800ac28:	9b06      	ldr	r3, [sp, #24]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	f43f ae50 	beq.w	800a8d0 <_strtod_l+0x88>
 800ac30:	dd24      	ble.n	800ac7c <_strtod_l+0x434>
 800ac32:	2b16      	cmp	r3, #22
 800ac34:	dc0b      	bgt.n	800ac4e <_strtod_l+0x406>
 800ac36:	496d      	ldr	r1, [pc, #436]	; (800adec <_strtod_l+0x5a4>)
 800ac38:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac40:	4652      	mov	r2, sl
 800ac42:	465b      	mov	r3, fp
 800ac44:	f7f5 fce8 	bl	8000618 <__aeabi_dmul>
 800ac48:	4682      	mov	sl, r0
 800ac4a:	468b      	mov	fp, r1
 800ac4c:	e640      	b.n	800a8d0 <_strtod_l+0x88>
 800ac4e:	9a06      	ldr	r2, [sp, #24]
 800ac50:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ac54:	4293      	cmp	r3, r2
 800ac56:	db20      	blt.n	800ac9a <_strtod_l+0x452>
 800ac58:	4c64      	ldr	r4, [pc, #400]	; (800adec <_strtod_l+0x5a4>)
 800ac5a:	f1c5 050f 	rsb	r5, r5, #15
 800ac5e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ac62:	4652      	mov	r2, sl
 800ac64:	465b      	mov	r3, fp
 800ac66:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac6a:	f7f5 fcd5 	bl	8000618 <__aeabi_dmul>
 800ac6e:	9b06      	ldr	r3, [sp, #24]
 800ac70:	1b5d      	subs	r5, r3, r5
 800ac72:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ac76:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ac7a:	e7e3      	b.n	800ac44 <_strtod_l+0x3fc>
 800ac7c:	9b06      	ldr	r3, [sp, #24]
 800ac7e:	3316      	adds	r3, #22
 800ac80:	db0b      	blt.n	800ac9a <_strtod_l+0x452>
 800ac82:	9b05      	ldr	r3, [sp, #20]
 800ac84:	1b9e      	subs	r6, r3, r6
 800ac86:	4b59      	ldr	r3, [pc, #356]	; (800adec <_strtod_l+0x5a4>)
 800ac88:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ac8c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ac90:	4650      	mov	r0, sl
 800ac92:	4659      	mov	r1, fp
 800ac94:	f7f5 fdea 	bl	800086c <__aeabi_ddiv>
 800ac98:	e7d6      	b.n	800ac48 <_strtod_l+0x400>
 800ac9a:	9b06      	ldr	r3, [sp, #24]
 800ac9c:	eba5 0808 	sub.w	r8, r5, r8
 800aca0:	4498      	add	r8, r3
 800aca2:	f1b8 0f00 	cmp.w	r8, #0
 800aca6:	dd74      	ble.n	800ad92 <_strtod_l+0x54a>
 800aca8:	f018 030f 	ands.w	r3, r8, #15
 800acac:	d00a      	beq.n	800acc4 <_strtod_l+0x47c>
 800acae:	494f      	ldr	r1, [pc, #316]	; (800adec <_strtod_l+0x5a4>)
 800acb0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800acb4:	4652      	mov	r2, sl
 800acb6:	465b      	mov	r3, fp
 800acb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acbc:	f7f5 fcac 	bl	8000618 <__aeabi_dmul>
 800acc0:	4682      	mov	sl, r0
 800acc2:	468b      	mov	fp, r1
 800acc4:	f038 080f 	bics.w	r8, r8, #15
 800acc8:	d04f      	beq.n	800ad6a <_strtod_l+0x522>
 800acca:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800acce:	dd22      	ble.n	800ad16 <_strtod_l+0x4ce>
 800acd0:	2500      	movs	r5, #0
 800acd2:	462e      	mov	r6, r5
 800acd4:	9507      	str	r5, [sp, #28]
 800acd6:	9505      	str	r5, [sp, #20]
 800acd8:	2322      	movs	r3, #34	; 0x22
 800acda:	f8df b118 	ldr.w	fp, [pc, #280]	; 800adf4 <_strtod_l+0x5ac>
 800acde:	6023      	str	r3, [r4, #0]
 800ace0:	f04f 0a00 	mov.w	sl, #0
 800ace4:	9b07      	ldr	r3, [sp, #28]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	f43f adf2 	beq.w	800a8d0 <_strtod_l+0x88>
 800acec:	9918      	ldr	r1, [sp, #96]	; 0x60
 800acee:	4620      	mov	r0, r4
 800acf0:	f002 f8ac 	bl	800ce4c <_Bfree>
 800acf4:	9905      	ldr	r1, [sp, #20]
 800acf6:	4620      	mov	r0, r4
 800acf8:	f002 f8a8 	bl	800ce4c <_Bfree>
 800acfc:	4631      	mov	r1, r6
 800acfe:	4620      	mov	r0, r4
 800ad00:	f002 f8a4 	bl	800ce4c <_Bfree>
 800ad04:	9907      	ldr	r1, [sp, #28]
 800ad06:	4620      	mov	r0, r4
 800ad08:	f002 f8a0 	bl	800ce4c <_Bfree>
 800ad0c:	4629      	mov	r1, r5
 800ad0e:	4620      	mov	r0, r4
 800ad10:	f002 f89c 	bl	800ce4c <_Bfree>
 800ad14:	e5dc      	b.n	800a8d0 <_strtod_l+0x88>
 800ad16:	4b36      	ldr	r3, [pc, #216]	; (800adf0 <_strtod_l+0x5a8>)
 800ad18:	9304      	str	r3, [sp, #16]
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ad20:	4650      	mov	r0, sl
 800ad22:	4659      	mov	r1, fp
 800ad24:	4699      	mov	r9, r3
 800ad26:	f1b8 0f01 	cmp.w	r8, #1
 800ad2a:	dc21      	bgt.n	800ad70 <_strtod_l+0x528>
 800ad2c:	b10b      	cbz	r3, 800ad32 <_strtod_l+0x4ea>
 800ad2e:	4682      	mov	sl, r0
 800ad30:	468b      	mov	fp, r1
 800ad32:	4b2f      	ldr	r3, [pc, #188]	; (800adf0 <_strtod_l+0x5a8>)
 800ad34:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800ad38:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800ad3c:	4652      	mov	r2, sl
 800ad3e:	465b      	mov	r3, fp
 800ad40:	e9d9 0100 	ldrd	r0, r1, [r9]
 800ad44:	f7f5 fc68 	bl	8000618 <__aeabi_dmul>
 800ad48:	4b2a      	ldr	r3, [pc, #168]	; (800adf4 <_strtod_l+0x5ac>)
 800ad4a:	460a      	mov	r2, r1
 800ad4c:	400b      	ands	r3, r1
 800ad4e:	492a      	ldr	r1, [pc, #168]	; (800adf8 <_strtod_l+0x5b0>)
 800ad50:	428b      	cmp	r3, r1
 800ad52:	4682      	mov	sl, r0
 800ad54:	d8bc      	bhi.n	800acd0 <_strtod_l+0x488>
 800ad56:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ad5a:	428b      	cmp	r3, r1
 800ad5c:	bf86      	itte	hi
 800ad5e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800adfc <_strtod_l+0x5b4>
 800ad62:	f04f 3aff 	movhi.w	sl, #4294967295
 800ad66:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	9304      	str	r3, [sp, #16]
 800ad6e:	e084      	b.n	800ae7a <_strtod_l+0x632>
 800ad70:	f018 0f01 	tst.w	r8, #1
 800ad74:	d005      	beq.n	800ad82 <_strtod_l+0x53a>
 800ad76:	9b04      	ldr	r3, [sp, #16]
 800ad78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad7c:	f7f5 fc4c 	bl	8000618 <__aeabi_dmul>
 800ad80:	2301      	movs	r3, #1
 800ad82:	9a04      	ldr	r2, [sp, #16]
 800ad84:	3208      	adds	r2, #8
 800ad86:	f109 0901 	add.w	r9, r9, #1
 800ad8a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ad8e:	9204      	str	r2, [sp, #16]
 800ad90:	e7c9      	b.n	800ad26 <_strtod_l+0x4de>
 800ad92:	d0ea      	beq.n	800ad6a <_strtod_l+0x522>
 800ad94:	f1c8 0800 	rsb	r8, r8, #0
 800ad98:	f018 020f 	ands.w	r2, r8, #15
 800ad9c:	d00a      	beq.n	800adb4 <_strtod_l+0x56c>
 800ad9e:	4b13      	ldr	r3, [pc, #76]	; (800adec <_strtod_l+0x5a4>)
 800ada0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ada4:	4650      	mov	r0, sl
 800ada6:	4659      	mov	r1, fp
 800ada8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adac:	f7f5 fd5e 	bl	800086c <__aeabi_ddiv>
 800adb0:	4682      	mov	sl, r0
 800adb2:	468b      	mov	fp, r1
 800adb4:	ea5f 1828 	movs.w	r8, r8, asr #4
 800adb8:	d0d7      	beq.n	800ad6a <_strtod_l+0x522>
 800adba:	f1b8 0f1f 	cmp.w	r8, #31
 800adbe:	dd1f      	ble.n	800ae00 <_strtod_l+0x5b8>
 800adc0:	2500      	movs	r5, #0
 800adc2:	462e      	mov	r6, r5
 800adc4:	9507      	str	r5, [sp, #28]
 800adc6:	9505      	str	r5, [sp, #20]
 800adc8:	2322      	movs	r3, #34	; 0x22
 800adca:	f04f 0a00 	mov.w	sl, #0
 800adce:	f04f 0b00 	mov.w	fp, #0
 800add2:	6023      	str	r3, [r4, #0]
 800add4:	e786      	b.n	800ace4 <_strtod_l+0x49c>
 800add6:	bf00      	nop
 800add8:	0800e29d 	.word	0x0800e29d
 800addc:	0800e2e0 	.word	0x0800e2e0
 800ade0:	0800e295 	.word	0x0800e295
 800ade4:	0800e424 	.word	0x0800e424
 800ade8:	0800e6d0 	.word	0x0800e6d0
 800adec:	0800e5b0 	.word	0x0800e5b0
 800adf0:	0800e588 	.word	0x0800e588
 800adf4:	7ff00000 	.word	0x7ff00000
 800adf8:	7ca00000 	.word	0x7ca00000
 800adfc:	7fefffff 	.word	0x7fefffff
 800ae00:	f018 0310 	ands.w	r3, r8, #16
 800ae04:	bf18      	it	ne
 800ae06:	236a      	movne	r3, #106	; 0x6a
 800ae08:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800b1b8 <_strtod_l+0x970>
 800ae0c:	9304      	str	r3, [sp, #16]
 800ae0e:	4650      	mov	r0, sl
 800ae10:	4659      	mov	r1, fp
 800ae12:	2300      	movs	r3, #0
 800ae14:	f018 0f01 	tst.w	r8, #1
 800ae18:	d004      	beq.n	800ae24 <_strtod_l+0x5dc>
 800ae1a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ae1e:	f7f5 fbfb 	bl	8000618 <__aeabi_dmul>
 800ae22:	2301      	movs	r3, #1
 800ae24:	ea5f 0868 	movs.w	r8, r8, asr #1
 800ae28:	f109 0908 	add.w	r9, r9, #8
 800ae2c:	d1f2      	bne.n	800ae14 <_strtod_l+0x5cc>
 800ae2e:	b10b      	cbz	r3, 800ae34 <_strtod_l+0x5ec>
 800ae30:	4682      	mov	sl, r0
 800ae32:	468b      	mov	fp, r1
 800ae34:	9b04      	ldr	r3, [sp, #16]
 800ae36:	b1c3      	cbz	r3, 800ae6a <_strtod_l+0x622>
 800ae38:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ae3c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	4659      	mov	r1, fp
 800ae44:	dd11      	ble.n	800ae6a <_strtod_l+0x622>
 800ae46:	2b1f      	cmp	r3, #31
 800ae48:	f340 8124 	ble.w	800b094 <_strtod_l+0x84c>
 800ae4c:	2b34      	cmp	r3, #52	; 0x34
 800ae4e:	bfde      	ittt	le
 800ae50:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800ae54:	f04f 33ff 	movle.w	r3, #4294967295
 800ae58:	fa03 f202 	lslle.w	r2, r3, r2
 800ae5c:	f04f 0a00 	mov.w	sl, #0
 800ae60:	bfcc      	ite	gt
 800ae62:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ae66:	ea02 0b01 	andle.w	fp, r2, r1
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	4650      	mov	r0, sl
 800ae70:	4659      	mov	r1, fp
 800ae72:	f7f5 fe39 	bl	8000ae8 <__aeabi_dcmpeq>
 800ae76:	2800      	cmp	r0, #0
 800ae78:	d1a2      	bne.n	800adc0 <_strtod_l+0x578>
 800ae7a:	9b07      	ldr	r3, [sp, #28]
 800ae7c:	9300      	str	r3, [sp, #0]
 800ae7e:	9908      	ldr	r1, [sp, #32]
 800ae80:	462b      	mov	r3, r5
 800ae82:	463a      	mov	r2, r7
 800ae84:	4620      	mov	r0, r4
 800ae86:	f002 f849 	bl	800cf1c <__s2b>
 800ae8a:	9007      	str	r0, [sp, #28]
 800ae8c:	2800      	cmp	r0, #0
 800ae8e:	f43f af1f 	beq.w	800acd0 <_strtod_l+0x488>
 800ae92:	9b05      	ldr	r3, [sp, #20]
 800ae94:	1b9e      	subs	r6, r3, r6
 800ae96:	9b06      	ldr	r3, [sp, #24]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	bfb4      	ite	lt
 800ae9c:	4633      	movlt	r3, r6
 800ae9e:	2300      	movge	r3, #0
 800aea0:	930c      	str	r3, [sp, #48]	; 0x30
 800aea2:	9b06      	ldr	r3, [sp, #24]
 800aea4:	2500      	movs	r5, #0
 800aea6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800aeaa:	9312      	str	r3, [sp, #72]	; 0x48
 800aeac:	462e      	mov	r6, r5
 800aeae:	9b07      	ldr	r3, [sp, #28]
 800aeb0:	4620      	mov	r0, r4
 800aeb2:	6859      	ldr	r1, [r3, #4]
 800aeb4:	f001 ff8a 	bl	800cdcc <_Balloc>
 800aeb8:	9005      	str	r0, [sp, #20]
 800aeba:	2800      	cmp	r0, #0
 800aebc:	f43f af0c 	beq.w	800acd8 <_strtod_l+0x490>
 800aec0:	9b07      	ldr	r3, [sp, #28]
 800aec2:	691a      	ldr	r2, [r3, #16]
 800aec4:	3202      	adds	r2, #2
 800aec6:	f103 010c 	add.w	r1, r3, #12
 800aeca:	0092      	lsls	r2, r2, #2
 800aecc:	300c      	adds	r0, #12
 800aece:	f7fe fc08 	bl	80096e2 <memcpy>
 800aed2:	ec4b ab10 	vmov	d0, sl, fp
 800aed6:	aa1a      	add	r2, sp, #104	; 0x68
 800aed8:	a919      	add	r1, sp, #100	; 0x64
 800aeda:	4620      	mov	r0, r4
 800aedc:	f002 fb64 	bl	800d5a8 <__d2b>
 800aee0:	ec4b ab18 	vmov	d8, sl, fp
 800aee4:	9018      	str	r0, [sp, #96]	; 0x60
 800aee6:	2800      	cmp	r0, #0
 800aee8:	f43f aef6 	beq.w	800acd8 <_strtod_l+0x490>
 800aeec:	2101      	movs	r1, #1
 800aeee:	4620      	mov	r0, r4
 800aef0:	f002 f8ae 	bl	800d050 <__i2b>
 800aef4:	4606      	mov	r6, r0
 800aef6:	2800      	cmp	r0, #0
 800aef8:	f43f aeee 	beq.w	800acd8 <_strtod_l+0x490>
 800aefc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aefe:	9904      	ldr	r1, [sp, #16]
 800af00:	2b00      	cmp	r3, #0
 800af02:	bfab      	itete	ge
 800af04:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800af06:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800af08:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800af0a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800af0e:	bfac      	ite	ge
 800af10:	eb03 0902 	addge.w	r9, r3, r2
 800af14:	1ad7      	sublt	r7, r2, r3
 800af16:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800af18:	eba3 0801 	sub.w	r8, r3, r1
 800af1c:	4490      	add	r8, r2
 800af1e:	4ba1      	ldr	r3, [pc, #644]	; (800b1a4 <_strtod_l+0x95c>)
 800af20:	f108 38ff 	add.w	r8, r8, #4294967295
 800af24:	4598      	cmp	r8, r3
 800af26:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800af2a:	f280 80c7 	bge.w	800b0bc <_strtod_l+0x874>
 800af2e:	eba3 0308 	sub.w	r3, r3, r8
 800af32:	2b1f      	cmp	r3, #31
 800af34:	eba2 0203 	sub.w	r2, r2, r3
 800af38:	f04f 0101 	mov.w	r1, #1
 800af3c:	f300 80b1 	bgt.w	800b0a2 <_strtod_l+0x85a>
 800af40:	fa01 f303 	lsl.w	r3, r1, r3
 800af44:	930d      	str	r3, [sp, #52]	; 0x34
 800af46:	2300      	movs	r3, #0
 800af48:	9308      	str	r3, [sp, #32]
 800af4a:	eb09 0802 	add.w	r8, r9, r2
 800af4e:	9b04      	ldr	r3, [sp, #16]
 800af50:	45c1      	cmp	r9, r8
 800af52:	4417      	add	r7, r2
 800af54:	441f      	add	r7, r3
 800af56:	464b      	mov	r3, r9
 800af58:	bfa8      	it	ge
 800af5a:	4643      	movge	r3, r8
 800af5c:	42bb      	cmp	r3, r7
 800af5e:	bfa8      	it	ge
 800af60:	463b      	movge	r3, r7
 800af62:	2b00      	cmp	r3, #0
 800af64:	bfc2      	ittt	gt
 800af66:	eba8 0803 	subgt.w	r8, r8, r3
 800af6a:	1aff      	subgt	r7, r7, r3
 800af6c:	eba9 0903 	subgt.w	r9, r9, r3
 800af70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af72:	2b00      	cmp	r3, #0
 800af74:	dd17      	ble.n	800afa6 <_strtod_l+0x75e>
 800af76:	4631      	mov	r1, r6
 800af78:	461a      	mov	r2, r3
 800af7a:	4620      	mov	r0, r4
 800af7c:	f002 f928 	bl	800d1d0 <__pow5mult>
 800af80:	4606      	mov	r6, r0
 800af82:	2800      	cmp	r0, #0
 800af84:	f43f aea8 	beq.w	800acd8 <_strtod_l+0x490>
 800af88:	4601      	mov	r1, r0
 800af8a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800af8c:	4620      	mov	r0, r4
 800af8e:	f002 f875 	bl	800d07c <__multiply>
 800af92:	900b      	str	r0, [sp, #44]	; 0x2c
 800af94:	2800      	cmp	r0, #0
 800af96:	f43f ae9f 	beq.w	800acd8 <_strtod_l+0x490>
 800af9a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800af9c:	4620      	mov	r0, r4
 800af9e:	f001 ff55 	bl	800ce4c <_Bfree>
 800afa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800afa4:	9318      	str	r3, [sp, #96]	; 0x60
 800afa6:	f1b8 0f00 	cmp.w	r8, #0
 800afaa:	f300 808c 	bgt.w	800b0c6 <_strtod_l+0x87e>
 800afae:	9b06      	ldr	r3, [sp, #24]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	dd08      	ble.n	800afc6 <_strtod_l+0x77e>
 800afb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800afb6:	9905      	ldr	r1, [sp, #20]
 800afb8:	4620      	mov	r0, r4
 800afba:	f002 f909 	bl	800d1d0 <__pow5mult>
 800afbe:	9005      	str	r0, [sp, #20]
 800afc0:	2800      	cmp	r0, #0
 800afc2:	f43f ae89 	beq.w	800acd8 <_strtod_l+0x490>
 800afc6:	2f00      	cmp	r7, #0
 800afc8:	dd08      	ble.n	800afdc <_strtod_l+0x794>
 800afca:	9905      	ldr	r1, [sp, #20]
 800afcc:	463a      	mov	r2, r7
 800afce:	4620      	mov	r0, r4
 800afd0:	f002 f958 	bl	800d284 <__lshift>
 800afd4:	9005      	str	r0, [sp, #20]
 800afd6:	2800      	cmp	r0, #0
 800afd8:	f43f ae7e 	beq.w	800acd8 <_strtod_l+0x490>
 800afdc:	f1b9 0f00 	cmp.w	r9, #0
 800afe0:	dd08      	ble.n	800aff4 <_strtod_l+0x7ac>
 800afe2:	4631      	mov	r1, r6
 800afe4:	464a      	mov	r2, r9
 800afe6:	4620      	mov	r0, r4
 800afe8:	f002 f94c 	bl	800d284 <__lshift>
 800afec:	4606      	mov	r6, r0
 800afee:	2800      	cmp	r0, #0
 800aff0:	f43f ae72 	beq.w	800acd8 <_strtod_l+0x490>
 800aff4:	9a05      	ldr	r2, [sp, #20]
 800aff6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800aff8:	4620      	mov	r0, r4
 800affa:	f002 f9cf 	bl	800d39c <__mdiff>
 800affe:	4605      	mov	r5, r0
 800b000:	2800      	cmp	r0, #0
 800b002:	f43f ae69 	beq.w	800acd8 <_strtod_l+0x490>
 800b006:	68c3      	ldr	r3, [r0, #12]
 800b008:	930b      	str	r3, [sp, #44]	; 0x2c
 800b00a:	2300      	movs	r3, #0
 800b00c:	60c3      	str	r3, [r0, #12]
 800b00e:	4631      	mov	r1, r6
 800b010:	f002 f9a8 	bl	800d364 <__mcmp>
 800b014:	2800      	cmp	r0, #0
 800b016:	da60      	bge.n	800b0da <_strtod_l+0x892>
 800b018:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b01a:	ea53 030a 	orrs.w	r3, r3, sl
 800b01e:	f040 8082 	bne.w	800b126 <_strtod_l+0x8de>
 800b022:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b026:	2b00      	cmp	r3, #0
 800b028:	d17d      	bne.n	800b126 <_strtod_l+0x8de>
 800b02a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b02e:	0d1b      	lsrs	r3, r3, #20
 800b030:	051b      	lsls	r3, r3, #20
 800b032:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b036:	d976      	bls.n	800b126 <_strtod_l+0x8de>
 800b038:	696b      	ldr	r3, [r5, #20]
 800b03a:	b913      	cbnz	r3, 800b042 <_strtod_l+0x7fa>
 800b03c:	692b      	ldr	r3, [r5, #16]
 800b03e:	2b01      	cmp	r3, #1
 800b040:	dd71      	ble.n	800b126 <_strtod_l+0x8de>
 800b042:	4629      	mov	r1, r5
 800b044:	2201      	movs	r2, #1
 800b046:	4620      	mov	r0, r4
 800b048:	f002 f91c 	bl	800d284 <__lshift>
 800b04c:	4631      	mov	r1, r6
 800b04e:	4605      	mov	r5, r0
 800b050:	f002 f988 	bl	800d364 <__mcmp>
 800b054:	2800      	cmp	r0, #0
 800b056:	dd66      	ble.n	800b126 <_strtod_l+0x8de>
 800b058:	9904      	ldr	r1, [sp, #16]
 800b05a:	4a53      	ldr	r2, [pc, #332]	; (800b1a8 <_strtod_l+0x960>)
 800b05c:	465b      	mov	r3, fp
 800b05e:	2900      	cmp	r1, #0
 800b060:	f000 8081 	beq.w	800b166 <_strtod_l+0x91e>
 800b064:	ea02 010b 	and.w	r1, r2, fp
 800b068:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b06c:	dc7b      	bgt.n	800b166 <_strtod_l+0x91e>
 800b06e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b072:	f77f aea9 	ble.w	800adc8 <_strtod_l+0x580>
 800b076:	4b4d      	ldr	r3, [pc, #308]	; (800b1ac <_strtod_l+0x964>)
 800b078:	4650      	mov	r0, sl
 800b07a:	4659      	mov	r1, fp
 800b07c:	2200      	movs	r2, #0
 800b07e:	f7f5 facb 	bl	8000618 <__aeabi_dmul>
 800b082:	460b      	mov	r3, r1
 800b084:	4303      	orrs	r3, r0
 800b086:	bf08      	it	eq
 800b088:	2322      	moveq	r3, #34	; 0x22
 800b08a:	4682      	mov	sl, r0
 800b08c:	468b      	mov	fp, r1
 800b08e:	bf08      	it	eq
 800b090:	6023      	streq	r3, [r4, #0]
 800b092:	e62b      	b.n	800acec <_strtod_l+0x4a4>
 800b094:	f04f 32ff 	mov.w	r2, #4294967295
 800b098:	fa02 f303 	lsl.w	r3, r2, r3
 800b09c:	ea03 0a0a 	and.w	sl, r3, sl
 800b0a0:	e6e3      	b.n	800ae6a <_strtod_l+0x622>
 800b0a2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800b0a6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800b0aa:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800b0ae:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800b0b2:	fa01 f308 	lsl.w	r3, r1, r8
 800b0b6:	9308      	str	r3, [sp, #32]
 800b0b8:	910d      	str	r1, [sp, #52]	; 0x34
 800b0ba:	e746      	b.n	800af4a <_strtod_l+0x702>
 800b0bc:	2300      	movs	r3, #0
 800b0be:	9308      	str	r3, [sp, #32]
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	930d      	str	r3, [sp, #52]	; 0x34
 800b0c4:	e741      	b.n	800af4a <_strtod_l+0x702>
 800b0c6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b0c8:	4642      	mov	r2, r8
 800b0ca:	4620      	mov	r0, r4
 800b0cc:	f002 f8da 	bl	800d284 <__lshift>
 800b0d0:	9018      	str	r0, [sp, #96]	; 0x60
 800b0d2:	2800      	cmp	r0, #0
 800b0d4:	f47f af6b 	bne.w	800afae <_strtod_l+0x766>
 800b0d8:	e5fe      	b.n	800acd8 <_strtod_l+0x490>
 800b0da:	465f      	mov	r7, fp
 800b0dc:	d16e      	bne.n	800b1bc <_strtod_l+0x974>
 800b0de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b0e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b0e4:	b342      	cbz	r2, 800b138 <_strtod_l+0x8f0>
 800b0e6:	4a32      	ldr	r2, [pc, #200]	; (800b1b0 <_strtod_l+0x968>)
 800b0e8:	4293      	cmp	r3, r2
 800b0ea:	d128      	bne.n	800b13e <_strtod_l+0x8f6>
 800b0ec:	9b04      	ldr	r3, [sp, #16]
 800b0ee:	4651      	mov	r1, sl
 800b0f0:	b1eb      	cbz	r3, 800b12e <_strtod_l+0x8e6>
 800b0f2:	4b2d      	ldr	r3, [pc, #180]	; (800b1a8 <_strtod_l+0x960>)
 800b0f4:	403b      	ands	r3, r7
 800b0f6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b0fa:	f04f 32ff 	mov.w	r2, #4294967295
 800b0fe:	d819      	bhi.n	800b134 <_strtod_l+0x8ec>
 800b100:	0d1b      	lsrs	r3, r3, #20
 800b102:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b106:	fa02 f303 	lsl.w	r3, r2, r3
 800b10a:	4299      	cmp	r1, r3
 800b10c:	d117      	bne.n	800b13e <_strtod_l+0x8f6>
 800b10e:	4b29      	ldr	r3, [pc, #164]	; (800b1b4 <_strtod_l+0x96c>)
 800b110:	429f      	cmp	r7, r3
 800b112:	d102      	bne.n	800b11a <_strtod_l+0x8d2>
 800b114:	3101      	adds	r1, #1
 800b116:	f43f addf 	beq.w	800acd8 <_strtod_l+0x490>
 800b11a:	4b23      	ldr	r3, [pc, #140]	; (800b1a8 <_strtod_l+0x960>)
 800b11c:	403b      	ands	r3, r7
 800b11e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800b122:	f04f 0a00 	mov.w	sl, #0
 800b126:	9b04      	ldr	r3, [sp, #16]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d1a4      	bne.n	800b076 <_strtod_l+0x82e>
 800b12c:	e5de      	b.n	800acec <_strtod_l+0x4a4>
 800b12e:	f04f 33ff 	mov.w	r3, #4294967295
 800b132:	e7ea      	b.n	800b10a <_strtod_l+0x8c2>
 800b134:	4613      	mov	r3, r2
 800b136:	e7e8      	b.n	800b10a <_strtod_l+0x8c2>
 800b138:	ea53 030a 	orrs.w	r3, r3, sl
 800b13c:	d08c      	beq.n	800b058 <_strtod_l+0x810>
 800b13e:	9b08      	ldr	r3, [sp, #32]
 800b140:	b1db      	cbz	r3, 800b17a <_strtod_l+0x932>
 800b142:	423b      	tst	r3, r7
 800b144:	d0ef      	beq.n	800b126 <_strtod_l+0x8de>
 800b146:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b148:	9a04      	ldr	r2, [sp, #16]
 800b14a:	4650      	mov	r0, sl
 800b14c:	4659      	mov	r1, fp
 800b14e:	b1c3      	cbz	r3, 800b182 <_strtod_l+0x93a>
 800b150:	f7ff fb5d 	bl	800a80e <sulp>
 800b154:	4602      	mov	r2, r0
 800b156:	460b      	mov	r3, r1
 800b158:	ec51 0b18 	vmov	r0, r1, d8
 800b15c:	f7f5 f8a6 	bl	80002ac <__adddf3>
 800b160:	4682      	mov	sl, r0
 800b162:	468b      	mov	fp, r1
 800b164:	e7df      	b.n	800b126 <_strtod_l+0x8de>
 800b166:	4013      	ands	r3, r2
 800b168:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b16c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b170:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b174:	f04f 3aff 	mov.w	sl, #4294967295
 800b178:	e7d5      	b.n	800b126 <_strtod_l+0x8de>
 800b17a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b17c:	ea13 0f0a 	tst.w	r3, sl
 800b180:	e7e0      	b.n	800b144 <_strtod_l+0x8fc>
 800b182:	f7ff fb44 	bl	800a80e <sulp>
 800b186:	4602      	mov	r2, r0
 800b188:	460b      	mov	r3, r1
 800b18a:	ec51 0b18 	vmov	r0, r1, d8
 800b18e:	f7f5 f88b 	bl	80002a8 <__aeabi_dsub>
 800b192:	2200      	movs	r2, #0
 800b194:	2300      	movs	r3, #0
 800b196:	4682      	mov	sl, r0
 800b198:	468b      	mov	fp, r1
 800b19a:	f7f5 fca5 	bl	8000ae8 <__aeabi_dcmpeq>
 800b19e:	2800      	cmp	r0, #0
 800b1a0:	d0c1      	beq.n	800b126 <_strtod_l+0x8de>
 800b1a2:	e611      	b.n	800adc8 <_strtod_l+0x580>
 800b1a4:	fffffc02 	.word	0xfffffc02
 800b1a8:	7ff00000 	.word	0x7ff00000
 800b1ac:	39500000 	.word	0x39500000
 800b1b0:	000fffff 	.word	0x000fffff
 800b1b4:	7fefffff 	.word	0x7fefffff
 800b1b8:	0800e2f8 	.word	0x0800e2f8
 800b1bc:	4631      	mov	r1, r6
 800b1be:	4628      	mov	r0, r5
 800b1c0:	f002 fa4e 	bl	800d660 <__ratio>
 800b1c4:	ec59 8b10 	vmov	r8, r9, d0
 800b1c8:	ee10 0a10 	vmov	r0, s0
 800b1cc:	2200      	movs	r2, #0
 800b1ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b1d2:	4649      	mov	r1, r9
 800b1d4:	f7f5 fc9c 	bl	8000b10 <__aeabi_dcmple>
 800b1d8:	2800      	cmp	r0, #0
 800b1da:	d07a      	beq.n	800b2d2 <_strtod_l+0xa8a>
 800b1dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d04a      	beq.n	800b278 <_strtod_l+0xa30>
 800b1e2:	4b95      	ldr	r3, [pc, #596]	; (800b438 <_strtod_l+0xbf0>)
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b1ea:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800b438 <_strtod_l+0xbf0>
 800b1ee:	f04f 0800 	mov.w	r8, #0
 800b1f2:	4b92      	ldr	r3, [pc, #584]	; (800b43c <_strtod_l+0xbf4>)
 800b1f4:	403b      	ands	r3, r7
 800b1f6:	930d      	str	r3, [sp, #52]	; 0x34
 800b1f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b1fa:	4b91      	ldr	r3, [pc, #580]	; (800b440 <_strtod_l+0xbf8>)
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	f040 80b0 	bne.w	800b362 <_strtod_l+0xb1a>
 800b202:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b206:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800b20a:	ec4b ab10 	vmov	d0, sl, fp
 800b20e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b212:	f002 f94d 	bl	800d4b0 <__ulp>
 800b216:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b21a:	ec53 2b10 	vmov	r2, r3, d0
 800b21e:	f7f5 f9fb 	bl	8000618 <__aeabi_dmul>
 800b222:	4652      	mov	r2, sl
 800b224:	465b      	mov	r3, fp
 800b226:	f7f5 f841 	bl	80002ac <__adddf3>
 800b22a:	460b      	mov	r3, r1
 800b22c:	4983      	ldr	r1, [pc, #524]	; (800b43c <_strtod_l+0xbf4>)
 800b22e:	4a85      	ldr	r2, [pc, #532]	; (800b444 <_strtod_l+0xbfc>)
 800b230:	4019      	ands	r1, r3
 800b232:	4291      	cmp	r1, r2
 800b234:	4682      	mov	sl, r0
 800b236:	d960      	bls.n	800b2fa <_strtod_l+0xab2>
 800b238:	ee18 3a90 	vmov	r3, s17
 800b23c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800b240:	4293      	cmp	r3, r2
 800b242:	d104      	bne.n	800b24e <_strtod_l+0xa06>
 800b244:	ee18 3a10 	vmov	r3, s16
 800b248:	3301      	adds	r3, #1
 800b24a:	f43f ad45 	beq.w	800acd8 <_strtod_l+0x490>
 800b24e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800b450 <_strtod_l+0xc08>
 800b252:	f04f 3aff 	mov.w	sl, #4294967295
 800b256:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b258:	4620      	mov	r0, r4
 800b25a:	f001 fdf7 	bl	800ce4c <_Bfree>
 800b25e:	9905      	ldr	r1, [sp, #20]
 800b260:	4620      	mov	r0, r4
 800b262:	f001 fdf3 	bl	800ce4c <_Bfree>
 800b266:	4631      	mov	r1, r6
 800b268:	4620      	mov	r0, r4
 800b26a:	f001 fdef 	bl	800ce4c <_Bfree>
 800b26e:	4629      	mov	r1, r5
 800b270:	4620      	mov	r0, r4
 800b272:	f001 fdeb 	bl	800ce4c <_Bfree>
 800b276:	e61a      	b.n	800aeae <_strtod_l+0x666>
 800b278:	f1ba 0f00 	cmp.w	sl, #0
 800b27c:	d11b      	bne.n	800b2b6 <_strtod_l+0xa6e>
 800b27e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b282:	b9f3      	cbnz	r3, 800b2c2 <_strtod_l+0xa7a>
 800b284:	4b6c      	ldr	r3, [pc, #432]	; (800b438 <_strtod_l+0xbf0>)
 800b286:	2200      	movs	r2, #0
 800b288:	4640      	mov	r0, r8
 800b28a:	4649      	mov	r1, r9
 800b28c:	f7f5 fc36 	bl	8000afc <__aeabi_dcmplt>
 800b290:	b9d0      	cbnz	r0, 800b2c8 <_strtod_l+0xa80>
 800b292:	4640      	mov	r0, r8
 800b294:	4649      	mov	r1, r9
 800b296:	4b6c      	ldr	r3, [pc, #432]	; (800b448 <_strtod_l+0xc00>)
 800b298:	2200      	movs	r2, #0
 800b29a:	f7f5 f9bd 	bl	8000618 <__aeabi_dmul>
 800b29e:	4680      	mov	r8, r0
 800b2a0:	4689      	mov	r9, r1
 800b2a2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b2a6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800b2aa:	9315      	str	r3, [sp, #84]	; 0x54
 800b2ac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b2b0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b2b4:	e79d      	b.n	800b1f2 <_strtod_l+0x9aa>
 800b2b6:	f1ba 0f01 	cmp.w	sl, #1
 800b2ba:	d102      	bne.n	800b2c2 <_strtod_l+0xa7a>
 800b2bc:	2f00      	cmp	r7, #0
 800b2be:	f43f ad83 	beq.w	800adc8 <_strtod_l+0x580>
 800b2c2:	4b62      	ldr	r3, [pc, #392]	; (800b44c <_strtod_l+0xc04>)
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	e78e      	b.n	800b1e6 <_strtod_l+0x99e>
 800b2c8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800b448 <_strtod_l+0xc00>
 800b2cc:	f04f 0800 	mov.w	r8, #0
 800b2d0:	e7e7      	b.n	800b2a2 <_strtod_l+0xa5a>
 800b2d2:	4b5d      	ldr	r3, [pc, #372]	; (800b448 <_strtod_l+0xc00>)
 800b2d4:	4640      	mov	r0, r8
 800b2d6:	4649      	mov	r1, r9
 800b2d8:	2200      	movs	r2, #0
 800b2da:	f7f5 f99d 	bl	8000618 <__aeabi_dmul>
 800b2de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2e0:	4680      	mov	r8, r0
 800b2e2:	4689      	mov	r9, r1
 800b2e4:	b933      	cbnz	r3, 800b2f4 <_strtod_l+0xaac>
 800b2e6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b2ea:	900e      	str	r0, [sp, #56]	; 0x38
 800b2ec:	930f      	str	r3, [sp, #60]	; 0x3c
 800b2ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b2f2:	e7dd      	b.n	800b2b0 <_strtod_l+0xa68>
 800b2f4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800b2f8:	e7f9      	b.n	800b2ee <_strtod_l+0xaa6>
 800b2fa:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800b2fe:	9b04      	ldr	r3, [sp, #16]
 800b300:	2b00      	cmp	r3, #0
 800b302:	d1a8      	bne.n	800b256 <_strtod_l+0xa0e>
 800b304:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b308:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b30a:	0d1b      	lsrs	r3, r3, #20
 800b30c:	051b      	lsls	r3, r3, #20
 800b30e:	429a      	cmp	r2, r3
 800b310:	d1a1      	bne.n	800b256 <_strtod_l+0xa0e>
 800b312:	4640      	mov	r0, r8
 800b314:	4649      	mov	r1, r9
 800b316:	f7f5 fcdf 	bl	8000cd8 <__aeabi_d2lz>
 800b31a:	f7f5 f94f 	bl	80005bc <__aeabi_l2d>
 800b31e:	4602      	mov	r2, r0
 800b320:	460b      	mov	r3, r1
 800b322:	4640      	mov	r0, r8
 800b324:	4649      	mov	r1, r9
 800b326:	f7f4 ffbf 	bl	80002a8 <__aeabi_dsub>
 800b32a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b32c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b330:	ea43 030a 	orr.w	r3, r3, sl
 800b334:	4313      	orrs	r3, r2
 800b336:	4680      	mov	r8, r0
 800b338:	4689      	mov	r9, r1
 800b33a:	d055      	beq.n	800b3e8 <_strtod_l+0xba0>
 800b33c:	a336      	add	r3, pc, #216	; (adr r3, 800b418 <_strtod_l+0xbd0>)
 800b33e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b342:	f7f5 fbdb 	bl	8000afc <__aeabi_dcmplt>
 800b346:	2800      	cmp	r0, #0
 800b348:	f47f acd0 	bne.w	800acec <_strtod_l+0x4a4>
 800b34c:	a334      	add	r3, pc, #208	; (adr r3, 800b420 <_strtod_l+0xbd8>)
 800b34e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b352:	4640      	mov	r0, r8
 800b354:	4649      	mov	r1, r9
 800b356:	f7f5 fbef 	bl	8000b38 <__aeabi_dcmpgt>
 800b35a:	2800      	cmp	r0, #0
 800b35c:	f43f af7b 	beq.w	800b256 <_strtod_l+0xa0e>
 800b360:	e4c4      	b.n	800acec <_strtod_l+0x4a4>
 800b362:	9b04      	ldr	r3, [sp, #16]
 800b364:	b333      	cbz	r3, 800b3b4 <_strtod_l+0xb6c>
 800b366:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b368:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b36c:	d822      	bhi.n	800b3b4 <_strtod_l+0xb6c>
 800b36e:	a32e      	add	r3, pc, #184	; (adr r3, 800b428 <_strtod_l+0xbe0>)
 800b370:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b374:	4640      	mov	r0, r8
 800b376:	4649      	mov	r1, r9
 800b378:	f7f5 fbca 	bl	8000b10 <__aeabi_dcmple>
 800b37c:	b1a0      	cbz	r0, 800b3a8 <_strtod_l+0xb60>
 800b37e:	4649      	mov	r1, r9
 800b380:	4640      	mov	r0, r8
 800b382:	f7f5 fc21 	bl	8000bc8 <__aeabi_d2uiz>
 800b386:	2801      	cmp	r0, #1
 800b388:	bf38      	it	cc
 800b38a:	2001      	movcc	r0, #1
 800b38c:	f7f5 f8ca 	bl	8000524 <__aeabi_ui2d>
 800b390:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b392:	4680      	mov	r8, r0
 800b394:	4689      	mov	r9, r1
 800b396:	bb23      	cbnz	r3, 800b3e2 <_strtod_l+0xb9a>
 800b398:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b39c:	9010      	str	r0, [sp, #64]	; 0x40
 800b39e:	9311      	str	r3, [sp, #68]	; 0x44
 800b3a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b3a4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b3a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b3ac:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b3b0:	1a9b      	subs	r3, r3, r2
 800b3b2:	9309      	str	r3, [sp, #36]	; 0x24
 800b3b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b3b8:	eeb0 0a48 	vmov.f32	s0, s16
 800b3bc:	eef0 0a68 	vmov.f32	s1, s17
 800b3c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b3c4:	f002 f874 	bl	800d4b0 <__ulp>
 800b3c8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b3cc:	ec53 2b10 	vmov	r2, r3, d0
 800b3d0:	f7f5 f922 	bl	8000618 <__aeabi_dmul>
 800b3d4:	ec53 2b18 	vmov	r2, r3, d8
 800b3d8:	f7f4 ff68 	bl	80002ac <__adddf3>
 800b3dc:	4682      	mov	sl, r0
 800b3de:	468b      	mov	fp, r1
 800b3e0:	e78d      	b.n	800b2fe <_strtod_l+0xab6>
 800b3e2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800b3e6:	e7db      	b.n	800b3a0 <_strtod_l+0xb58>
 800b3e8:	a311      	add	r3, pc, #68	; (adr r3, 800b430 <_strtod_l+0xbe8>)
 800b3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ee:	f7f5 fb85 	bl	8000afc <__aeabi_dcmplt>
 800b3f2:	e7b2      	b.n	800b35a <_strtod_l+0xb12>
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	930a      	str	r3, [sp, #40]	; 0x28
 800b3f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b3fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b3fc:	6013      	str	r3, [r2, #0]
 800b3fe:	f7ff ba6b 	b.w	800a8d8 <_strtod_l+0x90>
 800b402:	2a65      	cmp	r2, #101	; 0x65
 800b404:	f43f ab5f 	beq.w	800aac6 <_strtod_l+0x27e>
 800b408:	2a45      	cmp	r2, #69	; 0x45
 800b40a:	f43f ab5c 	beq.w	800aac6 <_strtod_l+0x27e>
 800b40e:	2301      	movs	r3, #1
 800b410:	f7ff bb94 	b.w	800ab3c <_strtod_l+0x2f4>
 800b414:	f3af 8000 	nop.w
 800b418:	94a03595 	.word	0x94a03595
 800b41c:	3fdfffff 	.word	0x3fdfffff
 800b420:	35afe535 	.word	0x35afe535
 800b424:	3fe00000 	.word	0x3fe00000
 800b428:	ffc00000 	.word	0xffc00000
 800b42c:	41dfffff 	.word	0x41dfffff
 800b430:	94a03595 	.word	0x94a03595
 800b434:	3fcfffff 	.word	0x3fcfffff
 800b438:	3ff00000 	.word	0x3ff00000
 800b43c:	7ff00000 	.word	0x7ff00000
 800b440:	7fe00000 	.word	0x7fe00000
 800b444:	7c9fffff 	.word	0x7c9fffff
 800b448:	3fe00000 	.word	0x3fe00000
 800b44c:	bff00000 	.word	0xbff00000
 800b450:	7fefffff 	.word	0x7fefffff

0800b454 <_strtod_r>:
 800b454:	4b01      	ldr	r3, [pc, #4]	; (800b45c <_strtod_r+0x8>)
 800b456:	f7ff b9f7 	b.w	800a848 <_strtod_l>
 800b45a:	bf00      	nop
 800b45c:	20000078 	.word	0x20000078

0800b460 <_strtol_l.constprop.0>:
 800b460:	2b01      	cmp	r3, #1
 800b462:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b466:	d001      	beq.n	800b46c <_strtol_l.constprop.0+0xc>
 800b468:	2b24      	cmp	r3, #36	; 0x24
 800b46a:	d906      	bls.n	800b47a <_strtol_l.constprop.0+0x1a>
 800b46c:	f7fe f816 	bl	800949c <__errno>
 800b470:	2316      	movs	r3, #22
 800b472:	6003      	str	r3, [r0, #0]
 800b474:	2000      	movs	r0, #0
 800b476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b47a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800b560 <_strtol_l.constprop.0+0x100>
 800b47e:	460d      	mov	r5, r1
 800b480:	462e      	mov	r6, r5
 800b482:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b486:	f814 700c 	ldrb.w	r7, [r4, ip]
 800b48a:	f017 0708 	ands.w	r7, r7, #8
 800b48e:	d1f7      	bne.n	800b480 <_strtol_l.constprop.0+0x20>
 800b490:	2c2d      	cmp	r4, #45	; 0x2d
 800b492:	d132      	bne.n	800b4fa <_strtol_l.constprop.0+0x9a>
 800b494:	782c      	ldrb	r4, [r5, #0]
 800b496:	2701      	movs	r7, #1
 800b498:	1cb5      	adds	r5, r6, #2
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d05b      	beq.n	800b556 <_strtol_l.constprop.0+0xf6>
 800b49e:	2b10      	cmp	r3, #16
 800b4a0:	d109      	bne.n	800b4b6 <_strtol_l.constprop.0+0x56>
 800b4a2:	2c30      	cmp	r4, #48	; 0x30
 800b4a4:	d107      	bne.n	800b4b6 <_strtol_l.constprop.0+0x56>
 800b4a6:	782c      	ldrb	r4, [r5, #0]
 800b4a8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b4ac:	2c58      	cmp	r4, #88	; 0x58
 800b4ae:	d14d      	bne.n	800b54c <_strtol_l.constprop.0+0xec>
 800b4b0:	786c      	ldrb	r4, [r5, #1]
 800b4b2:	2310      	movs	r3, #16
 800b4b4:	3502      	adds	r5, #2
 800b4b6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800b4ba:	f108 38ff 	add.w	r8, r8, #4294967295
 800b4be:	f04f 0c00 	mov.w	ip, #0
 800b4c2:	fbb8 f9f3 	udiv	r9, r8, r3
 800b4c6:	4666      	mov	r6, ip
 800b4c8:	fb03 8a19 	mls	sl, r3, r9, r8
 800b4cc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800b4d0:	f1be 0f09 	cmp.w	lr, #9
 800b4d4:	d816      	bhi.n	800b504 <_strtol_l.constprop.0+0xa4>
 800b4d6:	4674      	mov	r4, lr
 800b4d8:	42a3      	cmp	r3, r4
 800b4da:	dd24      	ble.n	800b526 <_strtol_l.constprop.0+0xc6>
 800b4dc:	f1bc 0f00 	cmp.w	ip, #0
 800b4e0:	db1e      	blt.n	800b520 <_strtol_l.constprop.0+0xc0>
 800b4e2:	45b1      	cmp	r9, r6
 800b4e4:	d31c      	bcc.n	800b520 <_strtol_l.constprop.0+0xc0>
 800b4e6:	d101      	bne.n	800b4ec <_strtol_l.constprop.0+0x8c>
 800b4e8:	45a2      	cmp	sl, r4
 800b4ea:	db19      	blt.n	800b520 <_strtol_l.constprop.0+0xc0>
 800b4ec:	fb06 4603 	mla	r6, r6, r3, r4
 800b4f0:	f04f 0c01 	mov.w	ip, #1
 800b4f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b4f8:	e7e8      	b.n	800b4cc <_strtol_l.constprop.0+0x6c>
 800b4fa:	2c2b      	cmp	r4, #43	; 0x2b
 800b4fc:	bf04      	itt	eq
 800b4fe:	782c      	ldrbeq	r4, [r5, #0]
 800b500:	1cb5      	addeq	r5, r6, #2
 800b502:	e7ca      	b.n	800b49a <_strtol_l.constprop.0+0x3a>
 800b504:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800b508:	f1be 0f19 	cmp.w	lr, #25
 800b50c:	d801      	bhi.n	800b512 <_strtol_l.constprop.0+0xb2>
 800b50e:	3c37      	subs	r4, #55	; 0x37
 800b510:	e7e2      	b.n	800b4d8 <_strtol_l.constprop.0+0x78>
 800b512:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800b516:	f1be 0f19 	cmp.w	lr, #25
 800b51a:	d804      	bhi.n	800b526 <_strtol_l.constprop.0+0xc6>
 800b51c:	3c57      	subs	r4, #87	; 0x57
 800b51e:	e7db      	b.n	800b4d8 <_strtol_l.constprop.0+0x78>
 800b520:	f04f 3cff 	mov.w	ip, #4294967295
 800b524:	e7e6      	b.n	800b4f4 <_strtol_l.constprop.0+0x94>
 800b526:	f1bc 0f00 	cmp.w	ip, #0
 800b52a:	da05      	bge.n	800b538 <_strtol_l.constprop.0+0xd8>
 800b52c:	2322      	movs	r3, #34	; 0x22
 800b52e:	6003      	str	r3, [r0, #0]
 800b530:	4646      	mov	r6, r8
 800b532:	b942      	cbnz	r2, 800b546 <_strtol_l.constprop.0+0xe6>
 800b534:	4630      	mov	r0, r6
 800b536:	e79e      	b.n	800b476 <_strtol_l.constprop.0+0x16>
 800b538:	b107      	cbz	r7, 800b53c <_strtol_l.constprop.0+0xdc>
 800b53a:	4276      	negs	r6, r6
 800b53c:	2a00      	cmp	r2, #0
 800b53e:	d0f9      	beq.n	800b534 <_strtol_l.constprop.0+0xd4>
 800b540:	f1bc 0f00 	cmp.w	ip, #0
 800b544:	d000      	beq.n	800b548 <_strtol_l.constprop.0+0xe8>
 800b546:	1e69      	subs	r1, r5, #1
 800b548:	6011      	str	r1, [r2, #0]
 800b54a:	e7f3      	b.n	800b534 <_strtol_l.constprop.0+0xd4>
 800b54c:	2430      	movs	r4, #48	; 0x30
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d1b1      	bne.n	800b4b6 <_strtol_l.constprop.0+0x56>
 800b552:	2308      	movs	r3, #8
 800b554:	e7af      	b.n	800b4b6 <_strtol_l.constprop.0+0x56>
 800b556:	2c30      	cmp	r4, #48	; 0x30
 800b558:	d0a5      	beq.n	800b4a6 <_strtol_l.constprop.0+0x46>
 800b55a:	230a      	movs	r3, #10
 800b55c:	e7ab      	b.n	800b4b6 <_strtol_l.constprop.0+0x56>
 800b55e:	bf00      	nop
 800b560:	0800e321 	.word	0x0800e321

0800b564 <_strtol_r>:
 800b564:	f7ff bf7c 	b.w	800b460 <_strtol_l.constprop.0>

0800b568 <__swbuf_r>:
 800b568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b56a:	460e      	mov	r6, r1
 800b56c:	4614      	mov	r4, r2
 800b56e:	4605      	mov	r5, r0
 800b570:	b118      	cbz	r0, 800b57a <__swbuf_r+0x12>
 800b572:	6983      	ldr	r3, [r0, #24]
 800b574:	b90b      	cbnz	r3, 800b57a <__swbuf_r+0x12>
 800b576:	f7fd ffef 	bl	8009558 <__sinit>
 800b57a:	4b21      	ldr	r3, [pc, #132]	; (800b600 <__swbuf_r+0x98>)
 800b57c:	429c      	cmp	r4, r3
 800b57e:	d12b      	bne.n	800b5d8 <__swbuf_r+0x70>
 800b580:	686c      	ldr	r4, [r5, #4]
 800b582:	69a3      	ldr	r3, [r4, #24]
 800b584:	60a3      	str	r3, [r4, #8]
 800b586:	89a3      	ldrh	r3, [r4, #12]
 800b588:	071a      	lsls	r2, r3, #28
 800b58a:	d52f      	bpl.n	800b5ec <__swbuf_r+0x84>
 800b58c:	6923      	ldr	r3, [r4, #16]
 800b58e:	b36b      	cbz	r3, 800b5ec <__swbuf_r+0x84>
 800b590:	6923      	ldr	r3, [r4, #16]
 800b592:	6820      	ldr	r0, [r4, #0]
 800b594:	1ac0      	subs	r0, r0, r3
 800b596:	6963      	ldr	r3, [r4, #20]
 800b598:	b2f6      	uxtb	r6, r6
 800b59a:	4283      	cmp	r3, r0
 800b59c:	4637      	mov	r7, r6
 800b59e:	dc04      	bgt.n	800b5aa <__swbuf_r+0x42>
 800b5a0:	4621      	mov	r1, r4
 800b5a2:	4628      	mov	r0, r5
 800b5a4:	f000 ffc4 	bl	800c530 <_fflush_r>
 800b5a8:	bb30      	cbnz	r0, 800b5f8 <__swbuf_r+0x90>
 800b5aa:	68a3      	ldr	r3, [r4, #8]
 800b5ac:	3b01      	subs	r3, #1
 800b5ae:	60a3      	str	r3, [r4, #8]
 800b5b0:	6823      	ldr	r3, [r4, #0]
 800b5b2:	1c5a      	adds	r2, r3, #1
 800b5b4:	6022      	str	r2, [r4, #0]
 800b5b6:	701e      	strb	r6, [r3, #0]
 800b5b8:	6963      	ldr	r3, [r4, #20]
 800b5ba:	3001      	adds	r0, #1
 800b5bc:	4283      	cmp	r3, r0
 800b5be:	d004      	beq.n	800b5ca <__swbuf_r+0x62>
 800b5c0:	89a3      	ldrh	r3, [r4, #12]
 800b5c2:	07db      	lsls	r3, r3, #31
 800b5c4:	d506      	bpl.n	800b5d4 <__swbuf_r+0x6c>
 800b5c6:	2e0a      	cmp	r6, #10
 800b5c8:	d104      	bne.n	800b5d4 <__swbuf_r+0x6c>
 800b5ca:	4621      	mov	r1, r4
 800b5cc:	4628      	mov	r0, r5
 800b5ce:	f000 ffaf 	bl	800c530 <_fflush_r>
 800b5d2:	b988      	cbnz	r0, 800b5f8 <__swbuf_r+0x90>
 800b5d4:	4638      	mov	r0, r7
 800b5d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5d8:	4b0a      	ldr	r3, [pc, #40]	; (800b604 <__swbuf_r+0x9c>)
 800b5da:	429c      	cmp	r4, r3
 800b5dc:	d101      	bne.n	800b5e2 <__swbuf_r+0x7a>
 800b5de:	68ac      	ldr	r4, [r5, #8]
 800b5e0:	e7cf      	b.n	800b582 <__swbuf_r+0x1a>
 800b5e2:	4b09      	ldr	r3, [pc, #36]	; (800b608 <__swbuf_r+0xa0>)
 800b5e4:	429c      	cmp	r4, r3
 800b5e6:	bf08      	it	eq
 800b5e8:	68ec      	ldreq	r4, [r5, #12]
 800b5ea:	e7ca      	b.n	800b582 <__swbuf_r+0x1a>
 800b5ec:	4621      	mov	r1, r4
 800b5ee:	4628      	mov	r0, r5
 800b5f0:	f000 f81e 	bl	800b630 <__swsetup_r>
 800b5f4:	2800      	cmp	r0, #0
 800b5f6:	d0cb      	beq.n	800b590 <__swbuf_r+0x28>
 800b5f8:	f04f 37ff 	mov.w	r7, #4294967295
 800b5fc:	e7ea      	b.n	800b5d4 <__swbuf_r+0x6c>
 800b5fe:	bf00      	nop
 800b600:	0800e24c 	.word	0x0800e24c
 800b604:	0800e26c 	.word	0x0800e26c
 800b608:	0800e22c 	.word	0x0800e22c

0800b60c <_write_r>:
 800b60c:	b538      	push	{r3, r4, r5, lr}
 800b60e:	4d07      	ldr	r5, [pc, #28]	; (800b62c <_write_r+0x20>)
 800b610:	4604      	mov	r4, r0
 800b612:	4608      	mov	r0, r1
 800b614:	4611      	mov	r1, r2
 800b616:	2200      	movs	r2, #0
 800b618:	602a      	str	r2, [r5, #0]
 800b61a:	461a      	mov	r2, r3
 800b61c:	f7f6 fa5e 	bl	8001adc <_write>
 800b620:	1c43      	adds	r3, r0, #1
 800b622:	d102      	bne.n	800b62a <_write_r+0x1e>
 800b624:	682b      	ldr	r3, [r5, #0]
 800b626:	b103      	cbz	r3, 800b62a <_write_r+0x1e>
 800b628:	6023      	str	r3, [r4, #0]
 800b62a:	bd38      	pop	{r3, r4, r5, pc}
 800b62c:	20005170 	.word	0x20005170

0800b630 <__swsetup_r>:
 800b630:	4b32      	ldr	r3, [pc, #200]	; (800b6fc <__swsetup_r+0xcc>)
 800b632:	b570      	push	{r4, r5, r6, lr}
 800b634:	681d      	ldr	r5, [r3, #0]
 800b636:	4606      	mov	r6, r0
 800b638:	460c      	mov	r4, r1
 800b63a:	b125      	cbz	r5, 800b646 <__swsetup_r+0x16>
 800b63c:	69ab      	ldr	r3, [r5, #24]
 800b63e:	b913      	cbnz	r3, 800b646 <__swsetup_r+0x16>
 800b640:	4628      	mov	r0, r5
 800b642:	f7fd ff89 	bl	8009558 <__sinit>
 800b646:	4b2e      	ldr	r3, [pc, #184]	; (800b700 <__swsetup_r+0xd0>)
 800b648:	429c      	cmp	r4, r3
 800b64a:	d10f      	bne.n	800b66c <__swsetup_r+0x3c>
 800b64c:	686c      	ldr	r4, [r5, #4]
 800b64e:	89a3      	ldrh	r3, [r4, #12]
 800b650:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b654:	0719      	lsls	r1, r3, #28
 800b656:	d42c      	bmi.n	800b6b2 <__swsetup_r+0x82>
 800b658:	06dd      	lsls	r5, r3, #27
 800b65a:	d411      	bmi.n	800b680 <__swsetup_r+0x50>
 800b65c:	2309      	movs	r3, #9
 800b65e:	6033      	str	r3, [r6, #0]
 800b660:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b664:	81a3      	strh	r3, [r4, #12]
 800b666:	f04f 30ff 	mov.w	r0, #4294967295
 800b66a:	e03e      	b.n	800b6ea <__swsetup_r+0xba>
 800b66c:	4b25      	ldr	r3, [pc, #148]	; (800b704 <__swsetup_r+0xd4>)
 800b66e:	429c      	cmp	r4, r3
 800b670:	d101      	bne.n	800b676 <__swsetup_r+0x46>
 800b672:	68ac      	ldr	r4, [r5, #8]
 800b674:	e7eb      	b.n	800b64e <__swsetup_r+0x1e>
 800b676:	4b24      	ldr	r3, [pc, #144]	; (800b708 <__swsetup_r+0xd8>)
 800b678:	429c      	cmp	r4, r3
 800b67a:	bf08      	it	eq
 800b67c:	68ec      	ldreq	r4, [r5, #12]
 800b67e:	e7e6      	b.n	800b64e <__swsetup_r+0x1e>
 800b680:	0758      	lsls	r0, r3, #29
 800b682:	d512      	bpl.n	800b6aa <__swsetup_r+0x7a>
 800b684:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b686:	b141      	cbz	r1, 800b69a <__swsetup_r+0x6a>
 800b688:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b68c:	4299      	cmp	r1, r3
 800b68e:	d002      	beq.n	800b696 <__swsetup_r+0x66>
 800b690:	4630      	mov	r0, r6
 800b692:	f002 f873 	bl	800d77c <_free_r>
 800b696:	2300      	movs	r3, #0
 800b698:	6363      	str	r3, [r4, #52]	; 0x34
 800b69a:	89a3      	ldrh	r3, [r4, #12]
 800b69c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b6a0:	81a3      	strh	r3, [r4, #12]
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	6063      	str	r3, [r4, #4]
 800b6a6:	6923      	ldr	r3, [r4, #16]
 800b6a8:	6023      	str	r3, [r4, #0]
 800b6aa:	89a3      	ldrh	r3, [r4, #12]
 800b6ac:	f043 0308 	orr.w	r3, r3, #8
 800b6b0:	81a3      	strh	r3, [r4, #12]
 800b6b2:	6923      	ldr	r3, [r4, #16]
 800b6b4:	b94b      	cbnz	r3, 800b6ca <__swsetup_r+0x9a>
 800b6b6:	89a3      	ldrh	r3, [r4, #12]
 800b6b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b6bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b6c0:	d003      	beq.n	800b6ca <__swsetup_r+0x9a>
 800b6c2:	4621      	mov	r1, r4
 800b6c4:	4630      	mov	r0, r6
 800b6c6:	f001 fb1b 	bl	800cd00 <__smakebuf_r>
 800b6ca:	89a0      	ldrh	r0, [r4, #12]
 800b6cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b6d0:	f010 0301 	ands.w	r3, r0, #1
 800b6d4:	d00a      	beq.n	800b6ec <__swsetup_r+0xbc>
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	60a3      	str	r3, [r4, #8]
 800b6da:	6963      	ldr	r3, [r4, #20]
 800b6dc:	425b      	negs	r3, r3
 800b6de:	61a3      	str	r3, [r4, #24]
 800b6e0:	6923      	ldr	r3, [r4, #16]
 800b6e2:	b943      	cbnz	r3, 800b6f6 <__swsetup_r+0xc6>
 800b6e4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b6e8:	d1ba      	bne.n	800b660 <__swsetup_r+0x30>
 800b6ea:	bd70      	pop	{r4, r5, r6, pc}
 800b6ec:	0781      	lsls	r1, r0, #30
 800b6ee:	bf58      	it	pl
 800b6f0:	6963      	ldrpl	r3, [r4, #20]
 800b6f2:	60a3      	str	r3, [r4, #8]
 800b6f4:	e7f4      	b.n	800b6e0 <__swsetup_r+0xb0>
 800b6f6:	2000      	movs	r0, #0
 800b6f8:	e7f7      	b.n	800b6ea <__swsetup_r+0xba>
 800b6fa:	bf00      	nop
 800b6fc:	20000010 	.word	0x20000010
 800b700:	0800e24c 	.word	0x0800e24c
 800b704:	0800e26c 	.word	0x0800e26c
 800b708:	0800e22c 	.word	0x0800e22c

0800b70c <_close_r>:
 800b70c:	b538      	push	{r3, r4, r5, lr}
 800b70e:	4d06      	ldr	r5, [pc, #24]	; (800b728 <_close_r+0x1c>)
 800b710:	2300      	movs	r3, #0
 800b712:	4604      	mov	r4, r0
 800b714:	4608      	mov	r0, r1
 800b716:	602b      	str	r3, [r5, #0]
 800b718:	f7f6 fdbf 	bl	800229a <_close>
 800b71c:	1c43      	adds	r3, r0, #1
 800b71e:	d102      	bne.n	800b726 <_close_r+0x1a>
 800b720:	682b      	ldr	r3, [r5, #0]
 800b722:	b103      	cbz	r3, 800b726 <_close_r+0x1a>
 800b724:	6023      	str	r3, [r4, #0]
 800b726:	bd38      	pop	{r3, r4, r5, pc}
 800b728:	20005170 	.word	0x20005170

0800b72c <quorem>:
 800b72c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b730:	6903      	ldr	r3, [r0, #16]
 800b732:	690c      	ldr	r4, [r1, #16]
 800b734:	42a3      	cmp	r3, r4
 800b736:	4607      	mov	r7, r0
 800b738:	f2c0 8081 	blt.w	800b83e <quorem+0x112>
 800b73c:	3c01      	subs	r4, #1
 800b73e:	f101 0814 	add.w	r8, r1, #20
 800b742:	f100 0514 	add.w	r5, r0, #20
 800b746:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b74a:	9301      	str	r3, [sp, #4]
 800b74c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b750:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b754:	3301      	adds	r3, #1
 800b756:	429a      	cmp	r2, r3
 800b758:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b75c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b760:	fbb2 f6f3 	udiv	r6, r2, r3
 800b764:	d331      	bcc.n	800b7ca <quorem+0x9e>
 800b766:	f04f 0e00 	mov.w	lr, #0
 800b76a:	4640      	mov	r0, r8
 800b76c:	46ac      	mov	ip, r5
 800b76e:	46f2      	mov	sl, lr
 800b770:	f850 2b04 	ldr.w	r2, [r0], #4
 800b774:	b293      	uxth	r3, r2
 800b776:	fb06 e303 	mla	r3, r6, r3, lr
 800b77a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b77e:	b29b      	uxth	r3, r3
 800b780:	ebaa 0303 	sub.w	r3, sl, r3
 800b784:	f8dc a000 	ldr.w	sl, [ip]
 800b788:	0c12      	lsrs	r2, r2, #16
 800b78a:	fa13 f38a 	uxtah	r3, r3, sl
 800b78e:	fb06 e202 	mla	r2, r6, r2, lr
 800b792:	9300      	str	r3, [sp, #0]
 800b794:	9b00      	ldr	r3, [sp, #0]
 800b796:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b79a:	b292      	uxth	r2, r2
 800b79c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b7a0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b7a4:	f8bd 3000 	ldrh.w	r3, [sp]
 800b7a8:	4581      	cmp	r9, r0
 800b7aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b7ae:	f84c 3b04 	str.w	r3, [ip], #4
 800b7b2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b7b6:	d2db      	bcs.n	800b770 <quorem+0x44>
 800b7b8:	f855 300b 	ldr.w	r3, [r5, fp]
 800b7bc:	b92b      	cbnz	r3, 800b7ca <quorem+0x9e>
 800b7be:	9b01      	ldr	r3, [sp, #4]
 800b7c0:	3b04      	subs	r3, #4
 800b7c2:	429d      	cmp	r5, r3
 800b7c4:	461a      	mov	r2, r3
 800b7c6:	d32e      	bcc.n	800b826 <quorem+0xfa>
 800b7c8:	613c      	str	r4, [r7, #16]
 800b7ca:	4638      	mov	r0, r7
 800b7cc:	f001 fdca 	bl	800d364 <__mcmp>
 800b7d0:	2800      	cmp	r0, #0
 800b7d2:	db24      	blt.n	800b81e <quorem+0xf2>
 800b7d4:	3601      	adds	r6, #1
 800b7d6:	4628      	mov	r0, r5
 800b7d8:	f04f 0c00 	mov.w	ip, #0
 800b7dc:	f858 2b04 	ldr.w	r2, [r8], #4
 800b7e0:	f8d0 e000 	ldr.w	lr, [r0]
 800b7e4:	b293      	uxth	r3, r2
 800b7e6:	ebac 0303 	sub.w	r3, ip, r3
 800b7ea:	0c12      	lsrs	r2, r2, #16
 800b7ec:	fa13 f38e 	uxtah	r3, r3, lr
 800b7f0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b7f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b7f8:	b29b      	uxth	r3, r3
 800b7fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b7fe:	45c1      	cmp	r9, r8
 800b800:	f840 3b04 	str.w	r3, [r0], #4
 800b804:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b808:	d2e8      	bcs.n	800b7dc <quorem+0xb0>
 800b80a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b80e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b812:	b922      	cbnz	r2, 800b81e <quorem+0xf2>
 800b814:	3b04      	subs	r3, #4
 800b816:	429d      	cmp	r5, r3
 800b818:	461a      	mov	r2, r3
 800b81a:	d30a      	bcc.n	800b832 <quorem+0x106>
 800b81c:	613c      	str	r4, [r7, #16]
 800b81e:	4630      	mov	r0, r6
 800b820:	b003      	add	sp, #12
 800b822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b826:	6812      	ldr	r2, [r2, #0]
 800b828:	3b04      	subs	r3, #4
 800b82a:	2a00      	cmp	r2, #0
 800b82c:	d1cc      	bne.n	800b7c8 <quorem+0x9c>
 800b82e:	3c01      	subs	r4, #1
 800b830:	e7c7      	b.n	800b7c2 <quorem+0x96>
 800b832:	6812      	ldr	r2, [r2, #0]
 800b834:	3b04      	subs	r3, #4
 800b836:	2a00      	cmp	r2, #0
 800b838:	d1f0      	bne.n	800b81c <quorem+0xf0>
 800b83a:	3c01      	subs	r4, #1
 800b83c:	e7eb      	b.n	800b816 <quorem+0xea>
 800b83e:	2000      	movs	r0, #0
 800b840:	e7ee      	b.n	800b820 <quorem+0xf4>
 800b842:	0000      	movs	r0, r0
 800b844:	0000      	movs	r0, r0
	...

0800b848 <_dtoa_r>:
 800b848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b84c:	ed2d 8b04 	vpush	{d8-d9}
 800b850:	ec57 6b10 	vmov	r6, r7, d0
 800b854:	b093      	sub	sp, #76	; 0x4c
 800b856:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b858:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b85c:	9106      	str	r1, [sp, #24]
 800b85e:	ee10 aa10 	vmov	sl, s0
 800b862:	4604      	mov	r4, r0
 800b864:	9209      	str	r2, [sp, #36]	; 0x24
 800b866:	930c      	str	r3, [sp, #48]	; 0x30
 800b868:	46bb      	mov	fp, r7
 800b86a:	b975      	cbnz	r5, 800b88a <_dtoa_r+0x42>
 800b86c:	2010      	movs	r0, #16
 800b86e:	f001 fa87 	bl	800cd80 <malloc>
 800b872:	4602      	mov	r2, r0
 800b874:	6260      	str	r0, [r4, #36]	; 0x24
 800b876:	b920      	cbnz	r0, 800b882 <_dtoa_r+0x3a>
 800b878:	4ba7      	ldr	r3, [pc, #668]	; (800bb18 <_dtoa_r+0x2d0>)
 800b87a:	21ea      	movs	r1, #234	; 0xea
 800b87c:	48a7      	ldr	r0, [pc, #668]	; (800bb1c <_dtoa_r+0x2d4>)
 800b87e:	f002 fabd 	bl	800ddfc <__assert_func>
 800b882:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b886:	6005      	str	r5, [r0, #0]
 800b888:	60c5      	str	r5, [r0, #12]
 800b88a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b88c:	6819      	ldr	r1, [r3, #0]
 800b88e:	b151      	cbz	r1, 800b8a6 <_dtoa_r+0x5e>
 800b890:	685a      	ldr	r2, [r3, #4]
 800b892:	604a      	str	r2, [r1, #4]
 800b894:	2301      	movs	r3, #1
 800b896:	4093      	lsls	r3, r2
 800b898:	608b      	str	r3, [r1, #8]
 800b89a:	4620      	mov	r0, r4
 800b89c:	f001 fad6 	bl	800ce4c <_Bfree>
 800b8a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	601a      	str	r2, [r3, #0]
 800b8a6:	1e3b      	subs	r3, r7, #0
 800b8a8:	bfaa      	itet	ge
 800b8aa:	2300      	movge	r3, #0
 800b8ac:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b8b0:	f8c8 3000 	strge.w	r3, [r8]
 800b8b4:	4b9a      	ldr	r3, [pc, #616]	; (800bb20 <_dtoa_r+0x2d8>)
 800b8b6:	bfbc      	itt	lt
 800b8b8:	2201      	movlt	r2, #1
 800b8ba:	f8c8 2000 	strlt.w	r2, [r8]
 800b8be:	ea33 030b 	bics.w	r3, r3, fp
 800b8c2:	d11b      	bne.n	800b8fc <_dtoa_r+0xb4>
 800b8c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b8c6:	f242 730f 	movw	r3, #9999	; 0x270f
 800b8ca:	6013      	str	r3, [r2, #0]
 800b8cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b8d0:	4333      	orrs	r3, r6
 800b8d2:	f000 8592 	beq.w	800c3fa <_dtoa_r+0xbb2>
 800b8d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b8d8:	b963      	cbnz	r3, 800b8f4 <_dtoa_r+0xac>
 800b8da:	4b92      	ldr	r3, [pc, #584]	; (800bb24 <_dtoa_r+0x2dc>)
 800b8dc:	e022      	b.n	800b924 <_dtoa_r+0xdc>
 800b8de:	4b92      	ldr	r3, [pc, #584]	; (800bb28 <_dtoa_r+0x2e0>)
 800b8e0:	9301      	str	r3, [sp, #4]
 800b8e2:	3308      	adds	r3, #8
 800b8e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b8e6:	6013      	str	r3, [r2, #0]
 800b8e8:	9801      	ldr	r0, [sp, #4]
 800b8ea:	b013      	add	sp, #76	; 0x4c
 800b8ec:	ecbd 8b04 	vpop	{d8-d9}
 800b8f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8f4:	4b8b      	ldr	r3, [pc, #556]	; (800bb24 <_dtoa_r+0x2dc>)
 800b8f6:	9301      	str	r3, [sp, #4]
 800b8f8:	3303      	adds	r3, #3
 800b8fa:	e7f3      	b.n	800b8e4 <_dtoa_r+0x9c>
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	2300      	movs	r3, #0
 800b900:	4650      	mov	r0, sl
 800b902:	4659      	mov	r1, fp
 800b904:	f7f5 f8f0 	bl	8000ae8 <__aeabi_dcmpeq>
 800b908:	ec4b ab19 	vmov	d9, sl, fp
 800b90c:	4680      	mov	r8, r0
 800b90e:	b158      	cbz	r0, 800b928 <_dtoa_r+0xe0>
 800b910:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b912:	2301      	movs	r3, #1
 800b914:	6013      	str	r3, [r2, #0]
 800b916:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b918:	2b00      	cmp	r3, #0
 800b91a:	f000 856b 	beq.w	800c3f4 <_dtoa_r+0xbac>
 800b91e:	4883      	ldr	r0, [pc, #524]	; (800bb2c <_dtoa_r+0x2e4>)
 800b920:	6018      	str	r0, [r3, #0]
 800b922:	1e43      	subs	r3, r0, #1
 800b924:	9301      	str	r3, [sp, #4]
 800b926:	e7df      	b.n	800b8e8 <_dtoa_r+0xa0>
 800b928:	ec4b ab10 	vmov	d0, sl, fp
 800b92c:	aa10      	add	r2, sp, #64	; 0x40
 800b92e:	a911      	add	r1, sp, #68	; 0x44
 800b930:	4620      	mov	r0, r4
 800b932:	f001 fe39 	bl	800d5a8 <__d2b>
 800b936:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800b93a:	ee08 0a10 	vmov	s16, r0
 800b93e:	2d00      	cmp	r5, #0
 800b940:	f000 8084 	beq.w	800ba4c <_dtoa_r+0x204>
 800b944:	ee19 3a90 	vmov	r3, s19
 800b948:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b94c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b950:	4656      	mov	r6, sl
 800b952:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b956:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b95a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800b95e:	4b74      	ldr	r3, [pc, #464]	; (800bb30 <_dtoa_r+0x2e8>)
 800b960:	2200      	movs	r2, #0
 800b962:	4630      	mov	r0, r6
 800b964:	4639      	mov	r1, r7
 800b966:	f7f4 fc9f 	bl	80002a8 <__aeabi_dsub>
 800b96a:	a365      	add	r3, pc, #404	; (adr r3, 800bb00 <_dtoa_r+0x2b8>)
 800b96c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b970:	f7f4 fe52 	bl	8000618 <__aeabi_dmul>
 800b974:	a364      	add	r3, pc, #400	; (adr r3, 800bb08 <_dtoa_r+0x2c0>)
 800b976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b97a:	f7f4 fc97 	bl	80002ac <__adddf3>
 800b97e:	4606      	mov	r6, r0
 800b980:	4628      	mov	r0, r5
 800b982:	460f      	mov	r7, r1
 800b984:	f7f4 fdde 	bl	8000544 <__aeabi_i2d>
 800b988:	a361      	add	r3, pc, #388	; (adr r3, 800bb10 <_dtoa_r+0x2c8>)
 800b98a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b98e:	f7f4 fe43 	bl	8000618 <__aeabi_dmul>
 800b992:	4602      	mov	r2, r0
 800b994:	460b      	mov	r3, r1
 800b996:	4630      	mov	r0, r6
 800b998:	4639      	mov	r1, r7
 800b99a:	f7f4 fc87 	bl	80002ac <__adddf3>
 800b99e:	4606      	mov	r6, r0
 800b9a0:	460f      	mov	r7, r1
 800b9a2:	f7f5 f8e9 	bl	8000b78 <__aeabi_d2iz>
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	9000      	str	r0, [sp, #0]
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	4630      	mov	r0, r6
 800b9ae:	4639      	mov	r1, r7
 800b9b0:	f7f5 f8a4 	bl	8000afc <__aeabi_dcmplt>
 800b9b4:	b150      	cbz	r0, 800b9cc <_dtoa_r+0x184>
 800b9b6:	9800      	ldr	r0, [sp, #0]
 800b9b8:	f7f4 fdc4 	bl	8000544 <__aeabi_i2d>
 800b9bc:	4632      	mov	r2, r6
 800b9be:	463b      	mov	r3, r7
 800b9c0:	f7f5 f892 	bl	8000ae8 <__aeabi_dcmpeq>
 800b9c4:	b910      	cbnz	r0, 800b9cc <_dtoa_r+0x184>
 800b9c6:	9b00      	ldr	r3, [sp, #0]
 800b9c8:	3b01      	subs	r3, #1
 800b9ca:	9300      	str	r3, [sp, #0]
 800b9cc:	9b00      	ldr	r3, [sp, #0]
 800b9ce:	2b16      	cmp	r3, #22
 800b9d0:	d85a      	bhi.n	800ba88 <_dtoa_r+0x240>
 800b9d2:	9a00      	ldr	r2, [sp, #0]
 800b9d4:	4b57      	ldr	r3, [pc, #348]	; (800bb34 <_dtoa_r+0x2ec>)
 800b9d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9de:	ec51 0b19 	vmov	r0, r1, d9
 800b9e2:	f7f5 f88b 	bl	8000afc <__aeabi_dcmplt>
 800b9e6:	2800      	cmp	r0, #0
 800b9e8:	d050      	beq.n	800ba8c <_dtoa_r+0x244>
 800b9ea:	9b00      	ldr	r3, [sp, #0]
 800b9ec:	3b01      	subs	r3, #1
 800b9ee:	9300      	str	r3, [sp, #0]
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b9f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b9f6:	1b5d      	subs	r5, r3, r5
 800b9f8:	1e6b      	subs	r3, r5, #1
 800b9fa:	9305      	str	r3, [sp, #20]
 800b9fc:	bf45      	ittet	mi
 800b9fe:	f1c5 0301 	rsbmi	r3, r5, #1
 800ba02:	9304      	strmi	r3, [sp, #16]
 800ba04:	2300      	movpl	r3, #0
 800ba06:	2300      	movmi	r3, #0
 800ba08:	bf4c      	ite	mi
 800ba0a:	9305      	strmi	r3, [sp, #20]
 800ba0c:	9304      	strpl	r3, [sp, #16]
 800ba0e:	9b00      	ldr	r3, [sp, #0]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	db3d      	blt.n	800ba90 <_dtoa_r+0x248>
 800ba14:	9b05      	ldr	r3, [sp, #20]
 800ba16:	9a00      	ldr	r2, [sp, #0]
 800ba18:	920a      	str	r2, [sp, #40]	; 0x28
 800ba1a:	4413      	add	r3, r2
 800ba1c:	9305      	str	r3, [sp, #20]
 800ba1e:	2300      	movs	r3, #0
 800ba20:	9307      	str	r3, [sp, #28]
 800ba22:	9b06      	ldr	r3, [sp, #24]
 800ba24:	2b09      	cmp	r3, #9
 800ba26:	f200 8089 	bhi.w	800bb3c <_dtoa_r+0x2f4>
 800ba2a:	2b05      	cmp	r3, #5
 800ba2c:	bfc4      	itt	gt
 800ba2e:	3b04      	subgt	r3, #4
 800ba30:	9306      	strgt	r3, [sp, #24]
 800ba32:	9b06      	ldr	r3, [sp, #24]
 800ba34:	f1a3 0302 	sub.w	r3, r3, #2
 800ba38:	bfcc      	ite	gt
 800ba3a:	2500      	movgt	r5, #0
 800ba3c:	2501      	movle	r5, #1
 800ba3e:	2b03      	cmp	r3, #3
 800ba40:	f200 8087 	bhi.w	800bb52 <_dtoa_r+0x30a>
 800ba44:	e8df f003 	tbb	[pc, r3]
 800ba48:	59383a2d 	.word	0x59383a2d
 800ba4c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ba50:	441d      	add	r5, r3
 800ba52:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ba56:	2b20      	cmp	r3, #32
 800ba58:	bfc1      	itttt	gt
 800ba5a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ba5e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ba62:	fa0b f303 	lslgt.w	r3, fp, r3
 800ba66:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ba6a:	bfda      	itte	le
 800ba6c:	f1c3 0320 	rsble	r3, r3, #32
 800ba70:	fa06 f003 	lslle.w	r0, r6, r3
 800ba74:	4318      	orrgt	r0, r3
 800ba76:	f7f4 fd55 	bl	8000524 <__aeabi_ui2d>
 800ba7a:	2301      	movs	r3, #1
 800ba7c:	4606      	mov	r6, r0
 800ba7e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ba82:	3d01      	subs	r5, #1
 800ba84:	930e      	str	r3, [sp, #56]	; 0x38
 800ba86:	e76a      	b.n	800b95e <_dtoa_r+0x116>
 800ba88:	2301      	movs	r3, #1
 800ba8a:	e7b2      	b.n	800b9f2 <_dtoa_r+0x1aa>
 800ba8c:	900b      	str	r0, [sp, #44]	; 0x2c
 800ba8e:	e7b1      	b.n	800b9f4 <_dtoa_r+0x1ac>
 800ba90:	9b04      	ldr	r3, [sp, #16]
 800ba92:	9a00      	ldr	r2, [sp, #0]
 800ba94:	1a9b      	subs	r3, r3, r2
 800ba96:	9304      	str	r3, [sp, #16]
 800ba98:	4253      	negs	r3, r2
 800ba9a:	9307      	str	r3, [sp, #28]
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	930a      	str	r3, [sp, #40]	; 0x28
 800baa0:	e7bf      	b.n	800ba22 <_dtoa_r+0x1da>
 800baa2:	2300      	movs	r3, #0
 800baa4:	9308      	str	r3, [sp, #32]
 800baa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	dc55      	bgt.n	800bb58 <_dtoa_r+0x310>
 800baac:	2301      	movs	r3, #1
 800baae:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bab2:	461a      	mov	r2, r3
 800bab4:	9209      	str	r2, [sp, #36]	; 0x24
 800bab6:	e00c      	b.n	800bad2 <_dtoa_r+0x28a>
 800bab8:	2301      	movs	r3, #1
 800baba:	e7f3      	b.n	800baa4 <_dtoa_r+0x25c>
 800babc:	2300      	movs	r3, #0
 800babe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bac0:	9308      	str	r3, [sp, #32]
 800bac2:	9b00      	ldr	r3, [sp, #0]
 800bac4:	4413      	add	r3, r2
 800bac6:	9302      	str	r3, [sp, #8]
 800bac8:	3301      	adds	r3, #1
 800baca:	2b01      	cmp	r3, #1
 800bacc:	9303      	str	r3, [sp, #12]
 800bace:	bfb8      	it	lt
 800bad0:	2301      	movlt	r3, #1
 800bad2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bad4:	2200      	movs	r2, #0
 800bad6:	6042      	str	r2, [r0, #4]
 800bad8:	2204      	movs	r2, #4
 800bada:	f102 0614 	add.w	r6, r2, #20
 800bade:	429e      	cmp	r6, r3
 800bae0:	6841      	ldr	r1, [r0, #4]
 800bae2:	d93d      	bls.n	800bb60 <_dtoa_r+0x318>
 800bae4:	4620      	mov	r0, r4
 800bae6:	f001 f971 	bl	800cdcc <_Balloc>
 800baea:	9001      	str	r0, [sp, #4]
 800baec:	2800      	cmp	r0, #0
 800baee:	d13b      	bne.n	800bb68 <_dtoa_r+0x320>
 800baf0:	4b11      	ldr	r3, [pc, #68]	; (800bb38 <_dtoa_r+0x2f0>)
 800baf2:	4602      	mov	r2, r0
 800baf4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800baf8:	e6c0      	b.n	800b87c <_dtoa_r+0x34>
 800bafa:	2301      	movs	r3, #1
 800bafc:	e7df      	b.n	800babe <_dtoa_r+0x276>
 800bafe:	bf00      	nop
 800bb00:	636f4361 	.word	0x636f4361
 800bb04:	3fd287a7 	.word	0x3fd287a7
 800bb08:	8b60c8b3 	.word	0x8b60c8b3
 800bb0c:	3fc68a28 	.word	0x3fc68a28
 800bb10:	509f79fb 	.word	0x509f79fb
 800bb14:	3fd34413 	.word	0x3fd34413
 800bb18:	0800e42e 	.word	0x0800e42e
 800bb1c:	0800e445 	.word	0x0800e445
 800bb20:	7ff00000 	.word	0x7ff00000
 800bb24:	0800e42a 	.word	0x0800e42a
 800bb28:	0800e421 	.word	0x0800e421
 800bb2c:	0800e2a1 	.word	0x0800e2a1
 800bb30:	3ff80000 	.word	0x3ff80000
 800bb34:	0800e5b0 	.word	0x0800e5b0
 800bb38:	0800e4a0 	.word	0x0800e4a0
 800bb3c:	2501      	movs	r5, #1
 800bb3e:	2300      	movs	r3, #0
 800bb40:	9306      	str	r3, [sp, #24]
 800bb42:	9508      	str	r5, [sp, #32]
 800bb44:	f04f 33ff 	mov.w	r3, #4294967295
 800bb48:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	2312      	movs	r3, #18
 800bb50:	e7b0      	b.n	800bab4 <_dtoa_r+0x26c>
 800bb52:	2301      	movs	r3, #1
 800bb54:	9308      	str	r3, [sp, #32]
 800bb56:	e7f5      	b.n	800bb44 <_dtoa_r+0x2fc>
 800bb58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb5a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bb5e:	e7b8      	b.n	800bad2 <_dtoa_r+0x28a>
 800bb60:	3101      	adds	r1, #1
 800bb62:	6041      	str	r1, [r0, #4]
 800bb64:	0052      	lsls	r2, r2, #1
 800bb66:	e7b8      	b.n	800bada <_dtoa_r+0x292>
 800bb68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb6a:	9a01      	ldr	r2, [sp, #4]
 800bb6c:	601a      	str	r2, [r3, #0]
 800bb6e:	9b03      	ldr	r3, [sp, #12]
 800bb70:	2b0e      	cmp	r3, #14
 800bb72:	f200 809d 	bhi.w	800bcb0 <_dtoa_r+0x468>
 800bb76:	2d00      	cmp	r5, #0
 800bb78:	f000 809a 	beq.w	800bcb0 <_dtoa_r+0x468>
 800bb7c:	9b00      	ldr	r3, [sp, #0]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	dd32      	ble.n	800bbe8 <_dtoa_r+0x3a0>
 800bb82:	4ab7      	ldr	r2, [pc, #732]	; (800be60 <_dtoa_r+0x618>)
 800bb84:	f003 030f 	and.w	r3, r3, #15
 800bb88:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bb8c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bb90:	9b00      	ldr	r3, [sp, #0]
 800bb92:	05d8      	lsls	r0, r3, #23
 800bb94:	ea4f 1723 	mov.w	r7, r3, asr #4
 800bb98:	d516      	bpl.n	800bbc8 <_dtoa_r+0x380>
 800bb9a:	4bb2      	ldr	r3, [pc, #712]	; (800be64 <_dtoa_r+0x61c>)
 800bb9c:	ec51 0b19 	vmov	r0, r1, d9
 800bba0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bba4:	f7f4 fe62 	bl	800086c <__aeabi_ddiv>
 800bba8:	f007 070f 	and.w	r7, r7, #15
 800bbac:	4682      	mov	sl, r0
 800bbae:	468b      	mov	fp, r1
 800bbb0:	2503      	movs	r5, #3
 800bbb2:	4eac      	ldr	r6, [pc, #688]	; (800be64 <_dtoa_r+0x61c>)
 800bbb4:	b957      	cbnz	r7, 800bbcc <_dtoa_r+0x384>
 800bbb6:	4642      	mov	r2, r8
 800bbb8:	464b      	mov	r3, r9
 800bbba:	4650      	mov	r0, sl
 800bbbc:	4659      	mov	r1, fp
 800bbbe:	f7f4 fe55 	bl	800086c <__aeabi_ddiv>
 800bbc2:	4682      	mov	sl, r0
 800bbc4:	468b      	mov	fp, r1
 800bbc6:	e028      	b.n	800bc1a <_dtoa_r+0x3d2>
 800bbc8:	2502      	movs	r5, #2
 800bbca:	e7f2      	b.n	800bbb2 <_dtoa_r+0x36a>
 800bbcc:	07f9      	lsls	r1, r7, #31
 800bbce:	d508      	bpl.n	800bbe2 <_dtoa_r+0x39a>
 800bbd0:	4640      	mov	r0, r8
 800bbd2:	4649      	mov	r1, r9
 800bbd4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bbd8:	f7f4 fd1e 	bl	8000618 <__aeabi_dmul>
 800bbdc:	3501      	adds	r5, #1
 800bbde:	4680      	mov	r8, r0
 800bbe0:	4689      	mov	r9, r1
 800bbe2:	107f      	asrs	r7, r7, #1
 800bbe4:	3608      	adds	r6, #8
 800bbe6:	e7e5      	b.n	800bbb4 <_dtoa_r+0x36c>
 800bbe8:	f000 809b 	beq.w	800bd22 <_dtoa_r+0x4da>
 800bbec:	9b00      	ldr	r3, [sp, #0]
 800bbee:	4f9d      	ldr	r7, [pc, #628]	; (800be64 <_dtoa_r+0x61c>)
 800bbf0:	425e      	negs	r6, r3
 800bbf2:	4b9b      	ldr	r3, [pc, #620]	; (800be60 <_dtoa_r+0x618>)
 800bbf4:	f006 020f 	and.w	r2, r6, #15
 800bbf8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bbfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc00:	ec51 0b19 	vmov	r0, r1, d9
 800bc04:	f7f4 fd08 	bl	8000618 <__aeabi_dmul>
 800bc08:	1136      	asrs	r6, r6, #4
 800bc0a:	4682      	mov	sl, r0
 800bc0c:	468b      	mov	fp, r1
 800bc0e:	2300      	movs	r3, #0
 800bc10:	2502      	movs	r5, #2
 800bc12:	2e00      	cmp	r6, #0
 800bc14:	d17a      	bne.n	800bd0c <_dtoa_r+0x4c4>
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d1d3      	bne.n	800bbc2 <_dtoa_r+0x37a>
 800bc1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	f000 8082 	beq.w	800bd26 <_dtoa_r+0x4de>
 800bc22:	4b91      	ldr	r3, [pc, #580]	; (800be68 <_dtoa_r+0x620>)
 800bc24:	2200      	movs	r2, #0
 800bc26:	4650      	mov	r0, sl
 800bc28:	4659      	mov	r1, fp
 800bc2a:	f7f4 ff67 	bl	8000afc <__aeabi_dcmplt>
 800bc2e:	2800      	cmp	r0, #0
 800bc30:	d079      	beq.n	800bd26 <_dtoa_r+0x4de>
 800bc32:	9b03      	ldr	r3, [sp, #12]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d076      	beq.n	800bd26 <_dtoa_r+0x4de>
 800bc38:	9b02      	ldr	r3, [sp, #8]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	dd36      	ble.n	800bcac <_dtoa_r+0x464>
 800bc3e:	9b00      	ldr	r3, [sp, #0]
 800bc40:	4650      	mov	r0, sl
 800bc42:	4659      	mov	r1, fp
 800bc44:	1e5f      	subs	r7, r3, #1
 800bc46:	2200      	movs	r2, #0
 800bc48:	4b88      	ldr	r3, [pc, #544]	; (800be6c <_dtoa_r+0x624>)
 800bc4a:	f7f4 fce5 	bl	8000618 <__aeabi_dmul>
 800bc4e:	9e02      	ldr	r6, [sp, #8]
 800bc50:	4682      	mov	sl, r0
 800bc52:	468b      	mov	fp, r1
 800bc54:	3501      	adds	r5, #1
 800bc56:	4628      	mov	r0, r5
 800bc58:	f7f4 fc74 	bl	8000544 <__aeabi_i2d>
 800bc5c:	4652      	mov	r2, sl
 800bc5e:	465b      	mov	r3, fp
 800bc60:	f7f4 fcda 	bl	8000618 <__aeabi_dmul>
 800bc64:	4b82      	ldr	r3, [pc, #520]	; (800be70 <_dtoa_r+0x628>)
 800bc66:	2200      	movs	r2, #0
 800bc68:	f7f4 fb20 	bl	80002ac <__adddf3>
 800bc6c:	46d0      	mov	r8, sl
 800bc6e:	46d9      	mov	r9, fp
 800bc70:	4682      	mov	sl, r0
 800bc72:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800bc76:	2e00      	cmp	r6, #0
 800bc78:	d158      	bne.n	800bd2c <_dtoa_r+0x4e4>
 800bc7a:	4b7e      	ldr	r3, [pc, #504]	; (800be74 <_dtoa_r+0x62c>)
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	4640      	mov	r0, r8
 800bc80:	4649      	mov	r1, r9
 800bc82:	f7f4 fb11 	bl	80002a8 <__aeabi_dsub>
 800bc86:	4652      	mov	r2, sl
 800bc88:	465b      	mov	r3, fp
 800bc8a:	4680      	mov	r8, r0
 800bc8c:	4689      	mov	r9, r1
 800bc8e:	f7f4 ff53 	bl	8000b38 <__aeabi_dcmpgt>
 800bc92:	2800      	cmp	r0, #0
 800bc94:	f040 8295 	bne.w	800c1c2 <_dtoa_r+0x97a>
 800bc98:	4652      	mov	r2, sl
 800bc9a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bc9e:	4640      	mov	r0, r8
 800bca0:	4649      	mov	r1, r9
 800bca2:	f7f4 ff2b 	bl	8000afc <__aeabi_dcmplt>
 800bca6:	2800      	cmp	r0, #0
 800bca8:	f040 8289 	bne.w	800c1be <_dtoa_r+0x976>
 800bcac:	ec5b ab19 	vmov	sl, fp, d9
 800bcb0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	f2c0 8148 	blt.w	800bf48 <_dtoa_r+0x700>
 800bcb8:	9a00      	ldr	r2, [sp, #0]
 800bcba:	2a0e      	cmp	r2, #14
 800bcbc:	f300 8144 	bgt.w	800bf48 <_dtoa_r+0x700>
 800bcc0:	4b67      	ldr	r3, [pc, #412]	; (800be60 <_dtoa_r+0x618>)
 800bcc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bcc6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bcca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	f280 80d5 	bge.w	800be7c <_dtoa_r+0x634>
 800bcd2:	9b03      	ldr	r3, [sp, #12]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	f300 80d1 	bgt.w	800be7c <_dtoa_r+0x634>
 800bcda:	f040 826f 	bne.w	800c1bc <_dtoa_r+0x974>
 800bcde:	4b65      	ldr	r3, [pc, #404]	; (800be74 <_dtoa_r+0x62c>)
 800bce0:	2200      	movs	r2, #0
 800bce2:	4640      	mov	r0, r8
 800bce4:	4649      	mov	r1, r9
 800bce6:	f7f4 fc97 	bl	8000618 <__aeabi_dmul>
 800bcea:	4652      	mov	r2, sl
 800bcec:	465b      	mov	r3, fp
 800bcee:	f7f4 ff19 	bl	8000b24 <__aeabi_dcmpge>
 800bcf2:	9e03      	ldr	r6, [sp, #12]
 800bcf4:	4637      	mov	r7, r6
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	f040 8245 	bne.w	800c186 <_dtoa_r+0x93e>
 800bcfc:	9d01      	ldr	r5, [sp, #4]
 800bcfe:	2331      	movs	r3, #49	; 0x31
 800bd00:	f805 3b01 	strb.w	r3, [r5], #1
 800bd04:	9b00      	ldr	r3, [sp, #0]
 800bd06:	3301      	adds	r3, #1
 800bd08:	9300      	str	r3, [sp, #0]
 800bd0a:	e240      	b.n	800c18e <_dtoa_r+0x946>
 800bd0c:	07f2      	lsls	r2, r6, #31
 800bd0e:	d505      	bpl.n	800bd1c <_dtoa_r+0x4d4>
 800bd10:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd14:	f7f4 fc80 	bl	8000618 <__aeabi_dmul>
 800bd18:	3501      	adds	r5, #1
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	1076      	asrs	r6, r6, #1
 800bd1e:	3708      	adds	r7, #8
 800bd20:	e777      	b.n	800bc12 <_dtoa_r+0x3ca>
 800bd22:	2502      	movs	r5, #2
 800bd24:	e779      	b.n	800bc1a <_dtoa_r+0x3d2>
 800bd26:	9f00      	ldr	r7, [sp, #0]
 800bd28:	9e03      	ldr	r6, [sp, #12]
 800bd2a:	e794      	b.n	800bc56 <_dtoa_r+0x40e>
 800bd2c:	9901      	ldr	r1, [sp, #4]
 800bd2e:	4b4c      	ldr	r3, [pc, #304]	; (800be60 <_dtoa_r+0x618>)
 800bd30:	4431      	add	r1, r6
 800bd32:	910d      	str	r1, [sp, #52]	; 0x34
 800bd34:	9908      	ldr	r1, [sp, #32]
 800bd36:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bd3a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bd3e:	2900      	cmp	r1, #0
 800bd40:	d043      	beq.n	800bdca <_dtoa_r+0x582>
 800bd42:	494d      	ldr	r1, [pc, #308]	; (800be78 <_dtoa_r+0x630>)
 800bd44:	2000      	movs	r0, #0
 800bd46:	f7f4 fd91 	bl	800086c <__aeabi_ddiv>
 800bd4a:	4652      	mov	r2, sl
 800bd4c:	465b      	mov	r3, fp
 800bd4e:	f7f4 faab 	bl	80002a8 <__aeabi_dsub>
 800bd52:	9d01      	ldr	r5, [sp, #4]
 800bd54:	4682      	mov	sl, r0
 800bd56:	468b      	mov	fp, r1
 800bd58:	4649      	mov	r1, r9
 800bd5a:	4640      	mov	r0, r8
 800bd5c:	f7f4 ff0c 	bl	8000b78 <__aeabi_d2iz>
 800bd60:	4606      	mov	r6, r0
 800bd62:	f7f4 fbef 	bl	8000544 <__aeabi_i2d>
 800bd66:	4602      	mov	r2, r0
 800bd68:	460b      	mov	r3, r1
 800bd6a:	4640      	mov	r0, r8
 800bd6c:	4649      	mov	r1, r9
 800bd6e:	f7f4 fa9b 	bl	80002a8 <__aeabi_dsub>
 800bd72:	3630      	adds	r6, #48	; 0x30
 800bd74:	f805 6b01 	strb.w	r6, [r5], #1
 800bd78:	4652      	mov	r2, sl
 800bd7a:	465b      	mov	r3, fp
 800bd7c:	4680      	mov	r8, r0
 800bd7e:	4689      	mov	r9, r1
 800bd80:	f7f4 febc 	bl	8000afc <__aeabi_dcmplt>
 800bd84:	2800      	cmp	r0, #0
 800bd86:	d163      	bne.n	800be50 <_dtoa_r+0x608>
 800bd88:	4642      	mov	r2, r8
 800bd8a:	464b      	mov	r3, r9
 800bd8c:	4936      	ldr	r1, [pc, #216]	; (800be68 <_dtoa_r+0x620>)
 800bd8e:	2000      	movs	r0, #0
 800bd90:	f7f4 fa8a 	bl	80002a8 <__aeabi_dsub>
 800bd94:	4652      	mov	r2, sl
 800bd96:	465b      	mov	r3, fp
 800bd98:	f7f4 feb0 	bl	8000afc <__aeabi_dcmplt>
 800bd9c:	2800      	cmp	r0, #0
 800bd9e:	f040 80b5 	bne.w	800bf0c <_dtoa_r+0x6c4>
 800bda2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bda4:	429d      	cmp	r5, r3
 800bda6:	d081      	beq.n	800bcac <_dtoa_r+0x464>
 800bda8:	4b30      	ldr	r3, [pc, #192]	; (800be6c <_dtoa_r+0x624>)
 800bdaa:	2200      	movs	r2, #0
 800bdac:	4650      	mov	r0, sl
 800bdae:	4659      	mov	r1, fp
 800bdb0:	f7f4 fc32 	bl	8000618 <__aeabi_dmul>
 800bdb4:	4b2d      	ldr	r3, [pc, #180]	; (800be6c <_dtoa_r+0x624>)
 800bdb6:	4682      	mov	sl, r0
 800bdb8:	468b      	mov	fp, r1
 800bdba:	4640      	mov	r0, r8
 800bdbc:	4649      	mov	r1, r9
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	f7f4 fc2a 	bl	8000618 <__aeabi_dmul>
 800bdc4:	4680      	mov	r8, r0
 800bdc6:	4689      	mov	r9, r1
 800bdc8:	e7c6      	b.n	800bd58 <_dtoa_r+0x510>
 800bdca:	4650      	mov	r0, sl
 800bdcc:	4659      	mov	r1, fp
 800bdce:	f7f4 fc23 	bl	8000618 <__aeabi_dmul>
 800bdd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bdd4:	9d01      	ldr	r5, [sp, #4]
 800bdd6:	930f      	str	r3, [sp, #60]	; 0x3c
 800bdd8:	4682      	mov	sl, r0
 800bdda:	468b      	mov	fp, r1
 800bddc:	4649      	mov	r1, r9
 800bdde:	4640      	mov	r0, r8
 800bde0:	f7f4 feca 	bl	8000b78 <__aeabi_d2iz>
 800bde4:	4606      	mov	r6, r0
 800bde6:	f7f4 fbad 	bl	8000544 <__aeabi_i2d>
 800bdea:	3630      	adds	r6, #48	; 0x30
 800bdec:	4602      	mov	r2, r0
 800bdee:	460b      	mov	r3, r1
 800bdf0:	4640      	mov	r0, r8
 800bdf2:	4649      	mov	r1, r9
 800bdf4:	f7f4 fa58 	bl	80002a8 <__aeabi_dsub>
 800bdf8:	f805 6b01 	strb.w	r6, [r5], #1
 800bdfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bdfe:	429d      	cmp	r5, r3
 800be00:	4680      	mov	r8, r0
 800be02:	4689      	mov	r9, r1
 800be04:	f04f 0200 	mov.w	r2, #0
 800be08:	d124      	bne.n	800be54 <_dtoa_r+0x60c>
 800be0a:	4b1b      	ldr	r3, [pc, #108]	; (800be78 <_dtoa_r+0x630>)
 800be0c:	4650      	mov	r0, sl
 800be0e:	4659      	mov	r1, fp
 800be10:	f7f4 fa4c 	bl	80002ac <__adddf3>
 800be14:	4602      	mov	r2, r0
 800be16:	460b      	mov	r3, r1
 800be18:	4640      	mov	r0, r8
 800be1a:	4649      	mov	r1, r9
 800be1c:	f7f4 fe8c 	bl	8000b38 <__aeabi_dcmpgt>
 800be20:	2800      	cmp	r0, #0
 800be22:	d173      	bne.n	800bf0c <_dtoa_r+0x6c4>
 800be24:	4652      	mov	r2, sl
 800be26:	465b      	mov	r3, fp
 800be28:	4913      	ldr	r1, [pc, #76]	; (800be78 <_dtoa_r+0x630>)
 800be2a:	2000      	movs	r0, #0
 800be2c:	f7f4 fa3c 	bl	80002a8 <__aeabi_dsub>
 800be30:	4602      	mov	r2, r0
 800be32:	460b      	mov	r3, r1
 800be34:	4640      	mov	r0, r8
 800be36:	4649      	mov	r1, r9
 800be38:	f7f4 fe60 	bl	8000afc <__aeabi_dcmplt>
 800be3c:	2800      	cmp	r0, #0
 800be3e:	f43f af35 	beq.w	800bcac <_dtoa_r+0x464>
 800be42:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800be44:	1e6b      	subs	r3, r5, #1
 800be46:	930f      	str	r3, [sp, #60]	; 0x3c
 800be48:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800be4c:	2b30      	cmp	r3, #48	; 0x30
 800be4e:	d0f8      	beq.n	800be42 <_dtoa_r+0x5fa>
 800be50:	9700      	str	r7, [sp, #0]
 800be52:	e049      	b.n	800bee8 <_dtoa_r+0x6a0>
 800be54:	4b05      	ldr	r3, [pc, #20]	; (800be6c <_dtoa_r+0x624>)
 800be56:	f7f4 fbdf 	bl	8000618 <__aeabi_dmul>
 800be5a:	4680      	mov	r8, r0
 800be5c:	4689      	mov	r9, r1
 800be5e:	e7bd      	b.n	800bddc <_dtoa_r+0x594>
 800be60:	0800e5b0 	.word	0x0800e5b0
 800be64:	0800e588 	.word	0x0800e588
 800be68:	3ff00000 	.word	0x3ff00000
 800be6c:	40240000 	.word	0x40240000
 800be70:	401c0000 	.word	0x401c0000
 800be74:	40140000 	.word	0x40140000
 800be78:	3fe00000 	.word	0x3fe00000
 800be7c:	9d01      	ldr	r5, [sp, #4]
 800be7e:	4656      	mov	r6, sl
 800be80:	465f      	mov	r7, fp
 800be82:	4642      	mov	r2, r8
 800be84:	464b      	mov	r3, r9
 800be86:	4630      	mov	r0, r6
 800be88:	4639      	mov	r1, r7
 800be8a:	f7f4 fcef 	bl	800086c <__aeabi_ddiv>
 800be8e:	f7f4 fe73 	bl	8000b78 <__aeabi_d2iz>
 800be92:	4682      	mov	sl, r0
 800be94:	f7f4 fb56 	bl	8000544 <__aeabi_i2d>
 800be98:	4642      	mov	r2, r8
 800be9a:	464b      	mov	r3, r9
 800be9c:	f7f4 fbbc 	bl	8000618 <__aeabi_dmul>
 800bea0:	4602      	mov	r2, r0
 800bea2:	460b      	mov	r3, r1
 800bea4:	4630      	mov	r0, r6
 800bea6:	4639      	mov	r1, r7
 800bea8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800beac:	f7f4 f9fc 	bl	80002a8 <__aeabi_dsub>
 800beb0:	f805 6b01 	strb.w	r6, [r5], #1
 800beb4:	9e01      	ldr	r6, [sp, #4]
 800beb6:	9f03      	ldr	r7, [sp, #12]
 800beb8:	1bae      	subs	r6, r5, r6
 800beba:	42b7      	cmp	r7, r6
 800bebc:	4602      	mov	r2, r0
 800bebe:	460b      	mov	r3, r1
 800bec0:	d135      	bne.n	800bf2e <_dtoa_r+0x6e6>
 800bec2:	f7f4 f9f3 	bl	80002ac <__adddf3>
 800bec6:	4642      	mov	r2, r8
 800bec8:	464b      	mov	r3, r9
 800beca:	4606      	mov	r6, r0
 800becc:	460f      	mov	r7, r1
 800bece:	f7f4 fe33 	bl	8000b38 <__aeabi_dcmpgt>
 800bed2:	b9d0      	cbnz	r0, 800bf0a <_dtoa_r+0x6c2>
 800bed4:	4642      	mov	r2, r8
 800bed6:	464b      	mov	r3, r9
 800bed8:	4630      	mov	r0, r6
 800beda:	4639      	mov	r1, r7
 800bedc:	f7f4 fe04 	bl	8000ae8 <__aeabi_dcmpeq>
 800bee0:	b110      	cbz	r0, 800bee8 <_dtoa_r+0x6a0>
 800bee2:	f01a 0f01 	tst.w	sl, #1
 800bee6:	d110      	bne.n	800bf0a <_dtoa_r+0x6c2>
 800bee8:	4620      	mov	r0, r4
 800beea:	ee18 1a10 	vmov	r1, s16
 800beee:	f000 ffad 	bl	800ce4c <_Bfree>
 800bef2:	2300      	movs	r3, #0
 800bef4:	9800      	ldr	r0, [sp, #0]
 800bef6:	702b      	strb	r3, [r5, #0]
 800bef8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800befa:	3001      	adds	r0, #1
 800befc:	6018      	str	r0, [r3, #0]
 800befe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	f43f acf1 	beq.w	800b8e8 <_dtoa_r+0xa0>
 800bf06:	601d      	str	r5, [r3, #0]
 800bf08:	e4ee      	b.n	800b8e8 <_dtoa_r+0xa0>
 800bf0a:	9f00      	ldr	r7, [sp, #0]
 800bf0c:	462b      	mov	r3, r5
 800bf0e:	461d      	mov	r5, r3
 800bf10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bf14:	2a39      	cmp	r2, #57	; 0x39
 800bf16:	d106      	bne.n	800bf26 <_dtoa_r+0x6de>
 800bf18:	9a01      	ldr	r2, [sp, #4]
 800bf1a:	429a      	cmp	r2, r3
 800bf1c:	d1f7      	bne.n	800bf0e <_dtoa_r+0x6c6>
 800bf1e:	9901      	ldr	r1, [sp, #4]
 800bf20:	2230      	movs	r2, #48	; 0x30
 800bf22:	3701      	adds	r7, #1
 800bf24:	700a      	strb	r2, [r1, #0]
 800bf26:	781a      	ldrb	r2, [r3, #0]
 800bf28:	3201      	adds	r2, #1
 800bf2a:	701a      	strb	r2, [r3, #0]
 800bf2c:	e790      	b.n	800be50 <_dtoa_r+0x608>
 800bf2e:	4ba6      	ldr	r3, [pc, #664]	; (800c1c8 <_dtoa_r+0x980>)
 800bf30:	2200      	movs	r2, #0
 800bf32:	f7f4 fb71 	bl	8000618 <__aeabi_dmul>
 800bf36:	2200      	movs	r2, #0
 800bf38:	2300      	movs	r3, #0
 800bf3a:	4606      	mov	r6, r0
 800bf3c:	460f      	mov	r7, r1
 800bf3e:	f7f4 fdd3 	bl	8000ae8 <__aeabi_dcmpeq>
 800bf42:	2800      	cmp	r0, #0
 800bf44:	d09d      	beq.n	800be82 <_dtoa_r+0x63a>
 800bf46:	e7cf      	b.n	800bee8 <_dtoa_r+0x6a0>
 800bf48:	9a08      	ldr	r2, [sp, #32]
 800bf4a:	2a00      	cmp	r2, #0
 800bf4c:	f000 80d7 	beq.w	800c0fe <_dtoa_r+0x8b6>
 800bf50:	9a06      	ldr	r2, [sp, #24]
 800bf52:	2a01      	cmp	r2, #1
 800bf54:	f300 80ba 	bgt.w	800c0cc <_dtoa_r+0x884>
 800bf58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bf5a:	2a00      	cmp	r2, #0
 800bf5c:	f000 80b2 	beq.w	800c0c4 <_dtoa_r+0x87c>
 800bf60:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bf64:	9e07      	ldr	r6, [sp, #28]
 800bf66:	9d04      	ldr	r5, [sp, #16]
 800bf68:	9a04      	ldr	r2, [sp, #16]
 800bf6a:	441a      	add	r2, r3
 800bf6c:	9204      	str	r2, [sp, #16]
 800bf6e:	9a05      	ldr	r2, [sp, #20]
 800bf70:	2101      	movs	r1, #1
 800bf72:	441a      	add	r2, r3
 800bf74:	4620      	mov	r0, r4
 800bf76:	9205      	str	r2, [sp, #20]
 800bf78:	f001 f86a 	bl	800d050 <__i2b>
 800bf7c:	4607      	mov	r7, r0
 800bf7e:	2d00      	cmp	r5, #0
 800bf80:	dd0c      	ble.n	800bf9c <_dtoa_r+0x754>
 800bf82:	9b05      	ldr	r3, [sp, #20]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	dd09      	ble.n	800bf9c <_dtoa_r+0x754>
 800bf88:	42ab      	cmp	r3, r5
 800bf8a:	9a04      	ldr	r2, [sp, #16]
 800bf8c:	bfa8      	it	ge
 800bf8e:	462b      	movge	r3, r5
 800bf90:	1ad2      	subs	r2, r2, r3
 800bf92:	9204      	str	r2, [sp, #16]
 800bf94:	9a05      	ldr	r2, [sp, #20]
 800bf96:	1aed      	subs	r5, r5, r3
 800bf98:	1ad3      	subs	r3, r2, r3
 800bf9a:	9305      	str	r3, [sp, #20]
 800bf9c:	9b07      	ldr	r3, [sp, #28]
 800bf9e:	b31b      	cbz	r3, 800bfe8 <_dtoa_r+0x7a0>
 800bfa0:	9b08      	ldr	r3, [sp, #32]
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	f000 80af 	beq.w	800c106 <_dtoa_r+0x8be>
 800bfa8:	2e00      	cmp	r6, #0
 800bfaa:	dd13      	ble.n	800bfd4 <_dtoa_r+0x78c>
 800bfac:	4639      	mov	r1, r7
 800bfae:	4632      	mov	r2, r6
 800bfb0:	4620      	mov	r0, r4
 800bfb2:	f001 f90d 	bl	800d1d0 <__pow5mult>
 800bfb6:	ee18 2a10 	vmov	r2, s16
 800bfba:	4601      	mov	r1, r0
 800bfbc:	4607      	mov	r7, r0
 800bfbe:	4620      	mov	r0, r4
 800bfc0:	f001 f85c 	bl	800d07c <__multiply>
 800bfc4:	ee18 1a10 	vmov	r1, s16
 800bfc8:	4680      	mov	r8, r0
 800bfca:	4620      	mov	r0, r4
 800bfcc:	f000 ff3e 	bl	800ce4c <_Bfree>
 800bfd0:	ee08 8a10 	vmov	s16, r8
 800bfd4:	9b07      	ldr	r3, [sp, #28]
 800bfd6:	1b9a      	subs	r2, r3, r6
 800bfd8:	d006      	beq.n	800bfe8 <_dtoa_r+0x7a0>
 800bfda:	ee18 1a10 	vmov	r1, s16
 800bfde:	4620      	mov	r0, r4
 800bfe0:	f001 f8f6 	bl	800d1d0 <__pow5mult>
 800bfe4:	ee08 0a10 	vmov	s16, r0
 800bfe8:	2101      	movs	r1, #1
 800bfea:	4620      	mov	r0, r4
 800bfec:	f001 f830 	bl	800d050 <__i2b>
 800bff0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	4606      	mov	r6, r0
 800bff6:	f340 8088 	ble.w	800c10a <_dtoa_r+0x8c2>
 800bffa:	461a      	mov	r2, r3
 800bffc:	4601      	mov	r1, r0
 800bffe:	4620      	mov	r0, r4
 800c000:	f001 f8e6 	bl	800d1d0 <__pow5mult>
 800c004:	9b06      	ldr	r3, [sp, #24]
 800c006:	2b01      	cmp	r3, #1
 800c008:	4606      	mov	r6, r0
 800c00a:	f340 8081 	ble.w	800c110 <_dtoa_r+0x8c8>
 800c00e:	f04f 0800 	mov.w	r8, #0
 800c012:	6933      	ldr	r3, [r6, #16]
 800c014:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c018:	6918      	ldr	r0, [r3, #16]
 800c01a:	f000 ffc9 	bl	800cfb0 <__hi0bits>
 800c01e:	f1c0 0020 	rsb	r0, r0, #32
 800c022:	9b05      	ldr	r3, [sp, #20]
 800c024:	4418      	add	r0, r3
 800c026:	f010 001f 	ands.w	r0, r0, #31
 800c02a:	f000 8092 	beq.w	800c152 <_dtoa_r+0x90a>
 800c02e:	f1c0 0320 	rsb	r3, r0, #32
 800c032:	2b04      	cmp	r3, #4
 800c034:	f340 808a 	ble.w	800c14c <_dtoa_r+0x904>
 800c038:	f1c0 001c 	rsb	r0, r0, #28
 800c03c:	9b04      	ldr	r3, [sp, #16]
 800c03e:	4403      	add	r3, r0
 800c040:	9304      	str	r3, [sp, #16]
 800c042:	9b05      	ldr	r3, [sp, #20]
 800c044:	4403      	add	r3, r0
 800c046:	4405      	add	r5, r0
 800c048:	9305      	str	r3, [sp, #20]
 800c04a:	9b04      	ldr	r3, [sp, #16]
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	dd07      	ble.n	800c060 <_dtoa_r+0x818>
 800c050:	ee18 1a10 	vmov	r1, s16
 800c054:	461a      	mov	r2, r3
 800c056:	4620      	mov	r0, r4
 800c058:	f001 f914 	bl	800d284 <__lshift>
 800c05c:	ee08 0a10 	vmov	s16, r0
 800c060:	9b05      	ldr	r3, [sp, #20]
 800c062:	2b00      	cmp	r3, #0
 800c064:	dd05      	ble.n	800c072 <_dtoa_r+0x82a>
 800c066:	4631      	mov	r1, r6
 800c068:	461a      	mov	r2, r3
 800c06a:	4620      	mov	r0, r4
 800c06c:	f001 f90a 	bl	800d284 <__lshift>
 800c070:	4606      	mov	r6, r0
 800c072:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c074:	2b00      	cmp	r3, #0
 800c076:	d06e      	beq.n	800c156 <_dtoa_r+0x90e>
 800c078:	ee18 0a10 	vmov	r0, s16
 800c07c:	4631      	mov	r1, r6
 800c07e:	f001 f971 	bl	800d364 <__mcmp>
 800c082:	2800      	cmp	r0, #0
 800c084:	da67      	bge.n	800c156 <_dtoa_r+0x90e>
 800c086:	9b00      	ldr	r3, [sp, #0]
 800c088:	3b01      	subs	r3, #1
 800c08a:	ee18 1a10 	vmov	r1, s16
 800c08e:	9300      	str	r3, [sp, #0]
 800c090:	220a      	movs	r2, #10
 800c092:	2300      	movs	r3, #0
 800c094:	4620      	mov	r0, r4
 800c096:	f000 fefb 	bl	800ce90 <__multadd>
 800c09a:	9b08      	ldr	r3, [sp, #32]
 800c09c:	ee08 0a10 	vmov	s16, r0
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	f000 81b1 	beq.w	800c408 <_dtoa_r+0xbc0>
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	4639      	mov	r1, r7
 800c0aa:	220a      	movs	r2, #10
 800c0ac:	4620      	mov	r0, r4
 800c0ae:	f000 feef 	bl	800ce90 <__multadd>
 800c0b2:	9b02      	ldr	r3, [sp, #8]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	4607      	mov	r7, r0
 800c0b8:	f300 808e 	bgt.w	800c1d8 <_dtoa_r+0x990>
 800c0bc:	9b06      	ldr	r3, [sp, #24]
 800c0be:	2b02      	cmp	r3, #2
 800c0c0:	dc51      	bgt.n	800c166 <_dtoa_r+0x91e>
 800c0c2:	e089      	b.n	800c1d8 <_dtoa_r+0x990>
 800c0c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c0c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c0ca:	e74b      	b.n	800bf64 <_dtoa_r+0x71c>
 800c0cc:	9b03      	ldr	r3, [sp, #12]
 800c0ce:	1e5e      	subs	r6, r3, #1
 800c0d0:	9b07      	ldr	r3, [sp, #28]
 800c0d2:	42b3      	cmp	r3, r6
 800c0d4:	bfbf      	itttt	lt
 800c0d6:	9b07      	ldrlt	r3, [sp, #28]
 800c0d8:	9607      	strlt	r6, [sp, #28]
 800c0da:	1af2      	sublt	r2, r6, r3
 800c0dc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c0de:	bfb6      	itet	lt
 800c0e0:	189b      	addlt	r3, r3, r2
 800c0e2:	1b9e      	subge	r6, r3, r6
 800c0e4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c0e6:	9b03      	ldr	r3, [sp, #12]
 800c0e8:	bfb8      	it	lt
 800c0ea:	2600      	movlt	r6, #0
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	bfb7      	itett	lt
 800c0f0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c0f4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c0f8:	1a9d      	sublt	r5, r3, r2
 800c0fa:	2300      	movlt	r3, #0
 800c0fc:	e734      	b.n	800bf68 <_dtoa_r+0x720>
 800c0fe:	9e07      	ldr	r6, [sp, #28]
 800c100:	9d04      	ldr	r5, [sp, #16]
 800c102:	9f08      	ldr	r7, [sp, #32]
 800c104:	e73b      	b.n	800bf7e <_dtoa_r+0x736>
 800c106:	9a07      	ldr	r2, [sp, #28]
 800c108:	e767      	b.n	800bfda <_dtoa_r+0x792>
 800c10a:	9b06      	ldr	r3, [sp, #24]
 800c10c:	2b01      	cmp	r3, #1
 800c10e:	dc18      	bgt.n	800c142 <_dtoa_r+0x8fa>
 800c110:	f1ba 0f00 	cmp.w	sl, #0
 800c114:	d115      	bne.n	800c142 <_dtoa_r+0x8fa>
 800c116:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c11a:	b993      	cbnz	r3, 800c142 <_dtoa_r+0x8fa>
 800c11c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c120:	0d1b      	lsrs	r3, r3, #20
 800c122:	051b      	lsls	r3, r3, #20
 800c124:	b183      	cbz	r3, 800c148 <_dtoa_r+0x900>
 800c126:	9b04      	ldr	r3, [sp, #16]
 800c128:	3301      	adds	r3, #1
 800c12a:	9304      	str	r3, [sp, #16]
 800c12c:	9b05      	ldr	r3, [sp, #20]
 800c12e:	3301      	adds	r3, #1
 800c130:	9305      	str	r3, [sp, #20]
 800c132:	f04f 0801 	mov.w	r8, #1
 800c136:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c138:	2b00      	cmp	r3, #0
 800c13a:	f47f af6a 	bne.w	800c012 <_dtoa_r+0x7ca>
 800c13e:	2001      	movs	r0, #1
 800c140:	e76f      	b.n	800c022 <_dtoa_r+0x7da>
 800c142:	f04f 0800 	mov.w	r8, #0
 800c146:	e7f6      	b.n	800c136 <_dtoa_r+0x8ee>
 800c148:	4698      	mov	r8, r3
 800c14a:	e7f4      	b.n	800c136 <_dtoa_r+0x8ee>
 800c14c:	f43f af7d 	beq.w	800c04a <_dtoa_r+0x802>
 800c150:	4618      	mov	r0, r3
 800c152:	301c      	adds	r0, #28
 800c154:	e772      	b.n	800c03c <_dtoa_r+0x7f4>
 800c156:	9b03      	ldr	r3, [sp, #12]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	dc37      	bgt.n	800c1cc <_dtoa_r+0x984>
 800c15c:	9b06      	ldr	r3, [sp, #24]
 800c15e:	2b02      	cmp	r3, #2
 800c160:	dd34      	ble.n	800c1cc <_dtoa_r+0x984>
 800c162:	9b03      	ldr	r3, [sp, #12]
 800c164:	9302      	str	r3, [sp, #8]
 800c166:	9b02      	ldr	r3, [sp, #8]
 800c168:	b96b      	cbnz	r3, 800c186 <_dtoa_r+0x93e>
 800c16a:	4631      	mov	r1, r6
 800c16c:	2205      	movs	r2, #5
 800c16e:	4620      	mov	r0, r4
 800c170:	f000 fe8e 	bl	800ce90 <__multadd>
 800c174:	4601      	mov	r1, r0
 800c176:	4606      	mov	r6, r0
 800c178:	ee18 0a10 	vmov	r0, s16
 800c17c:	f001 f8f2 	bl	800d364 <__mcmp>
 800c180:	2800      	cmp	r0, #0
 800c182:	f73f adbb 	bgt.w	800bcfc <_dtoa_r+0x4b4>
 800c186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c188:	9d01      	ldr	r5, [sp, #4]
 800c18a:	43db      	mvns	r3, r3
 800c18c:	9300      	str	r3, [sp, #0]
 800c18e:	f04f 0800 	mov.w	r8, #0
 800c192:	4631      	mov	r1, r6
 800c194:	4620      	mov	r0, r4
 800c196:	f000 fe59 	bl	800ce4c <_Bfree>
 800c19a:	2f00      	cmp	r7, #0
 800c19c:	f43f aea4 	beq.w	800bee8 <_dtoa_r+0x6a0>
 800c1a0:	f1b8 0f00 	cmp.w	r8, #0
 800c1a4:	d005      	beq.n	800c1b2 <_dtoa_r+0x96a>
 800c1a6:	45b8      	cmp	r8, r7
 800c1a8:	d003      	beq.n	800c1b2 <_dtoa_r+0x96a>
 800c1aa:	4641      	mov	r1, r8
 800c1ac:	4620      	mov	r0, r4
 800c1ae:	f000 fe4d 	bl	800ce4c <_Bfree>
 800c1b2:	4639      	mov	r1, r7
 800c1b4:	4620      	mov	r0, r4
 800c1b6:	f000 fe49 	bl	800ce4c <_Bfree>
 800c1ba:	e695      	b.n	800bee8 <_dtoa_r+0x6a0>
 800c1bc:	2600      	movs	r6, #0
 800c1be:	4637      	mov	r7, r6
 800c1c0:	e7e1      	b.n	800c186 <_dtoa_r+0x93e>
 800c1c2:	9700      	str	r7, [sp, #0]
 800c1c4:	4637      	mov	r7, r6
 800c1c6:	e599      	b.n	800bcfc <_dtoa_r+0x4b4>
 800c1c8:	40240000 	.word	0x40240000
 800c1cc:	9b08      	ldr	r3, [sp, #32]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	f000 80ca 	beq.w	800c368 <_dtoa_r+0xb20>
 800c1d4:	9b03      	ldr	r3, [sp, #12]
 800c1d6:	9302      	str	r3, [sp, #8]
 800c1d8:	2d00      	cmp	r5, #0
 800c1da:	dd05      	ble.n	800c1e8 <_dtoa_r+0x9a0>
 800c1dc:	4639      	mov	r1, r7
 800c1de:	462a      	mov	r2, r5
 800c1e0:	4620      	mov	r0, r4
 800c1e2:	f001 f84f 	bl	800d284 <__lshift>
 800c1e6:	4607      	mov	r7, r0
 800c1e8:	f1b8 0f00 	cmp.w	r8, #0
 800c1ec:	d05b      	beq.n	800c2a6 <_dtoa_r+0xa5e>
 800c1ee:	6879      	ldr	r1, [r7, #4]
 800c1f0:	4620      	mov	r0, r4
 800c1f2:	f000 fdeb 	bl	800cdcc <_Balloc>
 800c1f6:	4605      	mov	r5, r0
 800c1f8:	b928      	cbnz	r0, 800c206 <_dtoa_r+0x9be>
 800c1fa:	4b87      	ldr	r3, [pc, #540]	; (800c418 <_dtoa_r+0xbd0>)
 800c1fc:	4602      	mov	r2, r0
 800c1fe:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c202:	f7ff bb3b 	b.w	800b87c <_dtoa_r+0x34>
 800c206:	693a      	ldr	r2, [r7, #16]
 800c208:	3202      	adds	r2, #2
 800c20a:	0092      	lsls	r2, r2, #2
 800c20c:	f107 010c 	add.w	r1, r7, #12
 800c210:	300c      	adds	r0, #12
 800c212:	f7fd fa66 	bl	80096e2 <memcpy>
 800c216:	2201      	movs	r2, #1
 800c218:	4629      	mov	r1, r5
 800c21a:	4620      	mov	r0, r4
 800c21c:	f001 f832 	bl	800d284 <__lshift>
 800c220:	9b01      	ldr	r3, [sp, #4]
 800c222:	f103 0901 	add.w	r9, r3, #1
 800c226:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c22a:	4413      	add	r3, r2
 800c22c:	9305      	str	r3, [sp, #20]
 800c22e:	f00a 0301 	and.w	r3, sl, #1
 800c232:	46b8      	mov	r8, r7
 800c234:	9304      	str	r3, [sp, #16]
 800c236:	4607      	mov	r7, r0
 800c238:	4631      	mov	r1, r6
 800c23a:	ee18 0a10 	vmov	r0, s16
 800c23e:	f7ff fa75 	bl	800b72c <quorem>
 800c242:	4641      	mov	r1, r8
 800c244:	9002      	str	r0, [sp, #8]
 800c246:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c24a:	ee18 0a10 	vmov	r0, s16
 800c24e:	f001 f889 	bl	800d364 <__mcmp>
 800c252:	463a      	mov	r2, r7
 800c254:	9003      	str	r0, [sp, #12]
 800c256:	4631      	mov	r1, r6
 800c258:	4620      	mov	r0, r4
 800c25a:	f001 f89f 	bl	800d39c <__mdiff>
 800c25e:	68c2      	ldr	r2, [r0, #12]
 800c260:	f109 3bff 	add.w	fp, r9, #4294967295
 800c264:	4605      	mov	r5, r0
 800c266:	bb02      	cbnz	r2, 800c2aa <_dtoa_r+0xa62>
 800c268:	4601      	mov	r1, r0
 800c26a:	ee18 0a10 	vmov	r0, s16
 800c26e:	f001 f879 	bl	800d364 <__mcmp>
 800c272:	4602      	mov	r2, r0
 800c274:	4629      	mov	r1, r5
 800c276:	4620      	mov	r0, r4
 800c278:	9207      	str	r2, [sp, #28]
 800c27a:	f000 fde7 	bl	800ce4c <_Bfree>
 800c27e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c282:	ea43 0102 	orr.w	r1, r3, r2
 800c286:	9b04      	ldr	r3, [sp, #16]
 800c288:	430b      	orrs	r3, r1
 800c28a:	464d      	mov	r5, r9
 800c28c:	d10f      	bne.n	800c2ae <_dtoa_r+0xa66>
 800c28e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c292:	d02a      	beq.n	800c2ea <_dtoa_r+0xaa2>
 800c294:	9b03      	ldr	r3, [sp, #12]
 800c296:	2b00      	cmp	r3, #0
 800c298:	dd02      	ble.n	800c2a0 <_dtoa_r+0xa58>
 800c29a:	9b02      	ldr	r3, [sp, #8]
 800c29c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c2a0:	f88b a000 	strb.w	sl, [fp]
 800c2a4:	e775      	b.n	800c192 <_dtoa_r+0x94a>
 800c2a6:	4638      	mov	r0, r7
 800c2a8:	e7ba      	b.n	800c220 <_dtoa_r+0x9d8>
 800c2aa:	2201      	movs	r2, #1
 800c2ac:	e7e2      	b.n	800c274 <_dtoa_r+0xa2c>
 800c2ae:	9b03      	ldr	r3, [sp, #12]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	db04      	blt.n	800c2be <_dtoa_r+0xa76>
 800c2b4:	9906      	ldr	r1, [sp, #24]
 800c2b6:	430b      	orrs	r3, r1
 800c2b8:	9904      	ldr	r1, [sp, #16]
 800c2ba:	430b      	orrs	r3, r1
 800c2bc:	d122      	bne.n	800c304 <_dtoa_r+0xabc>
 800c2be:	2a00      	cmp	r2, #0
 800c2c0:	ddee      	ble.n	800c2a0 <_dtoa_r+0xa58>
 800c2c2:	ee18 1a10 	vmov	r1, s16
 800c2c6:	2201      	movs	r2, #1
 800c2c8:	4620      	mov	r0, r4
 800c2ca:	f000 ffdb 	bl	800d284 <__lshift>
 800c2ce:	4631      	mov	r1, r6
 800c2d0:	ee08 0a10 	vmov	s16, r0
 800c2d4:	f001 f846 	bl	800d364 <__mcmp>
 800c2d8:	2800      	cmp	r0, #0
 800c2da:	dc03      	bgt.n	800c2e4 <_dtoa_r+0xa9c>
 800c2dc:	d1e0      	bne.n	800c2a0 <_dtoa_r+0xa58>
 800c2de:	f01a 0f01 	tst.w	sl, #1
 800c2e2:	d0dd      	beq.n	800c2a0 <_dtoa_r+0xa58>
 800c2e4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c2e8:	d1d7      	bne.n	800c29a <_dtoa_r+0xa52>
 800c2ea:	2339      	movs	r3, #57	; 0x39
 800c2ec:	f88b 3000 	strb.w	r3, [fp]
 800c2f0:	462b      	mov	r3, r5
 800c2f2:	461d      	mov	r5, r3
 800c2f4:	3b01      	subs	r3, #1
 800c2f6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c2fa:	2a39      	cmp	r2, #57	; 0x39
 800c2fc:	d071      	beq.n	800c3e2 <_dtoa_r+0xb9a>
 800c2fe:	3201      	adds	r2, #1
 800c300:	701a      	strb	r2, [r3, #0]
 800c302:	e746      	b.n	800c192 <_dtoa_r+0x94a>
 800c304:	2a00      	cmp	r2, #0
 800c306:	dd07      	ble.n	800c318 <_dtoa_r+0xad0>
 800c308:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c30c:	d0ed      	beq.n	800c2ea <_dtoa_r+0xaa2>
 800c30e:	f10a 0301 	add.w	r3, sl, #1
 800c312:	f88b 3000 	strb.w	r3, [fp]
 800c316:	e73c      	b.n	800c192 <_dtoa_r+0x94a>
 800c318:	9b05      	ldr	r3, [sp, #20]
 800c31a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c31e:	4599      	cmp	r9, r3
 800c320:	d047      	beq.n	800c3b2 <_dtoa_r+0xb6a>
 800c322:	ee18 1a10 	vmov	r1, s16
 800c326:	2300      	movs	r3, #0
 800c328:	220a      	movs	r2, #10
 800c32a:	4620      	mov	r0, r4
 800c32c:	f000 fdb0 	bl	800ce90 <__multadd>
 800c330:	45b8      	cmp	r8, r7
 800c332:	ee08 0a10 	vmov	s16, r0
 800c336:	f04f 0300 	mov.w	r3, #0
 800c33a:	f04f 020a 	mov.w	r2, #10
 800c33e:	4641      	mov	r1, r8
 800c340:	4620      	mov	r0, r4
 800c342:	d106      	bne.n	800c352 <_dtoa_r+0xb0a>
 800c344:	f000 fda4 	bl	800ce90 <__multadd>
 800c348:	4680      	mov	r8, r0
 800c34a:	4607      	mov	r7, r0
 800c34c:	f109 0901 	add.w	r9, r9, #1
 800c350:	e772      	b.n	800c238 <_dtoa_r+0x9f0>
 800c352:	f000 fd9d 	bl	800ce90 <__multadd>
 800c356:	4639      	mov	r1, r7
 800c358:	4680      	mov	r8, r0
 800c35a:	2300      	movs	r3, #0
 800c35c:	220a      	movs	r2, #10
 800c35e:	4620      	mov	r0, r4
 800c360:	f000 fd96 	bl	800ce90 <__multadd>
 800c364:	4607      	mov	r7, r0
 800c366:	e7f1      	b.n	800c34c <_dtoa_r+0xb04>
 800c368:	9b03      	ldr	r3, [sp, #12]
 800c36a:	9302      	str	r3, [sp, #8]
 800c36c:	9d01      	ldr	r5, [sp, #4]
 800c36e:	ee18 0a10 	vmov	r0, s16
 800c372:	4631      	mov	r1, r6
 800c374:	f7ff f9da 	bl	800b72c <quorem>
 800c378:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c37c:	9b01      	ldr	r3, [sp, #4]
 800c37e:	f805 ab01 	strb.w	sl, [r5], #1
 800c382:	1aea      	subs	r2, r5, r3
 800c384:	9b02      	ldr	r3, [sp, #8]
 800c386:	4293      	cmp	r3, r2
 800c388:	dd09      	ble.n	800c39e <_dtoa_r+0xb56>
 800c38a:	ee18 1a10 	vmov	r1, s16
 800c38e:	2300      	movs	r3, #0
 800c390:	220a      	movs	r2, #10
 800c392:	4620      	mov	r0, r4
 800c394:	f000 fd7c 	bl	800ce90 <__multadd>
 800c398:	ee08 0a10 	vmov	s16, r0
 800c39c:	e7e7      	b.n	800c36e <_dtoa_r+0xb26>
 800c39e:	9b02      	ldr	r3, [sp, #8]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	bfc8      	it	gt
 800c3a4:	461d      	movgt	r5, r3
 800c3a6:	9b01      	ldr	r3, [sp, #4]
 800c3a8:	bfd8      	it	le
 800c3aa:	2501      	movle	r5, #1
 800c3ac:	441d      	add	r5, r3
 800c3ae:	f04f 0800 	mov.w	r8, #0
 800c3b2:	ee18 1a10 	vmov	r1, s16
 800c3b6:	2201      	movs	r2, #1
 800c3b8:	4620      	mov	r0, r4
 800c3ba:	f000 ff63 	bl	800d284 <__lshift>
 800c3be:	4631      	mov	r1, r6
 800c3c0:	ee08 0a10 	vmov	s16, r0
 800c3c4:	f000 ffce 	bl	800d364 <__mcmp>
 800c3c8:	2800      	cmp	r0, #0
 800c3ca:	dc91      	bgt.n	800c2f0 <_dtoa_r+0xaa8>
 800c3cc:	d102      	bne.n	800c3d4 <_dtoa_r+0xb8c>
 800c3ce:	f01a 0f01 	tst.w	sl, #1
 800c3d2:	d18d      	bne.n	800c2f0 <_dtoa_r+0xaa8>
 800c3d4:	462b      	mov	r3, r5
 800c3d6:	461d      	mov	r5, r3
 800c3d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c3dc:	2a30      	cmp	r2, #48	; 0x30
 800c3de:	d0fa      	beq.n	800c3d6 <_dtoa_r+0xb8e>
 800c3e0:	e6d7      	b.n	800c192 <_dtoa_r+0x94a>
 800c3e2:	9a01      	ldr	r2, [sp, #4]
 800c3e4:	429a      	cmp	r2, r3
 800c3e6:	d184      	bne.n	800c2f2 <_dtoa_r+0xaaa>
 800c3e8:	9b00      	ldr	r3, [sp, #0]
 800c3ea:	3301      	adds	r3, #1
 800c3ec:	9300      	str	r3, [sp, #0]
 800c3ee:	2331      	movs	r3, #49	; 0x31
 800c3f0:	7013      	strb	r3, [r2, #0]
 800c3f2:	e6ce      	b.n	800c192 <_dtoa_r+0x94a>
 800c3f4:	4b09      	ldr	r3, [pc, #36]	; (800c41c <_dtoa_r+0xbd4>)
 800c3f6:	f7ff ba95 	b.w	800b924 <_dtoa_r+0xdc>
 800c3fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	f47f aa6e 	bne.w	800b8de <_dtoa_r+0x96>
 800c402:	4b07      	ldr	r3, [pc, #28]	; (800c420 <_dtoa_r+0xbd8>)
 800c404:	f7ff ba8e 	b.w	800b924 <_dtoa_r+0xdc>
 800c408:	9b02      	ldr	r3, [sp, #8]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	dcae      	bgt.n	800c36c <_dtoa_r+0xb24>
 800c40e:	9b06      	ldr	r3, [sp, #24]
 800c410:	2b02      	cmp	r3, #2
 800c412:	f73f aea8 	bgt.w	800c166 <_dtoa_r+0x91e>
 800c416:	e7a9      	b.n	800c36c <_dtoa_r+0xb24>
 800c418:	0800e4a0 	.word	0x0800e4a0
 800c41c:	0800e2a0 	.word	0x0800e2a0
 800c420:	0800e421 	.word	0x0800e421

0800c424 <__sflush_r>:
 800c424:	898a      	ldrh	r2, [r1, #12]
 800c426:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c42a:	4605      	mov	r5, r0
 800c42c:	0710      	lsls	r0, r2, #28
 800c42e:	460c      	mov	r4, r1
 800c430:	d458      	bmi.n	800c4e4 <__sflush_r+0xc0>
 800c432:	684b      	ldr	r3, [r1, #4]
 800c434:	2b00      	cmp	r3, #0
 800c436:	dc05      	bgt.n	800c444 <__sflush_r+0x20>
 800c438:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	dc02      	bgt.n	800c444 <__sflush_r+0x20>
 800c43e:	2000      	movs	r0, #0
 800c440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c444:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c446:	2e00      	cmp	r6, #0
 800c448:	d0f9      	beq.n	800c43e <__sflush_r+0x1a>
 800c44a:	2300      	movs	r3, #0
 800c44c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c450:	682f      	ldr	r7, [r5, #0]
 800c452:	602b      	str	r3, [r5, #0]
 800c454:	d032      	beq.n	800c4bc <__sflush_r+0x98>
 800c456:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c458:	89a3      	ldrh	r3, [r4, #12]
 800c45a:	075a      	lsls	r2, r3, #29
 800c45c:	d505      	bpl.n	800c46a <__sflush_r+0x46>
 800c45e:	6863      	ldr	r3, [r4, #4]
 800c460:	1ac0      	subs	r0, r0, r3
 800c462:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c464:	b10b      	cbz	r3, 800c46a <__sflush_r+0x46>
 800c466:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c468:	1ac0      	subs	r0, r0, r3
 800c46a:	2300      	movs	r3, #0
 800c46c:	4602      	mov	r2, r0
 800c46e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c470:	6a21      	ldr	r1, [r4, #32]
 800c472:	4628      	mov	r0, r5
 800c474:	47b0      	blx	r6
 800c476:	1c43      	adds	r3, r0, #1
 800c478:	89a3      	ldrh	r3, [r4, #12]
 800c47a:	d106      	bne.n	800c48a <__sflush_r+0x66>
 800c47c:	6829      	ldr	r1, [r5, #0]
 800c47e:	291d      	cmp	r1, #29
 800c480:	d82c      	bhi.n	800c4dc <__sflush_r+0xb8>
 800c482:	4a2a      	ldr	r2, [pc, #168]	; (800c52c <__sflush_r+0x108>)
 800c484:	40ca      	lsrs	r2, r1
 800c486:	07d6      	lsls	r6, r2, #31
 800c488:	d528      	bpl.n	800c4dc <__sflush_r+0xb8>
 800c48a:	2200      	movs	r2, #0
 800c48c:	6062      	str	r2, [r4, #4]
 800c48e:	04d9      	lsls	r1, r3, #19
 800c490:	6922      	ldr	r2, [r4, #16]
 800c492:	6022      	str	r2, [r4, #0]
 800c494:	d504      	bpl.n	800c4a0 <__sflush_r+0x7c>
 800c496:	1c42      	adds	r2, r0, #1
 800c498:	d101      	bne.n	800c49e <__sflush_r+0x7a>
 800c49a:	682b      	ldr	r3, [r5, #0]
 800c49c:	b903      	cbnz	r3, 800c4a0 <__sflush_r+0x7c>
 800c49e:	6560      	str	r0, [r4, #84]	; 0x54
 800c4a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c4a2:	602f      	str	r7, [r5, #0]
 800c4a4:	2900      	cmp	r1, #0
 800c4a6:	d0ca      	beq.n	800c43e <__sflush_r+0x1a>
 800c4a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c4ac:	4299      	cmp	r1, r3
 800c4ae:	d002      	beq.n	800c4b6 <__sflush_r+0x92>
 800c4b0:	4628      	mov	r0, r5
 800c4b2:	f001 f963 	bl	800d77c <_free_r>
 800c4b6:	2000      	movs	r0, #0
 800c4b8:	6360      	str	r0, [r4, #52]	; 0x34
 800c4ba:	e7c1      	b.n	800c440 <__sflush_r+0x1c>
 800c4bc:	6a21      	ldr	r1, [r4, #32]
 800c4be:	2301      	movs	r3, #1
 800c4c0:	4628      	mov	r0, r5
 800c4c2:	47b0      	blx	r6
 800c4c4:	1c41      	adds	r1, r0, #1
 800c4c6:	d1c7      	bne.n	800c458 <__sflush_r+0x34>
 800c4c8:	682b      	ldr	r3, [r5, #0]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d0c4      	beq.n	800c458 <__sflush_r+0x34>
 800c4ce:	2b1d      	cmp	r3, #29
 800c4d0:	d001      	beq.n	800c4d6 <__sflush_r+0xb2>
 800c4d2:	2b16      	cmp	r3, #22
 800c4d4:	d101      	bne.n	800c4da <__sflush_r+0xb6>
 800c4d6:	602f      	str	r7, [r5, #0]
 800c4d8:	e7b1      	b.n	800c43e <__sflush_r+0x1a>
 800c4da:	89a3      	ldrh	r3, [r4, #12]
 800c4dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c4e0:	81a3      	strh	r3, [r4, #12]
 800c4e2:	e7ad      	b.n	800c440 <__sflush_r+0x1c>
 800c4e4:	690f      	ldr	r7, [r1, #16]
 800c4e6:	2f00      	cmp	r7, #0
 800c4e8:	d0a9      	beq.n	800c43e <__sflush_r+0x1a>
 800c4ea:	0793      	lsls	r3, r2, #30
 800c4ec:	680e      	ldr	r6, [r1, #0]
 800c4ee:	bf08      	it	eq
 800c4f0:	694b      	ldreq	r3, [r1, #20]
 800c4f2:	600f      	str	r7, [r1, #0]
 800c4f4:	bf18      	it	ne
 800c4f6:	2300      	movne	r3, #0
 800c4f8:	eba6 0807 	sub.w	r8, r6, r7
 800c4fc:	608b      	str	r3, [r1, #8]
 800c4fe:	f1b8 0f00 	cmp.w	r8, #0
 800c502:	dd9c      	ble.n	800c43e <__sflush_r+0x1a>
 800c504:	6a21      	ldr	r1, [r4, #32]
 800c506:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c508:	4643      	mov	r3, r8
 800c50a:	463a      	mov	r2, r7
 800c50c:	4628      	mov	r0, r5
 800c50e:	47b0      	blx	r6
 800c510:	2800      	cmp	r0, #0
 800c512:	dc06      	bgt.n	800c522 <__sflush_r+0xfe>
 800c514:	89a3      	ldrh	r3, [r4, #12]
 800c516:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c51a:	81a3      	strh	r3, [r4, #12]
 800c51c:	f04f 30ff 	mov.w	r0, #4294967295
 800c520:	e78e      	b.n	800c440 <__sflush_r+0x1c>
 800c522:	4407      	add	r7, r0
 800c524:	eba8 0800 	sub.w	r8, r8, r0
 800c528:	e7e9      	b.n	800c4fe <__sflush_r+0xda>
 800c52a:	bf00      	nop
 800c52c:	20400001 	.word	0x20400001

0800c530 <_fflush_r>:
 800c530:	b538      	push	{r3, r4, r5, lr}
 800c532:	690b      	ldr	r3, [r1, #16]
 800c534:	4605      	mov	r5, r0
 800c536:	460c      	mov	r4, r1
 800c538:	b913      	cbnz	r3, 800c540 <_fflush_r+0x10>
 800c53a:	2500      	movs	r5, #0
 800c53c:	4628      	mov	r0, r5
 800c53e:	bd38      	pop	{r3, r4, r5, pc}
 800c540:	b118      	cbz	r0, 800c54a <_fflush_r+0x1a>
 800c542:	6983      	ldr	r3, [r0, #24]
 800c544:	b90b      	cbnz	r3, 800c54a <_fflush_r+0x1a>
 800c546:	f7fd f807 	bl	8009558 <__sinit>
 800c54a:	4b14      	ldr	r3, [pc, #80]	; (800c59c <_fflush_r+0x6c>)
 800c54c:	429c      	cmp	r4, r3
 800c54e:	d11b      	bne.n	800c588 <_fflush_r+0x58>
 800c550:	686c      	ldr	r4, [r5, #4]
 800c552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d0ef      	beq.n	800c53a <_fflush_r+0xa>
 800c55a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c55c:	07d0      	lsls	r0, r2, #31
 800c55e:	d404      	bmi.n	800c56a <_fflush_r+0x3a>
 800c560:	0599      	lsls	r1, r3, #22
 800c562:	d402      	bmi.n	800c56a <_fflush_r+0x3a>
 800c564:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c566:	f7fd f8ba 	bl	80096de <__retarget_lock_acquire_recursive>
 800c56a:	4628      	mov	r0, r5
 800c56c:	4621      	mov	r1, r4
 800c56e:	f7ff ff59 	bl	800c424 <__sflush_r>
 800c572:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c574:	07da      	lsls	r2, r3, #31
 800c576:	4605      	mov	r5, r0
 800c578:	d4e0      	bmi.n	800c53c <_fflush_r+0xc>
 800c57a:	89a3      	ldrh	r3, [r4, #12]
 800c57c:	059b      	lsls	r3, r3, #22
 800c57e:	d4dd      	bmi.n	800c53c <_fflush_r+0xc>
 800c580:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c582:	f7fd f8ad 	bl	80096e0 <__retarget_lock_release_recursive>
 800c586:	e7d9      	b.n	800c53c <_fflush_r+0xc>
 800c588:	4b05      	ldr	r3, [pc, #20]	; (800c5a0 <_fflush_r+0x70>)
 800c58a:	429c      	cmp	r4, r3
 800c58c:	d101      	bne.n	800c592 <_fflush_r+0x62>
 800c58e:	68ac      	ldr	r4, [r5, #8]
 800c590:	e7df      	b.n	800c552 <_fflush_r+0x22>
 800c592:	4b04      	ldr	r3, [pc, #16]	; (800c5a4 <_fflush_r+0x74>)
 800c594:	429c      	cmp	r4, r3
 800c596:	bf08      	it	eq
 800c598:	68ec      	ldreq	r4, [r5, #12]
 800c59a:	e7da      	b.n	800c552 <_fflush_r+0x22>
 800c59c:	0800e24c 	.word	0x0800e24c
 800c5a0:	0800e26c 	.word	0x0800e26c
 800c5a4:	0800e22c 	.word	0x0800e22c

0800c5a8 <rshift>:
 800c5a8:	6903      	ldr	r3, [r0, #16]
 800c5aa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c5ae:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c5b2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c5b6:	f100 0414 	add.w	r4, r0, #20
 800c5ba:	dd45      	ble.n	800c648 <rshift+0xa0>
 800c5bc:	f011 011f 	ands.w	r1, r1, #31
 800c5c0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c5c4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c5c8:	d10c      	bne.n	800c5e4 <rshift+0x3c>
 800c5ca:	f100 0710 	add.w	r7, r0, #16
 800c5ce:	4629      	mov	r1, r5
 800c5d0:	42b1      	cmp	r1, r6
 800c5d2:	d334      	bcc.n	800c63e <rshift+0x96>
 800c5d4:	1a9b      	subs	r3, r3, r2
 800c5d6:	009b      	lsls	r3, r3, #2
 800c5d8:	1eea      	subs	r2, r5, #3
 800c5da:	4296      	cmp	r6, r2
 800c5dc:	bf38      	it	cc
 800c5de:	2300      	movcc	r3, #0
 800c5e0:	4423      	add	r3, r4
 800c5e2:	e015      	b.n	800c610 <rshift+0x68>
 800c5e4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c5e8:	f1c1 0820 	rsb	r8, r1, #32
 800c5ec:	40cf      	lsrs	r7, r1
 800c5ee:	f105 0e04 	add.w	lr, r5, #4
 800c5f2:	46a1      	mov	r9, r4
 800c5f4:	4576      	cmp	r6, lr
 800c5f6:	46f4      	mov	ip, lr
 800c5f8:	d815      	bhi.n	800c626 <rshift+0x7e>
 800c5fa:	1a9a      	subs	r2, r3, r2
 800c5fc:	0092      	lsls	r2, r2, #2
 800c5fe:	3a04      	subs	r2, #4
 800c600:	3501      	adds	r5, #1
 800c602:	42ae      	cmp	r6, r5
 800c604:	bf38      	it	cc
 800c606:	2200      	movcc	r2, #0
 800c608:	18a3      	adds	r3, r4, r2
 800c60a:	50a7      	str	r7, [r4, r2]
 800c60c:	b107      	cbz	r7, 800c610 <rshift+0x68>
 800c60e:	3304      	adds	r3, #4
 800c610:	1b1a      	subs	r2, r3, r4
 800c612:	42a3      	cmp	r3, r4
 800c614:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c618:	bf08      	it	eq
 800c61a:	2300      	moveq	r3, #0
 800c61c:	6102      	str	r2, [r0, #16]
 800c61e:	bf08      	it	eq
 800c620:	6143      	streq	r3, [r0, #20]
 800c622:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c626:	f8dc c000 	ldr.w	ip, [ip]
 800c62a:	fa0c fc08 	lsl.w	ip, ip, r8
 800c62e:	ea4c 0707 	orr.w	r7, ip, r7
 800c632:	f849 7b04 	str.w	r7, [r9], #4
 800c636:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c63a:	40cf      	lsrs	r7, r1
 800c63c:	e7da      	b.n	800c5f4 <rshift+0x4c>
 800c63e:	f851 cb04 	ldr.w	ip, [r1], #4
 800c642:	f847 cf04 	str.w	ip, [r7, #4]!
 800c646:	e7c3      	b.n	800c5d0 <rshift+0x28>
 800c648:	4623      	mov	r3, r4
 800c64a:	e7e1      	b.n	800c610 <rshift+0x68>

0800c64c <__hexdig_fun>:
 800c64c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c650:	2b09      	cmp	r3, #9
 800c652:	d802      	bhi.n	800c65a <__hexdig_fun+0xe>
 800c654:	3820      	subs	r0, #32
 800c656:	b2c0      	uxtb	r0, r0
 800c658:	4770      	bx	lr
 800c65a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c65e:	2b05      	cmp	r3, #5
 800c660:	d801      	bhi.n	800c666 <__hexdig_fun+0x1a>
 800c662:	3847      	subs	r0, #71	; 0x47
 800c664:	e7f7      	b.n	800c656 <__hexdig_fun+0xa>
 800c666:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c66a:	2b05      	cmp	r3, #5
 800c66c:	d801      	bhi.n	800c672 <__hexdig_fun+0x26>
 800c66e:	3827      	subs	r0, #39	; 0x27
 800c670:	e7f1      	b.n	800c656 <__hexdig_fun+0xa>
 800c672:	2000      	movs	r0, #0
 800c674:	4770      	bx	lr
	...

0800c678 <__gethex>:
 800c678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c67c:	ed2d 8b02 	vpush	{d8}
 800c680:	b089      	sub	sp, #36	; 0x24
 800c682:	ee08 0a10 	vmov	s16, r0
 800c686:	9304      	str	r3, [sp, #16]
 800c688:	4bb4      	ldr	r3, [pc, #720]	; (800c95c <__gethex+0x2e4>)
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	9301      	str	r3, [sp, #4]
 800c68e:	4618      	mov	r0, r3
 800c690:	468b      	mov	fp, r1
 800c692:	4690      	mov	r8, r2
 800c694:	f7f3 fdac 	bl	80001f0 <strlen>
 800c698:	9b01      	ldr	r3, [sp, #4]
 800c69a:	f8db 2000 	ldr.w	r2, [fp]
 800c69e:	4403      	add	r3, r0
 800c6a0:	4682      	mov	sl, r0
 800c6a2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c6a6:	9305      	str	r3, [sp, #20]
 800c6a8:	1c93      	adds	r3, r2, #2
 800c6aa:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c6ae:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c6b2:	32fe      	adds	r2, #254	; 0xfe
 800c6b4:	18d1      	adds	r1, r2, r3
 800c6b6:	461f      	mov	r7, r3
 800c6b8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c6bc:	9100      	str	r1, [sp, #0]
 800c6be:	2830      	cmp	r0, #48	; 0x30
 800c6c0:	d0f8      	beq.n	800c6b4 <__gethex+0x3c>
 800c6c2:	f7ff ffc3 	bl	800c64c <__hexdig_fun>
 800c6c6:	4604      	mov	r4, r0
 800c6c8:	2800      	cmp	r0, #0
 800c6ca:	d13a      	bne.n	800c742 <__gethex+0xca>
 800c6cc:	9901      	ldr	r1, [sp, #4]
 800c6ce:	4652      	mov	r2, sl
 800c6d0:	4638      	mov	r0, r7
 800c6d2:	f001 fb71 	bl	800ddb8 <strncmp>
 800c6d6:	4605      	mov	r5, r0
 800c6d8:	2800      	cmp	r0, #0
 800c6da:	d168      	bne.n	800c7ae <__gethex+0x136>
 800c6dc:	f817 000a 	ldrb.w	r0, [r7, sl]
 800c6e0:	eb07 060a 	add.w	r6, r7, sl
 800c6e4:	f7ff ffb2 	bl	800c64c <__hexdig_fun>
 800c6e8:	2800      	cmp	r0, #0
 800c6ea:	d062      	beq.n	800c7b2 <__gethex+0x13a>
 800c6ec:	4633      	mov	r3, r6
 800c6ee:	7818      	ldrb	r0, [r3, #0]
 800c6f0:	2830      	cmp	r0, #48	; 0x30
 800c6f2:	461f      	mov	r7, r3
 800c6f4:	f103 0301 	add.w	r3, r3, #1
 800c6f8:	d0f9      	beq.n	800c6ee <__gethex+0x76>
 800c6fa:	f7ff ffa7 	bl	800c64c <__hexdig_fun>
 800c6fe:	2301      	movs	r3, #1
 800c700:	fab0 f480 	clz	r4, r0
 800c704:	0964      	lsrs	r4, r4, #5
 800c706:	4635      	mov	r5, r6
 800c708:	9300      	str	r3, [sp, #0]
 800c70a:	463a      	mov	r2, r7
 800c70c:	4616      	mov	r6, r2
 800c70e:	3201      	adds	r2, #1
 800c710:	7830      	ldrb	r0, [r6, #0]
 800c712:	f7ff ff9b 	bl	800c64c <__hexdig_fun>
 800c716:	2800      	cmp	r0, #0
 800c718:	d1f8      	bne.n	800c70c <__gethex+0x94>
 800c71a:	9901      	ldr	r1, [sp, #4]
 800c71c:	4652      	mov	r2, sl
 800c71e:	4630      	mov	r0, r6
 800c720:	f001 fb4a 	bl	800ddb8 <strncmp>
 800c724:	b980      	cbnz	r0, 800c748 <__gethex+0xd0>
 800c726:	b94d      	cbnz	r5, 800c73c <__gethex+0xc4>
 800c728:	eb06 050a 	add.w	r5, r6, sl
 800c72c:	462a      	mov	r2, r5
 800c72e:	4616      	mov	r6, r2
 800c730:	3201      	adds	r2, #1
 800c732:	7830      	ldrb	r0, [r6, #0]
 800c734:	f7ff ff8a 	bl	800c64c <__hexdig_fun>
 800c738:	2800      	cmp	r0, #0
 800c73a:	d1f8      	bne.n	800c72e <__gethex+0xb6>
 800c73c:	1bad      	subs	r5, r5, r6
 800c73e:	00ad      	lsls	r5, r5, #2
 800c740:	e004      	b.n	800c74c <__gethex+0xd4>
 800c742:	2400      	movs	r4, #0
 800c744:	4625      	mov	r5, r4
 800c746:	e7e0      	b.n	800c70a <__gethex+0x92>
 800c748:	2d00      	cmp	r5, #0
 800c74a:	d1f7      	bne.n	800c73c <__gethex+0xc4>
 800c74c:	7833      	ldrb	r3, [r6, #0]
 800c74e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c752:	2b50      	cmp	r3, #80	; 0x50
 800c754:	d13b      	bne.n	800c7ce <__gethex+0x156>
 800c756:	7873      	ldrb	r3, [r6, #1]
 800c758:	2b2b      	cmp	r3, #43	; 0x2b
 800c75a:	d02c      	beq.n	800c7b6 <__gethex+0x13e>
 800c75c:	2b2d      	cmp	r3, #45	; 0x2d
 800c75e:	d02e      	beq.n	800c7be <__gethex+0x146>
 800c760:	1c71      	adds	r1, r6, #1
 800c762:	f04f 0900 	mov.w	r9, #0
 800c766:	7808      	ldrb	r0, [r1, #0]
 800c768:	f7ff ff70 	bl	800c64c <__hexdig_fun>
 800c76c:	1e43      	subs	r3, r0, #1
 800c76e:	b2db      	uxtb	r3, r3
 800c770:	2b18      	cmp	r3, #24
 800c772:	d82c      	bhi.n	800c7ce <__gethex+0x156>
 800c774:	f1a0 0210 	sub.w	r2, r0, #16
 800c778:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c77c:	f7ff ff66 	bl	800c64c <__hexdig_fun>
 800c780:	1e43      	subs	r3, r0, #1
 800c782:	b2db      	uxtb	r3, r3
 800c784:	2b18      	cmp	r3, #24
 800c786:	d91d      	bls.n	800c7c4 <__gethex+0x14c>
 800c788:	f1b9 0f00 	cmp.w	r9, #0
 800c78c:	d000      	beq.n	800c790 <__gethex+0x118>
 800c78e:	4252      	negs	r2, r2
 800c790:	4415      	add	r5, r2
 800c792:	f8cb 1000 	str.w	r1, [fp]
 800c796:	b1e4      	cbz	r4, 800c7d2 <__gethex+0x15a>
 800c798:	9b00      	ldr	r3, [sp, #0]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	bf14      	ite	ne
 800c79e:	2700      	movne	r7, #0
 800c7a0:	2706      	moveq	r7, #6
 800c7a2:	4638      	mov	r0, r7
 800c7a4:	b009      	add	sp, #36	; 0x24
 800c7a6:	ecbd 8b02 	vpop	{d8}
 800c7aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7ae:	463e      	mov	r6, r7
 800c7b0:	4625      	mov	r5, r4
 800c7b2:	2401      	movs	r4, #1
 800c7b4:	e7ca      	b.n	800c74c <__gethex+0xd4>
 800c7b6:	f04f 0900 	mov.w	r9, #0
 800c7ba:	1cb1      	adds	r1, r6, #2
 800c7bc:	e7d3      	b.n	800c766 <__gethex+0xee>
 800c7be:	f04f 0901 	mov.w	r9, #1
 800c7c2:	e7fa      	b.n	800c7ba <__gethex+0x142>
 800c7c4:	230a      	movs	r3, #10
 800c7c6:	fb03 0202 	mla	r2, r3, r2, r0
 800c7ca:	3a10      	subs	r2, #16
 800c7cc:	e7d4      	b.n	800c778 <__gethex+0x100>
 800c7ce:	4631      	mov	r1, r6
 800c7d0:	e7df      	b.n	800c792 <__gethex+0x11a>
 800c7d2:	1bf3      	subs	r3, r6, r7
 800c7d4:	3b01      	subs	r3, #1
 800c7d6:	4621      	mov	r1, r4
 800c7d8:	2b07      	cmp	r3, #7
 800c7da:	dc0b      	bgt.n	800c7f4 <__gethex+0x17c>
 800c7dc:	ee18 0a10 	vmov	r0, s16
 800c7e0:	f000 faf4 	bl	800cdcc <_Balloc>
 800c7e4:	4604      	mov	r4, r0
 800c7e6:	b940      	cbnz	r0, 800c7fa <__gethex+0x182>
 800c7e8:	4b5d      	ldr	r3, [pc, #372]	; (800c960 <__gethex+0x2e8>)
 800c7ea:	4602      	mov	r2, r0
 800c7ec:	21de      	movs	r1, #222	; 0xde
 800c7ee:	485d      	ldr	r0, [pc, #372]	; (800c964 <__gethex+0x2ec>)
 800c7f0:	f001 fb04 	bl	800ddfc <__assert_func>
 800c7f4:	3101      	adds	r1, #1
 800c7f6:	105b      	asrs	r3, r3, #1
 800c7f8:	e7ee      	b.n	800c7d8 <__gethex+0x160>
 800c7fa:	f100 0914 	add.w	r9, r0, #20
 800c7fe:	f04f 0b00 	mov.w	fp, #0
 800c802:	f1ca 0301 	rsb	r3, sl, #1
 800c806:	f8cd 9008 	str.w	r9, [sp, #8]
 800c80a:	f8cd b000 	str.w	fp, [sp]
 800c80e:	9306      	str	r3, [sp, #24]
 800c810:	42b7      	cmp	r7, r6
 800c812:	d340      	bcc.n	800c896 <__gethex+0x21e>
 800c814:	9802      	ldr	r0, [sp, #8]
 800c816:	9b00      	ldr	r3, [sp, #0]
 800c818:	f840 3b04 	str.w	r3, [r0], #4
 800c81c:	eba0 0009 	sub.w	r0, r0, r9
 800c820:	1080      	asrs	r0, r0, #2
 800c822:	0146      	lsls	r6, r0, #5
 800c824:	6120      	str	r0, [r4, #16]
 800c826:	4618      	mov	r0, r3
 800c828:	f000 fbc2 	bl	800cfb0 <__hi0bits>
 800c82c:	1a30      	subs	r0, r6, r0
 800c82e:	f8d8 6000 	ldr.w	r6, [r8]
 800c832:	42b0      	cmp	r0, r6
 800c834:	dd63      	ble.n	800c8fe <__gethex+0x286>
 800c836:	1b87      	subs	r7, r0, r6
 800c838:	4639      	mov	r1, r7
 800c83a:	4620      	mov	r0, r4
 800c83c:	f000 ff66 	bl	800d70c <__any_on>
 800c840:	4682      	mov	sl, r0
 800c842:	b1a8      	cbz	r0, 800c870 <__gethex+0x1f8>
 800c844:	1e7b      	subs	r3, r7, #1
 800c846:	1159      	asrs	r1, r3, #5
 800c848:	f003 021f 	and.w	r2, r3, #31
 800c84c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c850:	f04f 0a01 	mov.w	sl, #1
 800c854:	fa0a f202 	lsl.w	r2, sl, r2
 800c858:	420a      	tst	r2, r1
 800c85a:	d009      	beq.n	800c870 <__gethex+0x1f8>
 800c85c:	4553      	cmp	r3, sl
 800c85e:	dd05      	ble.n	800c86c <__gethex+0x1f4>
 800c860:	1eb9      	subs	r1, r7, #2
 800c862:	4620      	mov	r0, r4
 800c864:	f000 ff52 	bl	800d70c <__any_on>
 800c868:	2800      	cmp	r0, #0
 800c86a:	d145      	bne.n	800c8f8 <__gethex+0x280>
 800c86c:	f04f 0a02 	mov.w	sl, #2
 800c870:	4639      	mov	r1, r7
 800c872:	4620      	mov	r0, r4
 800c874:	f7ff fe98 	bl	800c5a8 <rshift>
 800c878:	443d      	add	r5, r7
 800c87a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c87e:	42ab      	cmp	r3, r5
 800c880:	da4c      	bge.n	800c91c <__gethex+0x2a4>
 800c882:	ee18 0a10 	vmov	r0, s16
 800c886:	4621      	mov	r1, r4
 800c888:	f000 fae0 	bl	800ce4c <_Bfree>
 800c88c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c88e:	2300      	movs	r3, #0
 800c890:	6013      	str	r3, [r2, #0]
 800c892:	27a3      	movs	r7, #163	; 0xa3
 800c894:	e785      	b.n	800c7a2 <__gethex+0x12a>
 800c896:	1e73      	subs	r3, r6, #1
 800c898:	9a05      	ldr	r2, [sp, #20]
 800c89a:	9303      	str	r3, [sp, #12]
 800c89c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c8a0:	4293      	cmp	r3, r2
 800c8a2:	d019      	beq.n	800c8d8 <__gethex+0x260>
 800c8a4:	f1bb 0f20 	cmp.w	fp, #32
 800c8a8:	d107      	bne.n	800c8ba <__gethex+0x242>
 800c8aa:	9b02      	ldr	r3, [sp, #8]
 800c8ac:	9a00      	ldr	r2, [sp, #0]
 800c8ae:	f843 2b04 	str.w	r2, [r3], #4
 800c8b2:	9302      	str	r3, [sp, #8]
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	9300      	str	r3, [sp, #0]
 800c8b8:	469b      	mov	fp, r3
 800c8ba:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c8be:	f7ff fec5 	bl	800c64c <__hexdig_fun>
 800c8c2:	9b00      	ldr	r3, [sp, #0]
 800c8c4:	f000 000f 	and.w	r0, r0, #15
 800c8c8:	fa00 f00b 	lsl.w	r0, r0, fp
 800c8cc:	4303      	orrs	r3, r0
 800c8ce:	9300      	str	r3, [sp, #0]
 800c8d0:	f10b 0b04 	add.w	fp, fp, #4
 800c8d4:	9b03      	ldr	r3, [sp, #12]
 800c8d6:	e00d      	b.n	800c8f4 <__gethex+0x27c>
 800c8d8:	9b03      	ldr	r3, [sp, #12]
 800c8da:	9a06      	ldr	r2, [sp, #24]
 800c8dc:	4413      	add	r3, r2
 800c8de:	42bb      	cmp	r3, r7
 800c8e0:	d3e0      	bcc.n	800c8a4 <__gethex+0x22c>
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	9901      	ldr	r1, [sp, #4]
 800c8e6:	9307      	str	r3, [sp, #28]
 800c8e8:	4652      	mov	r2, sl
 800c8ea:	f001 fa65 	bl	800ddb8 <strncmp>
 800c8ee:	9b07      	ldr	r3, [sp, #28]
 800c8f0:	2800      	cmp	r0, #0
 800c8f2:	d1d7      	bne.n	800c8a4 <__gethex+0x22c>
 800c8f4:	461e      	mov	r6, r3
 800c8f6:	e78b      	b.n	800c810 <__gethex+0x198>
 800c8f8:	f04f 0a03 	mov.w	sl, #3
 800c8fc:	e7b8      	b.n	800c870 <__gethex+0x1f8>
 800c8fe:	da0a      	bge.n	800c916 <__gethex+0x29e>
 800c900:	1a37      	subs	r7, r6, r0
 800c902:	4621      	mov	r1, r4
 800c904:	ee18 0a10 	vmov	r0, s16
 800c908:	463a      	mov	r2, r7
 800c90a:	f000 fcbb 	bl	800d284 <__lshift>
 800c90e:	1bed      	subs	r5, r5, r7
 800c910:	4604      	mov	r4, r0
 800c912:	f100 0914 	add.w	r9, r0, #20
 800c916:	f04f 0a00 	mov.w	sl, #0
 800c91a:	e7ae      	b.n	800c87a <__gethex+0x202>
 800c91c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c920:	42a8      	cmp	r0, r5
 800c922:	dd72      	ble.n	800ca0a <__gethex+0x392>
 800c924:	1b45      	subs	r5, r0, r5
 800c926:	42ae      	cmp	r6, r5
 800c928:	dc36      	bgt.n	800c998 <__gethex+0x320>
 800c92a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c92e:	2b02      	cmp	r3, #2
 800c930:	d02a      	beq.n	800c988 <__gethex+0x310>
 800c932:	2b03      	cmp	r3, #3
 800c934:	d02c      	beq.n	800c990 <__gethex+0x318>
 800c936:	2b01      	cmp	r3, #1
 800c938:	d11c      	bne.n	800c974 <__gethex+0x2fc>
 800c93a:	42ae      	cmp	r6, r5
 800c93c:	d11a      	bne.n	800c974 <__gethex+0x2fc>
 800c93e:	2e01      	cmp	r6, #1
 800c940:	d112      	bne.n	800c968 <__gethex+0x2f0>
 800c942:	9a04      	ldr	r2, [sp, #16]
 800c944:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c948:	6013      	str	r3, [r2, #0]
 800c94a:	2301      	movs	r3, #1
 800c94c:	6123      	str	r3, [r4, #16]
 800c94e:	f8c9 3000 	str.w	r3, [r9]
 800c952:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c954:	2762      	movs	r7, #98	; 0x62
 800c956:	601c      	str	r4, [r3, #0]
 800c958:	e723      	b.n	800c7a2 <__gethex+0x12a>
 800c95a:	bf00      	nop
 800c95c:	0800e518 	.word	0x0800e518
 800c960:	0800e4a0 	.word	0x0800e4a0
 800c964:	0800e4b1 	.word	0x0800e4b1
 800c968:	1e71      	subs	r1, r6, #1
 800c96a:	4620      	mov	r0, r4
 800c96c:	f000 fece 	bl	800d70c <__any_on>
 800c970:	2800      	cmp	r0, #0
 800c972:	d1e6      	bne.n	800c942 <__gethex+0x2ca>
 800c974:	ee18 0a10 	vmov	r0, s16
 800c978:	4621      	mov	r1, r4
 800c97a:	f000 fa67 	bl	800ce4c <_Bfree>
 800c97e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c980:	2300      	movs	r3, #0
 800c982:	6013      	str	r3, [r2, #0]
 800c984:	2750      	movs	r7, #80	; 0x50
 800c986:	e70c      	b.n	800c7a2 <__gethex+0x12a>
 800c988:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d1f2      	bne.n	800c974 <__gethex+0x2fc>
 800c98e:	e7d8      	b.n	800c942 <__gethex+0x2ca>
 800c990:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c992:	2b00      	cmp	r3, #0
 800c994:	d1d5      	bne.n	800c942 <__gethex+0x2ca>
 800c996:	e7ed      	b.n	800c974 <__gethex+0x2fc>
 800c998:	1e6f      	subs	r7, r5, #1
 800c99a:	f1ba 0f00 	cmp.w	sl, #0
 800c99e:	d131      	bne.n	800ca04 <__gethex+0x38c>
 800c9a0:	b127      	cbz	r7, 800c9ac <__gethex+0x334>
 800c9a2:	4639      	mov	r1, r7
 800c9a4:	4620      	mov	r0, r4
 800c9a6:	f000 feb1 	bl	800d70c <__any_on>
 800c9aa:	4682      	mov	sl, r0
 800c9ac:	117b      	asrs	r3, r7, #5
 800c9ae:	2101      	movs	r1, #1
 800c9b0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c9b4:	f007 071f 	and.w	r7, r7, #31
 800c9b8:	fa01 f707 	lsl.w	r7, r1, r7
 800c9bc:	421f      	tst	r7, r3
 800c9be:	4629      	mov	r1, r5
 800c9c0:	4620      	mov	r0, r4
 800c9c2:	bf18      	it	ne
 800c9c4:	f04a 0a02 	orrne.w	sl, sl, #2
 800c9c8:	1b76      	subs	r6, r6, r5
 800c9ca:	f7ff fded 	bl	800c5a8 <rshift>
 800c9ce:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c9d2:	2702      	movs	r7, #2
 800c9d4:	f1ba 0f00 	cmp.w	sl, #0
 800c9d8:	d048      	beq.n	800ca6c <__gethex+0x3f4>
 800c9da:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c9de:	2b02      	cmp	r3, #2
 800c9e0:	d015      	beq.n	800ca0e <__gethex+0x396>
 800c9e2:	2b03      	cmp	r3, #3
 800c9e4:	d017      	beq.n	800ca16 <__gethex+0x39e>
 800c9e6:	2b01      	cmp	r3, #1
 800c9e8:	d109      	bne.n	800c9fe <__gethex+0x386>
 800c9ea:	f01a 0f02 	tst.w	sl, #2
 800c9ee:	d006      	beq.n	800c9fe <__gethex+0x386>
 800c9f0:	f8d9 0000 	ldr.w	r0, [r9]
 800c9f4:	ea4a 0a00 	orr.w	sl, sl, r0
 800c9f8:	f01a 0f01 	tst.w	sl, #1
 800c9fc:	d10e      	bne.n	800ca1c <__gethex+0x3a4>
 800c9fe:	f047 0710 	orr.w	r7, r7, #16
 800ca02:	e033      	b.n	800ca6c <__gethex+0x3f4>
 800ca04:	f04f 0a01 	mov.w	sl, #1
 800ca08:	e7d0      	b.n	800c9ac <__gethex+0x334>
 800ca0a:	2701      	movs	r7, #1
 800ca0c:	e7e2      	b.n	800c9d4 <__gethex+0x35c>
 800ca0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ca10:	f1c3 0301 	rsb	r3, r3, #1
 800ca14:	9315      	str	r3, [sp, #84]	; 0x54
 800ca16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d0f0      	beq.n	800c9fe <__gethex+0x386>
 800ca1c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ca20:	f104 0314 	add.w	r3, r4, #20
 800ca24:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ca28:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ca2c:	f04f 0c00 	mov.w	ip, #0
 800ca30:	4618      	mov	r0, r3
 800ca32:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca36:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ca3a:	d01c      	beq.n	800ca76 <__gethex+0x3fe>
 800ca3c:	3201      	adds	r2, #1
 800ca3e:	6002      	str	r2, [r0, #0]
 800ca40:	2f02      	cmp	r7, #2
 800ca42:	f104 0314 	add.w	r3, r4, #20
 800ca46:	d13f      	bne.n	800cac8 <__gethex+0x450>
 800ca48:	f8d8 2000 	ldr.w	r2, [r8]
 800ca4c:	3a01      	subs	r2, #1
 800ca4e:	42b2      	cmp	r2, r6
 800ca50:	d10a      	bne.n	800ca68 <__gethex+0x3f0>
 800ca52:	1171      	asrs	r1, r6, #5
 800ca54:	2201      	movs	r2, #1
 800ca56:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ca5a:	f006 061f 	and.w	r6, r6, #31
 800ca5e:	fa02 f606 	lsl.w	r6, r2, r6
 800ca62:	421e      	tst	r6, r3
 800ca64:	bf18      	it	ne
 800ca66:	4617      	movne	r7, r2
 800ca68:	f047 0720 	orr.w	r7, r7, #32
 800ca6c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ca6e:	601c      	str	r4, [r3, #0]
 800ca70:	9b04      	ldr	r3, [sp, #16]
 800ca72:	601d      	str	r5, [r3, #0]
 800ca74:	e695      	b.n	800c7a2 <__gethex+0x12a>
 800ca76:	4299      	cmp	r1, r3
 800ca78:	f843 cc04 	str.w	ip, [r3, #-4]
 800ca7c:	d8d8      	bhi.n	800ca30 <__gethex+0x3b8>
 800ca7e:	68a3      	ldr	r3, [r4, #8]
 800ca80:	459b      	cmp	fp, r3
 800ca82:	db19      	blt.n	800cab8 <__gethex+0x440>
 800ca84:	6861      	ldr	r1, [r4, #4]
 800ca86:	ee18 0a10 	vmov	r0, s16
 800ca8a:	3101      	adds	r1, #1
 800ca8c:	f000 f99e 	bl	800cdcc <_Balloc>
 800ca90:	4681      	mov	r9, r0
 800ca92:	b918      	cbnz	r0, 800ca9c <__gethex+0x424>
 800ca94:	4b1a      	ldr	r3, [pc, #104]	; (800cb00 <__gethex+0x488>)
 800ca96:	4602      	mov	r2, r0
 800ca98:	2184      	movs	r1, #132	; 0x84
 800ca9a:	e6a8      	b.n	800c7ee <__gethex+0x176>
 800ca9c:	6922      	ldr	r2, [r4, #16]
 800ca9e:	3202      	adds	r2, #2
 800caa0:	f104 010c 	add.w	r1, r4, #12
 800caa4:	0092      	lsls	r2, r2, #2
 800caa6:	300c      	adds	r0, #12
 800caa8:	f7fc fe1b 	bl	80096e2 <memcpy>
 800caac:	4621      	mov	r1, r4
 800caae:	ee18 0a10 	vmov	r0, s16
 800cab2:	f000 f9cb 	bl	800ce4c <_Bfree>
 800cab6:	464c      	mov	r4, r9
 800cab8:	6923      	ldr	r3, [r4, #16]
 800caba:	1c5a      	adds	r2, r3, #1
 800cabc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cac0:	6122      	str	r2, [r4, #16]
 800cac2:	2201      	movs	r2, #1
 800cac4:	615a      	str	r2, [r3, #20]
 800cac6:	e7bb      	b.n	800ca40 <__gethex+0x3c8>
 800cac8:	6922      	ldr	r2, [r4, #16]
 800caca:	455a      	cmp	r2, fp
 800cacc:	dd0b      	ble.n	800cae6 <__gethex+0x46e>
 800cace:	2101      	movs	r1, #1
 800cad0:	4620      	mov	r0, r4
 800cad2:	f7ff fd69 	bl	800c5a8 <rshift>
 800cad6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cada:	3501      	adds	r5, #1
 800cadc:	42ab      	cmp	r3, r5
 800cade:	f6ff aed0 	blt.w	800c882 <__gethex+0x20a>
 800cae2:	2701      	movs	r7, #1
 800cae4:	e7c0      	b.n	800ca68 <__gethex+0x3f0>
 800cae6:	f016 061f 	ands.w	r6, r6, #31
 800caea:	d0fa      	beq.n	800cae2 <__gethex+0x46a>
 800caec:	4453      	add	r3, sl
 800caee:	f1c6 0620 	rsb	r6, r6, #32
 800caf2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800caf6:	f000 fa5b 	bl	800cfb0 <__hi0bits>
 800cafa:	42b0      	cmp	r0, r6
 800cafc:	dbe7      	blt.n	800cace <__gethex+0x456>
 800cafe:	e7f0      	b.n	800cae2 <__gethex+0x46a>
 800cb00:	0800e4a0 	.word	0x0800e4a0

0800cb04 <L_shift>:
 800cb04:	f1c2 0208 	rsb	r2, r2, #8
 800cb08:	0092      	lsls	r2, r2, #2
 800cb0a:	b570      	push	{r4, r5, r6, lr}
 800cb0c:	f1c2 0620 	rsb	r6, r2, #32
 800cb10:	6843      	ldr	r3, [r0, #4]
 800cb12:	6804      	ldr	r4, [r0, #0]
 800cb14:	fa03 f506 	lsl.w	r5, r3, r6
 800cb18:	432c      	orrs	r4, r5
 800cb1a:	40d3      	lsrs	r3, r2
 800cb1c:	6004      	str	r4, [r0, #0]
 800cb1e:	f840 3f04 	str.w	r3, [r0, #4]!
 800cb22:	4288      	cmp	r0, r1
 800cb24:	d3f4      	bcc.n	800cb10 <L_shift+0xc>
 800cb26:	bd70      	pop	{r4, r5, r6, pc}

0800cb28 <__match>:
 800cb28:	b530      	push	{r4, r5, lr}
 800cb2a:	6803      	ldr	r3, [r0, #0]
 800cb2c:	3301      	adds	r3, #1
 800cb2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb32:	b914      	cbnz	r4, 800cb3a <__match+0x12>
 800cb34:	6003      	str	r3, [r0, #0]
 800cb36:	2001      	movs	r0, #1
 800cb38:	bd30      	pop	{r4, r5, pc}
 800cb3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb3e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cb42:	2d19      	cmp	r5, #25
 800cb44:	bf98      	it	ls
 800cb46:	3220      	addls	r2, #32
 800cb48:	42a2      	cmp	r2, r4
 800cb4a:	d0f0      	beq.n	800cb2e <__match+0x6>
 800cb4c:	2000      	movs	r0, #0
 800cb4e:	e7f3      	b.n	800cb38 <__match+0x10>

0800cb50 <__hexnan>:
 800cb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb54:	680b      	ldr	r3, [r1, #0]
 800cb56:	115e      	asrs	r6, r3, #5
 800cb58:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cb5c:	f013 031f 	ands.w	r3, r3, #31
 800cb60:	b087      	sub	sp, #28
 800cb62:	bf18      	it	ne
 800cb64:	3604      	addne	r6, #4
 800cb66:	2500      	movs	r5, #0
 800cb68:	1f37      	subs	r7, r6, #4
 800cb6a:	4690      	mov	r8, r2
 800cb6c:	6802      	ldr	r2, [r0, #0]
 800cb6e:	9301      	str	r3, [sp, #4]
 800cb70:	4682      	mov	sl, r0
 800cb72:	f846 5c04 	str.w	r5, [r6, #-4]
 800cb76:	46b9      	mov	r9, r7
 800cb78:	463c      	mov	r4, r7
 800cb7a:	9502      	str	r5, [sp, #8]
 800cb7c:	46ab      	mov	fp, r5
 800cb7e:	7851      	ldrb	r1, [r2, #1]
 800cb80:	1c53      	adds	r3, r2, #1
 800cb82:	9303      	str	r3, [sp, #12]
 800cb84:	b341      	cbz	r1, 800cbd8 <__hexnan+0x88>
 800cb86:	4608      	mov	r0, r1
 800cb88:	9205      	str	r2, [sp, #20]
 800cb8a:	9104      	str	r1, [sp, #16]
 800cb8c:	f7ff fd5e 	bl	800c64c <__hexdig_fun>
 800cb90:	2800      	cmp	r0, #0
 800cb92:	d14f      	bne.n	800cc34 <__hexnan+0xe4>
 800cb94:	9904      	ldr	r1, [sp, #16]
 800cb96:	9a05      	ldr	r2, [sp, #20]
 800cb98:	2920      	cmp	r1, #32
 800cb9a:	d818      	bhi.n	800cbce <__hexnan+0x7e>
 800cb9c:	9b02      	ldr	r3, [sp, #8]
 800cb9e:	459b      	cmp	fp, r3
 800cba0:	dd13      	ble.n	800cbca <__hexnan+0x7a>
 800cba2:	454c      	cmp	r4, r9
 800cba4:	d206      	bcs.n	800cbb4 <__hexnan+0x64>
 800cba6:	2d07      	cmp	r5, #7
 800cba8:	dc04      	bgt.n	800cbb4 <__hexnan+0x64>
 800cbaa:	462a      	mov	r2, r5
 800cbac:	4649      	mov	r1, r9
 800cbae:	4620      	mov	r0, r4
 800cbb0:	f7ff ffa8 	bl	800cb04 <L_shift>
 800cbb4:	4544      	cmp	r4, r8
 800cbb6:	d950      	bls.n	800cc5a <__hexnan+0x10a>
 800cbb8:	2300      	movs	r3, #0
 800cbba:	f1a4 0904 	sub.w	r9, r4, #4
 800cbbe:	f844 3c04 	str.w	r3, [r4, #-4]
 800cbc2:	f8cd b008 	str.w	fp, [sp, #8]
 800cbc6:	464c      	mov	r4, r9
 800cbc8:	461d      	mov	r5, r3
 800cbca:	9a03      	ldr	r2, [sp, #12]
 800cbcc:	e7d7      	b.n	800cb7e <__hexnan+0x2e>
 800cbce:	2929      	cmp	r1, #41	; 0x29
 800cbd0:	d156      	bne.n	800cc80 <__hexnan+0x130>
 800cbd2:	3202      	adds	r2, #2
 800cbd4:	f8ca 2000 	str.w	r2, [sl]
 800cbd8:	f1bb 0f00 	cmp.w	fp, #0
 800cbdc:	d050      	beq.n	800cc80 <__hexnan+0x130>
 800cbde:	454c      	cmp	r4, r9
 800cbe0:	d206      	bcs.n	800cbf0 <__hexnan+0xa0>
 800cbe2:	2d07      	cmp	r5, #7
 800cbe4:	dc04      	bgt.n	800cbf0 <__hexnan+0xa0>
 800cbe6:	462a      	mov	r2, r5
 800cbe8:	4649      	mov	r1, r9
 800cbea:	4620      	mov	r0, r4
 800cbec:	f7ff ff8a 	bl	800cb04 <L_shift>
 800cbf0:	4544      	cmp	r4, r8
 800cbf2:	d934      	bls.n	800cc5e <__hexnan+0x10e>
 800cbf4:	f1a8 0204 	sub.w	r2, r8, #4
 800cbf8:	4623      	mov	r3, r4
 800cbfa:	f853 1b04 	ldr.w	r1, [r3], #4
 800cbfe:	f842 1f04 	str.w	r1, [r2, #4]!
 800cc02:	429f      	cmp	r7, r3
 800cc04:	d2f9      	bcs.n	800cbfa <__hexnan+0xaa>
 800cc06:	1b3b      	subs	r3, r7, r4
 800cc08:	f023 0303 	bic.w	r3, r3, #3
 800cc0c:	3304      	adds	r3, #4
 800cc0e:	3401      	adds	r4, #1
 800cc10:	3e03      	subs	r6, #3
 800cc12:	42b4      	cmp	r4, r6
 800cc14:	bf88      	it	hi
 800cc16:	2304      	movhi	r3, #4
 800cc18:	4443      	add	r3, r8
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	f843 2b04 	str.w	r2, [r3], #4
 800cc20:	429f      	cmp	r7, r3
 800cc22:	d2fb      	bcs.n	800cc1c <__hexnan+0xcc>
 800cc24:	683b      	ldr	r3, [r7, #0]
 800cc26:	b91b      	cbnz	r3, 800cc30 <__hexnan+0xe0>
 800cc28:	4547      	cmp	r7, r8
 800cc2a:	d127      	bne.n	800cc7c <__hexnan+0x12c>
 800cc2c:	2301      	movs	r3, #1
 800cc2e:	603b      	str	r3, [r7, #0]
 800cc30:	2005      	movs	r0, #5
 800cc32:	e026      	b.n	800cc82 <__hexnan+0x132>
 800cc34:	3501      	adds	r5, #1
 800cc36:	2d08      	cmp	r5, #8
 800cc38:	f10b 0b01 	add.w	fp, fp, #1
 800cc3c:	dd06      	ble.n	800cc4c <__hexnan+0xfc>
 800cc3e:	4544      	cmp	r4, r8
 800cc40:	d9c3      	bls.n	800cbca <__hexnan+0x7a>
 800cc42:	2300      	movs	r3, #0
 800cc44:	f844 3c04 	str.w	r3, [r4, #-4]
 800cc48:	2501      	movs	r5, #1
 800cc4a:	3c04      	subs	r4, #4
 800cc4c:	6822      	ldr	r2, [r4, #0]
 800cc4e:	f000 000f 	and.w	r0, r0, #15
 800cc52:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800cc56:	6022      	str	r2, [r4, #0]
 800cc58:	e7b7      	b.n	800cbca <__hexnan+0x7a>
 800cc5a:	2508      	movs	r5, #8
 800cc5c:	e7b5      	b.n	800cbca <__hexnan+0x7a>
 800cc5e:	9b01      	ldr	r3, [sp, #4]
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d0df      	beq.n	800cc24 <__hexnan+0xd4>
 800cc64:	f04f 32ff 	mov.w	r2, #4294967295
 800cc68:	f1c3 0320 	rsb	r3, r3, #32
 800cc6c:	fa22 f303 	lsr.w	r3, r2, r3
 800cc70:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800cc74:	401a      	ands	r2, r3
 800cc76:	f846 2c04 	str.w	r2, [r6, #-4]
 800cc7a:	e7d3      	b.n	800cc24 <__hexnan+0xd4>
 800cc7c:	3f04      	subs	r7, #4
 800cc7e:	e7d1      	b.n	800cc24 <__hexnan+0xd4>
 800cc80:	2004      	movs	r0, #4
 800cc82:	b007      	add	sp, #28
 800cc84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cc88 <_localeconv_r>:
 800cc88:	4800      	ldr	r0, [pc, #0]	; (800cc8c <_localeconv_r+0x4>)
 800cc8a:	4770      	bx	lr
 800cc8c:	20000168 	.word	0x20000168

0800cc90 <_lseek_r>:
 800cc90:	b538      	push	{r3, r4, r5, lr}
 800cc92:	4d07      	ldr	r5, [pc, #28]	; (800ccb0 <_lseek_r+0x20>)
 800cc94:	4604      	mov	r4, r0
 800cc96:	4608      	mov	r0, r1
 800cc98:	4611      	mov	r1, r2
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	602a      	str	r2, [r5, #0]
 800cc9e:	461a      	mov	r2, r3
 800cca0:	f7f5 fb22 	bl	80022e8 <_lseek>
 800cca4:	1c43      	adds	r3, r0, #1
 800cca6:	d102      	bne.n	800ccae <_lseek_r+0x1e>
 800cca8:	682b      	ldr	r3, [r5, #0]
 800ccaa:	b103      	cbz	r3, 800ccae <_lseek_r+0x1e>
 800ccac:	6023      	str	r3, [r4, #0]
 800ccae:	bd38      	pop	{r3, r4, r5, pc}
 800ccb0:	20005170 	.word	0x20005170

0800ccb4 <__swhatbuf_r>:
 800ccb4:	b570      	push	{r4, r5, r6, lr}
 800ccb6:	460e      	mov	r6, r1
 800ccb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccbc:	2900      	cmp	r1, #0
 800ccbe:	b096      	sub	sp, #88	; 0x58
 800ccc0:	4614      	mov	r4, r2
 800ccc2:	461d      	mov	r5, r3
 800ccc4:	da08      	bge.n	800ccd8 <__swhatbuf_r+0x24>
 800ccc6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ccca:	2200      	movs	r2, #0
 800cccc:	602a      	str	r2, [r5, #0]
 800ccce:	061a      	lsls	r2, r3, #24
 800ccd0:	d410      	bmi.n	800ccf4 <__swhatbuf_r+0x40>
 800ccd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ccd6:	e00e      	b.n	800ccf6 <__swhatbuf_r+0x42>
 800ccd8:	466a      	mov	r2, sp
 800ccda:	f001 f8bf 	bl	800de5c <_fstat_r>
 800ccde:	2800      	cmp	r0, #0
 800cce0:	dbf1      	blt.n	800ccc6 <__swhatbuf_r+0x12>
 800cce2:	9a01      	ldr	r2, [sp, #4]
 800cce4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cce8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ccec:	425a      	negs	r2, r3
 800ccee:	415a      	adcs	r2, r3
 800ccf0:	602a      	str	r2, [r5, #0]
 800ccf2:	e7ee      	b.n	800ccd2 <__swhatbuf_r+0x1e>
 800ccf4:	2340      	movs	r3, #64	; 0x40
 800ccf6:	2000      	movs	r0, #0
 800ccf8:	6023      	str	r3, [r4, #0]
 800ccfa:	b016      	add	sp, #88	; 0x58
 800ccfc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800cd00 <__smakebuf_r>:
 800cd00:	898b      	ldrh	r3, [r1, #12]
 800cd02:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cd04:	079d      	lsls	r5, r3, #30
 800cd06:	4606      	mov	r6, r0
 800cd08:	460c      	mov	r4, r1
 800cd0a:	d507      	bpl.n	800cd1c <__smakebuf_r+0x1c>
 800cd0c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cd10:	6023      	str	r3, [r4, #0]
 800cd12:	6123      	str	r3, [r4, #16]
 800cd14:	2301      	movs	r3, #1
 800cd16:	6163      	str	r3, [r4, #20]
 800cd18:	b002      	add	sp, #8
 800cd1a:	bd70      	pop	{r4, r5, r6, pc}
 800cd1c:	ab01      	add	r3, sp, #4
 800cd1e:	466a      	mov	r2, sp
 800cd20:	f7ff ffc8 	bl	800ccb4 <__swhatbuf_r>
 800cd24:	9900      	ldr	r1, [sp, #0]
 800cd26:	4605      	mov	r5, r0
 800cd28:	4630      	mov	r0, r6
 800cd2a:	f7fc fd11 	bl	8009750 <_malloc_r>
 800cd2e:	b948      	cbnz	r0, 800cd44 <__smakebuf_r+0x44>
 800cd30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd34:	059a      	lsls	r2, r3, #22
 800cd36:	d4ef      	bmi.n	800cd18 <__smakebuf_r+0x18>
 800cd38:	f023 0303 	bic.w	r3, r3, #3
 800cd3c:	f043 0302 	orr.w	r3, r3, #2
 800cd40:	81a3      	strh	r3, [r4, #12]
 800cd42:	e7e3      	b.n	800cd0c <__smakebuf_r+0xc>
 800cd44:	4b0d      	ldr	r3, [pc, #52]	; (800cd7c <__smakebuf_r+0x7c>)
 800cd46:	62b3      	str	r3, [r6, #40]	; 0x28
 800cd48:	89a3      	ldrh	r3, [r4, #12]
 800cd4a:	6020      	str	r0, [r4, #0]
 800cd4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cd50:	81a3      	strh	r3, [r4, #12]
 800cd52:	9b00      	ldr	r3, [sp, #0]
 800cd54:	6163      	str	r3, [r4, #20]
 800cd56:	9b01      	ldr	r3, [sp, #4]
 800cd58:	6120      	str	r0, [r4, #16]
 800cd5a:	b15b      	cbz	r3, 800cd74 <__smakebuf_r+0x74>
 800cd5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd60:	4630      	mov	r0, r6
 800cd62:	f001 f88d 	bl	800de80 <_isatty_r>
 800cd66:	b128      	cbz	r0, 800cd74 <__smakebuf_r+0x74>
 800cd68:	89a3      	ldrh	r3, [r4, #12]
 800cd6a:	f023 0303 	bic.w	r3, r3, #3
 800cd6e:	f043 0301 	orr.w	r3, r3, #1
 800cd72:	81a3      	strh	r3, [r4, #12]
 800cd74:	89a0      	ldrh	r0, [r4, #12]
 800cd76:	4305      	orrs	r5, r0
 800cd78:	81a5      	strh	r5, [r4, #12]
 800cd7a:	e7cd      	b.n	800cd18 <__smakebuf_r+0x18>
 800cd7c:	080094f1 	.word	0x080094f1

0800cd80 <malloc>:
 800cd80:	4b02      	ldr	r3, [pc, #8]	; (800cd8c <malloc+0xc>)
 800cd82:	4601      	mov	r1, r0
 800cd84:	6818      	ldr	r0, [r3, #0]
 800cd86:	f7fc bce3 	b.w	8009750 <_malloc_r>
 800cd8a:	bf00      	nop
 800cd8c:	20000010 	.word	0x20000010

0800cd90 <__ascii_mbtowc>:
 800cd90:	b082      	sub	sp, #8
 800cd92:	b901      	cbnz	r1, 800cd96 <__ascii_mbtowc+0x6>
 800cd94:	a901      	add	r1, sp, #4
 800cd96:	b142      	cbz	r2, 800cdaa <__ascii_mbtowc+0x1a>
 800cd98:	b14b      	cbz	r3, 800cdae <__ascii_mbtowc+0x1e>
 800cd9a:	7813      	ldrb	r3, [r2, #0]
 800cd9c:	600b      	str	r3, [r1, #0]
 800cd9e:	7812      	ldrb	r2, [r2, #0]
 800cda0:	1e10      	subs	r0, r2, #0
 800cda2:	bf18      	it	ne
 800cda4:	2001      	movne	r0, #1
 800cda6:	b002      	add	sp, #8
 800cda8:	4770      	bx	lr
 800cdaa:	4610      	mov	r0, r2
 800cdac:	e7fb      	b.n	800cda6 <__ascii_mbtowc+0x16>
 800cdae:	f06f 0001 	mvn.w	r0, #1
 800cdb2:	e7f8      	b.n	800cda6 <__ascii_mbtowc+0x16>

0800cdb4 <__malloc_lock>:
 800cdb4:	4801      	ldr	r0, [pc, #4]	; (800cdbc <__malloc_lock+0x8>)
 800cdb6:	f7fc bc92 	b.w	80096de <__retarget_lock_acquire_recursive>
 800cdba:	bf00      	nop
 800cdbc:	20005164 	.word	0x20005164

0800cdc0 <__malloc_unlock>:
 800cdc0:	4801      	ldr	r0, [pc, #4]	; (800cdc8 <__malloc_unlock+0x8>)
 800cdc2:	f7fc bc8d 	b.w	80096e0 <__retarget_lock_release_recursive>
 800cdc6:	bf00      	nop
 800cdc8:	20005164 	.word	0x20005164

0800cdcc <_Balloc>:
 800cdcc:	b570      	push	{r4, r5, r6, lr}
 800cdce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cdd0:	4604      	mov	r4, r0
 800cdd2:	460d      	mov	r5, r1
 800cdd4:	b976      	cbnz	r6, 800cdf4 <_Balloc+0x28>
 800cdd6:	2010      	movs	r0, #16
 800cdd8:	f7ff ffd2 	bl	800cd80 <malloc>
 800cddc:	4602      	mov	r2, r0
 800cdde:	6260      	str	r0, [r4, #36]	; 0x24
 800cde0:	b920      	cbnz	r0, 800cdec <_Balloc+0x20>
 800cde2:	4b18      	ldr	r3, [pc, #96]	; (800ce44 <_Balloc+0x78>)
 800cde4:	4818      	ldr	r0, [pc, #96]	; (800ce48 <_Balloc+0x7c>)
 800cde6:	2166      	movs	r1, #102	; 0x66
 800cde8:	f001 f808 	bl	800ddfc <__assert_func>
 800cdec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cdf0:	6006      	str	r6, [r0, #0]
 800cdf2:	60c6      	str	r6, [r0, #12]
 800cdf4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cdf6:	68f3      	ldr	r3, [r6, #12]
 800cdf8:	b183      	cbz	r3, 800ce1c <_Balloc+0x50>
 800cdfa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cdfc:	68db      	ldr	r3, [r3, #12]
 800cdfe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ce02:	b9b8      	cbnz	r0, 800ce34 <_Balloc+0x68>
 800ce04:	2101      	movs	r1, #1
 800ce06:	fa01 f605 	lsl.w	r6, r1, r5
 800ce0a:	1d72      	adds	r2, r6, #5
 800ce0c:	0092      	lsls	r2, r2, #2
 800ce0e:	4620      	mov	r0, r4
 800ce10:	f000 fc9d 	bl	800d74e <_calloc_r>
 800ce14:	b160      	cbz	r0, 800ce30 <_Balloc+0x64>
 800ce16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ce1a:	e00e      	b.n	800ce3a <_Balloc+0x6e>
 800ce1c:	2221      	movs	r2, #33	; 0x21
 800ce1e:	2104      	movs	r1, #4
 800ce20:	4620      	mov	r0, r4
 800ce22:	f000 fc94 	bl	800d74e <_calloc_r>
 800ce26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ce28:	60f0      	str	r0, [r6, #12]
 800ce2a:	68db      	ldr	r3, [r3, #12]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d1e4      	bne.n	800cdfa <_Balloc+0x2e>
 800ce30:	2000      	movs	r0, #0
 800ce32:	bd70      	pop	{r4, r5, r6, pc}
 800ce34:	6802      	ldr	r2, [r0, #0]
 800ce36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ce40:	e7f7      	b.n	800ce32 <_Balloc+0x66>
 800ce42:	bf00      	nop
 800ce44:	0800e42e 	.word	0x0800e42e
 800ce48:	0800e52c 	.word	0x0800e52c

0800ce4c <_Bfree>:
 800ce4c:	b570      	push	{r4, r5, r6, lr}
 800ce4e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ce50:	4605      	mov	r5, r0
 800ce52:	460c      	mov	r4, r1
 800ce54:	b976      	cbnz	r6, 800ce74 <_Bfree+0x28>
 800ce56:	2010      	movs	r0, #16
 800ce58:	f7ff ff92 	bl	800cd80 <malloc>
 800ce5c:	4602      	mov	r2, r0
 800ce5e:	6268      	str	r0, [r5, #36]	; 0x24
 800ce60:	b920      	cbnz	r0, 800ce6c <_Bfree+0x20>
 800ce62:	4b09      	ldr	r3, [pc, #36]	; (800ce88 <_Bfree+0x3c>)
 800ce64:	4809      	ldr	r0, [pc, #36]	; (800ce8c <_Bfree+0x40>)
 800ce66:	218a      	movs	r1, #138	; 0x8a
 800ce68:	f000 ffc8 	bl	800ddfc <__assert_func>
 800ce6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ce70:	6006      	str	r6, [r0, #0]
 800ce72:	60c6      	str	r6, [r0, #12]
 800ce74:	b13c      	cbz	r4, 800ce86 <_Bfree+0x3a>
 800ce76:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ce78:	6862      	ldr	r2, [r4, #4]
 800ce7a:	68db      	ldr	r3, [r3, #12]
 800ce7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ce80:	6021      	str	r1, [r4, #0]
 800ce82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ce86:	bd70      	pop	{r4, r5, r6, pc}
 800ce88:	0800e42e 	.word	0x0800e42e
 800ce8c:	0800e52c 	.word	0x0800e52c

0800ce90 <__multadd>:
 800ce90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce94:	690d      	ldr	r5, [r1, #16]
 800ce96:	4607      	mov	r7, r0
 800ce98:	460c      	mov	r4, r1
 800ce9a:	461e      	mov	r6, r3
 800ce9c:	f101 0c14 	add.w	ip, r1, #20
 800cea0:	2000      	movs	r0, #0
 800cea2:	f8dc 3000 	ldr.w	r3, [ip]
 800cea6:	b299      	uxth	r1, r3
 800cea8:	fb02 6101 	mla	r1, r2, r1, r6
 800ceac:	0c1e      	lsrs	r6, r3, #16
 800ceae:	0c0b      	lsrs	r3, r1, #16
 800ceb0:	fb02 3306 	mla	r3, r2, r6, r3
 800ceb4:	b289      	uxth	r1, r1
 800ceb6:	3001      	adds	r0, #1
 800ceb8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cebc:	4285      	cmp	r5, r0
 800cebe:	f84c 1b04 	str.w	r1, [ip], #4
 800cec2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cec6:	dcec      	bgt.n	800cea2 <__multadd+0x12>
 800cec8:	b30e      	cbz	r6, 800cf0e <__multadd+0x7e>
 800ceca:	68a3      	ldr	r3, [r4, #8]
 800cecc:	42ab      	cmp	r3, r5
 800cece:	dc19      	bgt.n	800cf04 <__multadd+0x74>
 800ced0:	6861      	ldr	r1, [r4, #4]
 800ced2:	4638      	mov	r0, r7
 800ced4:	3101      	adds	r1, #1
 800ced6:	f7ff ff79 	bl	800cdcc <_Balloc>
 800ceda:	4680      	mov	r8, r0
 800cedc:	b928      	cbnz	r0, 800ceea <__multadd+0x5a>
 800cede:	4602      	mov	r2, r0
 800cee0:	4b0c      	ldr	r3, [pc, #48]	; (800cf14 <__multadd+0x84>)
 800cee2:	480d      	ldr	r0, [pc, #52]	; (800cf18 <__multadd+0x88>)
 800cee4:	21b5      	movs	r1, #181	; 0xb5
 800cee6:	f000 ff89 	bl	800ddfc <__assert_func>
 800ceea:	6922      	ldr	r2, [r4, #16]
 800ceec:	3202      	adds	r2, #2
 800ceee:	f104 010c 	add.w	r1, r4, #12
 800cef2:	0092      	lsls	r2, r2, #2
 800cef4:	300c      	adds	r0, #12
 800cef6:	f7fc fbf4 	bl	80096e2 <memcpy>
 800cefa:	4621      	mov	r1, r4
 800cefc:	4638      	mov	r0, r7
 800cefe:	f7ff ffa5 	bl	800ce4c <_Bfree>
 800cf02:	4644      	mov	r4, r8
 800cf04:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cf08:	3501      	adds	r5, #1
 800cf0a:	615e      	str	r6, [r3, #20]
 800cf0c:	6125      	str	r5, [r4, #16]
 800cf0e:	4620      	mov	r0, r4
 800cf10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf14:	0800e4a0 	.word	0x0800e4a0
 800cf18:	0800e52c 	.word	0x0800e52c

0800cf1c <__s2b>:
 800cf1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf20:	460c      	mov	r4, r1
 800cf22:	4615      	mov	r5, r2
 800cf24:	461f      	mov	r7, r3
 800cf26:	2209      	movs	r2, #9
 800cf28:	3308      	adds	r3, #8
 800cf2a:	4606      	mov	r6, r0
 800cf2c:	fb93 f3f2 	sdiv	r3, r3, r2
 800cf30:	2100      	movs	r1, #0
 800cf32:	2201      	movs	r2, #1
 800cf34:	429a      	cmp	r2, r3
 800cf36:	db09      	blt.n	800cf4c <__s2b+0x30>
 800cf38:	4630      	mov	r0, r6
 800cf3a:	f7ff ff47 	bl	800cdcc <_Balloc>
 800cf3e:	b940      	cbnz	r0, 800cf52 <__s2b+0x36>
 800cf40:	4602      	mov	r2, r0
 800cf42:	4b19      	ldr	r3, [pc, #100]	; (800cfa8 <__s2b+0x8c>)
 800cf44:	4819      	ldr	r0, [pc, #100]	; (800cfac <__s2b+0x90>)
 800cf46:	21ce      	movs	r1, #206	; 0xce
 800cf48:	f000 ff58 	bl	800ddfc <__assert_func>
 800cf4c:	0052      	lsls	r2, r2, #1
 800cf4e:	3101      	adds	r1, #1
 800cf50:	e7f0      	b.n	800cf34 <__s2b+0x18>
 800cf52:	9b08      	ldr	r3, [sp, #32]
 800cf54:	6143      	str	r3, [r0, #20]
 800cf56:	2d09      	cmp	r5, #9
 800cf58:	f04f 0301 	mov.w	r3, #1
 800cf5c:	6103      	str	r3, [r0, #16]
 800cf5e:	dd16      	ble.n	800cf8e <__s2b+0x72>
 800cf60:	f104 0909 	add.w	r9, r4, #9
 800cf64:	46c8      	mov	r8, r9
 800cf66:	442c      	add	r4, r5
 800cf68:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cf6c:	4601      	mov	r1, r0
 800cf6e:	3b30      	subs	r3, #48	; 0x30
 800cf70:	220a      	movs	r2, #10
 800cf72:	4630      	mov	r0, r6
 800cf74:	f7ff ff8c 	bl	800ce90 <__multadd>
 800cf78:	45a0      	cmp	r8, r4
 800cf7a:	d1f5      	bne.n	800cf68 <__s2b+0x4c>
 800cf7c:	f1a5 0408 	sub.w	r4, r5, #8
 800cf80:	444c      	add	r4, r9
 800cf82:	1b2d      	subs	r5, r5, r4
 800cf84:	1963      	adds	r3, r4, r5
 800cf86:	42bb      	cmp	r3, r7
 800cf88:	db04      	blt.n	800cf94 <__s2b+0x78>
 800cf8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf8e:	340a      	adds	r4, #10
 800cf90:	2509      	movs	r5, #9
 800cf92:	e7f6      	b.n	800cf82 <__s2b+0x66>
 800cf94:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cf98:	4601      	mov	r1, r0
 800cf9a:	3b30      	subs	r3, #48	; 0x30
 800cf9c:	220a      	movs	r2, #10
 800cf9e:	4630      	mov	r0, r6
 800cfa0:	f7ff ff76 	bl	800ce90 <__multadd>
 800cfa4:	e7ee      	b.n	800cf84 <__s2b+0x68>
 800cfa6:	bf00      	nop
 800cfa8:	0800e4a0 	.word	0x0800e4a0
 800cfac:	0800e52c 	.word	0x0800e52c

0800cfb0 <__hi0bits>:
 800cfb0:	0c03      	lsrs	r3, r0, #16
 800cfb2:	041b      	lsls	r3, r3, #16
 800cfb4:	b9d3      	cbnz	r3, 800cfec <__hi0bits+0x3c>
 800cfb6:	0400      	lsls	r0, r0, #16
 800cfb8:	2310      	movs	r3, #16
 800cfba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cfbe:	bf04      	itt	eq
 800cfc0:	0200      	lsleq	r0, r0, #8
 800cfc2:	3308      	addeq	r3, #8
 800cfc4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cfc8:	bf04      	itt	eq
 800cfca:	0100      	lsleq	r0, r0, #4
 800cfcc:	3304      	addeq	r3, #4
 800cfce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cfd2:	bf04      	itt	eq
 800cfd4:	0080      	lsleq	r0, r0, #2
 800cfd6:	3302      	addeq	r3, #2
 800cfd8:	2800      	cmp	r0, #0
 800cfda:	db05      	blt.n	800cfe8 <__hi0bits+0x38>
 800cfdc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cfe0:	f103 0301 	add.w	r3, r3, #1
 800cfe4:	bf08      	it	eq
 800cfe6:	2320      	moveq	r3, #32
 800cfe8:	4618      	mov	r0, r3
 800cfea:	4770      	bx	lr
 800cfec:	2300      	movs	r3, #0
 800cfee:	e7e4      	b.n	800cfba <__hi0bits+0xa>

0800cff0 <__lo0bits>:
 800cff0:	6803      	ldr	r3, [r0, #0]
 800cff2:	f013 0207 	ands.w	r2, r3, #7
 800cff6:	4601      	mov	r1, r0
 800cff8:	d00b      	beq.n	800d012 <__lo0bits+0x22>
 800cffa:	07da      	lsls	r2, r3, #31
 800cffc:	d423      	bmi.n	800d046 <__lo0bits+0x56>
 800cffe:	0798      	lsls	r0, r3, #30
 800d000:	bf49      	itett	mi
 800d002:	085b      	lsrmi	r3, r3, #1
 800d004:	089b      	lsrpl	r3, r3, #2
 800d006:	2001      	movmi	r0, #1
 800d008:	600b      	strmi	r3, [r1, #0]
 800d00a:	bf5c      	itt	pl
 800d00c:	600b      	strpl	r3, [r1, #0]
 800d00e:	2002      	movpl	r0, #2
 800d010:	4770      	bx	lr
 800d012:	b298      	uxth	r0, r3
 800d014:	b9a8      	cbnz	r0, 800d042 <__lo0bits+0x52>
 800d016:	0c1b      	lsrs	r3, r3, #16
 800d018:	2010      	movs	r0, #16
 800d01a:	b2da      	uxtb	r2, r3
 800d01c:	b90a      	cbnz	r2, 800d022 <__lo0bits+0x32>
 800d01e:	3008      	adds	r0, #8
 800d020:	0a1b      	lsrs	r3, r3, #8
 800d022:	071a      	lsls	r2, r3, #28
 800d024:	bf04      	itt	eq
 800d026:	091b      	lsreq	r3, r3, #4
 800d028:	3004      	addeq	r0, #4
 800d02a:	079a      	lsls	r2, r3, #30
 800d02c:	bf04      	itt	eq
 800d02e:	089b      	lsreq	r3, r3, #2
 800d030:	3002      	addeq	r0, #2
 800d032:	07da      	lsls	r2, r3, #31
 800d034:	d403      	bmi.n	800d03e <__lo0bits+0x4e>
 800d036:	085b      	lsrs	r3, r3, #1
 800d038:	f100 0001 	add.w	r0, r0, #1
 800d03c:	d005      	beq.n	800d04a <__lo0bits+0x5a>
 800d03e:	600b      	str	r3, [r1, #0]
 800d040:	4770      	bx	lr
 800d042:	4610      	mov	r0, r2
 800d044:	e7e9      	b.n	800d01a <__lo0bits+0x2a>
 800d046:	2000      	movs	r0, #0
 800d048:	4770      	bx	lr
 800d04a:	2020      	movs	r0, #32
 800d04c:	4770      	bx	lr
	...

0800d050 <__i2b>:
 800d050:	b510      	push	{r4, lr}
 800d052:	460c      	mov	r4, r1
 800d054:	2101      	movs	r1, #1
 800d056:	f7ff feb9 	bl	800cdcc <_Balloc>
 800d05a:	4602      	mov	r2, r0
 800d05c:	b928      	cbnz	r0, 800d06a <__i2b+0x1a>
 800d05e:	4b05      	ldr	r3, [pc, #20]	; (800d074 <__i2b+0x24>)
 800d060:	4805      	ldr	r0, [pc, #20]	; (800d078 <__i2b+0x28>)
 800d062:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d066:	f000 fec9 	bl	800ddfc <__assert_func>
 800d06a:	2301      	movs	r3, #1
 800d06c:	6144      	str	r4, [r0, #20]
 800d06e:	6103      	str	r3, [r0, #16]
 800d070:	bd10      	pop	{r4, pc}
 800d072:	bf00      	nop
 800d074:	0800e4a0 	.word	0x0800e4a0
 800d078:	0800e52c 	.word	0x0800e52c

0800d07c <__multiply>:
 800d07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d080:	4691      	mov	r9, r2
 800d082:	690a      	ldr	r2, [r1, #16]
 800d084:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d088:	429a      	cmp	r2, r3
 800d08a:	bfb8      	it	lt
 800d08c:	460b      	movlt	r3, r1
 800d08e:	460c      	mov	r4, r1
 800d090:	bfbc      	itt	lt
 800d092:	464c      	movlt	r4, r9
 800d094:	4699      	movlt	r9, r3
 800d096:	6927      	ldr	r7, [r4, #16]
 800d098:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d09c:	68a3      	ldr	r3, [r4, #8]
 800d09e:	6861      	ldr	r1, [r4, #4]
 800d0a0:	eb07 060a 	add.w	r6, r7, sl
 800d0a4:	42b3      	cmp	r3, r6
 800d0a6:	b085      	sub	sp, #20
 800d0a8:	bfb8      	it	lt
 800d0aa:	3101      	addlt	r1, #1
 800d0ac:	f7ff fe8e 	bl	800cdcc <_Balloc>
 800d0b0:	b930      	cbnz	r0, 800d0c0 <__multiply+0x44>
 800d0b2:	4602      	mov	r2, r0
 800d0b4:	4b44      	ldr	r3, [pc, #272]	; (800d1c8 <__multiply+0x14c>)
 800d0b6:	4845      	ldr	r0, [pc, #276]	; (800d1cc <__multiply+0x150>)
 800d0b8:	f240 115d 	movw	r1, #349	; 0x15d
 800d0bc:	f000 fe9e 	bl	800ddfc <__assert_func>
 800d0c0:	f100 0514 	add.w	r5, r0, #20
 800d0c4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d0c8:	462b      	mov	r3, r5
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	4543      	cmp	r3, r8
 800d0ce:	d321      	bcc.n	800d114 <__multiply+0x98>
 800d0d0:	f104 0314 	add.w	r3, r4, #20
 800d0d4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d0d8:	f109 0314 	add.w	r3, r9, #20
 800d0dc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d0e0:	9202      	str	r2, [sp, #8]
 800d0e2:	1b3a      	subs	r2, r7, r4
 800d0e4:	3a15      	subs	r2, #21
 800d0e6:	f022 0203 	bic.w	r2, r2, #3
 800d0ea:	3204      	adds	r2, #4
 800d0ec:	f104 0115 	add.w	r1, r4, #21
 800d0f0:	428f      	cmp	r7, r1
 800d0f2:	bf38      	it	cc
 800d0f4:	2204      	movcc	r2, #4
 800d0f6:	9201      	str	r2, [sp, #4]
 800d0f8:	9a02      	ldr	r2, [sp, #8]
 800d0fa:	9303      	str	r3, [sp, #12]
 800d0fc:	429a      	cmp	r2, r3
 800d0fe:	d80c      	bhi.n	800d11a <__multiply+0x9e>
 800d100:	2e00      	cmp	r6, #0
 800d102:	dd03      	ble.n	800d10c <__multiply+0x90>
 800d104:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d05a      	beq.n	800d1c2 <__multiply+0x146>
 800d10c:	6106      	str	r6, [r0, #16]
 800d10e:	b005      	add	sp, #20
 800d110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d114:	f843 2b04 	str.w	r2, [r3], #4
 800d118:	e7d8      	b.n	800d0cc <__multiply+0x50>
 800d11a:	f8b3 a000 	ldrh.w	sl, [r3]
 800d11e:	f1ba 0f00 	cmp.w	sl, #0
 800d122:	d024      	beq.n	800d16e <__multiply+0xf2>
 800d124:	f104 0e14 	add.w	lr, r4, #20
 800d128:	46a9      	mov	r9, r5
 800d12a:	f04f 0c00 	mov.w	ip, #0
 800d12e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d132:	f8d9 1000 	ldr.w	r1, [r9]
 800d136:	fa1f fb82 	uxth.w	fp, r2
 800d13a:	b289      	uxth	r1, r1
 800d13c:	fb0a 110b 	mla	r1, sl, fp, r1
 800d140:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d144:	f8d9 2000 	ldr.w	r2, [r9]
 800d148:	4461      	add	r1, ip
 800d14a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d14e:	fb0a c20b 	mla	r2, sl, fp, ip
 800d152:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d156:	b289      	uxth	r1, r1
 800d158:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d15c:	4577      	cmp	r7, lr
 800d15e:	f849 1b04 	str.w	r1, [r9], #4
 800d162:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d166:	d8e2      	bhi.n	800d12e <__multiply+0xb2>
 800d168:	9a01      	ldr	r2, [sp, #4]
 800d16a:	f845 c002 	str.w	ip, [r5, r2]
 800d16e:	9a03      	ldr	r2, [sp, #12]
 800d170:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d174:	3304      	adds	r3, #4
 800d176:	f1b9 0f00 	cmp.w	r9, #0
 800d17a:	d020      	beq.n	800d1be <__multiply+0x142>
 800d17c:	6829      	ldr	r1, [r5, #0]
 800d17e:	f104 0c14 	add.w	ip, r4, #20
 800d182:	46ae      	mov	lr, r5
 800d184:	f04f 0a00 	mov.w	sl, #0
 800d188:	f8bc b000 	ldrh.w	fp, [ip]
 800d18c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d190:	fb09 220b 	mla	r2, r9, fp, r2
 800d194:	4492      	add	sl, r2
 800d196:	b289      	uxth	r1, r1
 800d198:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d19c:	f84e 1b04 	str.w	r1, [lr], #4
 800d1a0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d1a4:	f8be 1000 	ldrh.w	r1, [lr]
 800d1a8:	0c12      	lsrs	r2, r2, #16
 800d1aa:	fb09 1102 	mla	r1, r9, r2, r1
 800d1ae:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d1b2:	4567      	cmp	r7, ip
 800d1b4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d1b8:	d8e6      	bhi.n	800d188 <__multiply+0x10c>
 800d1ba:	9a01      	ldr	r2, [sp, #4]
 800d1bc:	50a9      	str	r1, [r5, r2]
 800d1be:	3504      	adds	r5, #4
 800d1c0:	e79a      	b.n	800d0f8 <__multiply+0x7c>
 800d1c2:	3e01      	subs	r6, #1
 800d1c4:	e79c      	b.n	800d100 <__multiply+0x84>
 800d1c6:	bf00      	nop
 800d1c8:	0800e4a0 	.word	0x0800e4a0
 800d1cc:	0800e52c 	.word	0x0800e52c

0800d1d0 <__pow5mult>:
 800d1d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1d4:	4615      	mov	r5, r2
 800d1d6:	f012 0203 	ands.w	r2, r2, #3
 800d1da:	4606      	mov	r6, r0
 800d1dc:	460f      	mov	r7, r1
 800d1de:	d007      	beq.n	800d1f0 <__pow5mult+0x20>
 800d1e0:	4c25      	ldr	r4, [pc, #148]	; (800d278 <__pow5mult+0xa8>)
 800d1e2:	3a01      	subs	r2, #1
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d1ea:	f7ff fe51 	bl	800ce90 <__multadd>
 800d1ee:	4607      	mov	r7, r0
 800d1f0:	10ad      	asrs	r5, r5, #2
 800d1f2:	d03d      	beq.n	800d270 <__pow5mult+0xa0>
 800d1f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d1f6:	b97c      	cbnz	r4, 800d218 <__pow5mult+0x48>
 800d1f8:	2010      	movs	r0, #16
 800d1fa:	f7ff fdc1 	bl	800cd80 <malloc>
 800d1fe:	4602      	mov	r2, r0
 800d200:	6270      	str	r0, [r6, #36]	; 0x24
 800d202:	b928      	cbnz	r0, 800d210 <__pow5mult+0x40>
 800d204:	4b1d      	ldr	r3, [pc, #116]	; (800d27c <__pow5mult+0xac>)
 800d206:	481e      	ldr	r0, [pc, #120]	; (800d280 <__pow5mult+0xb0>)
 800d208:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d20c:	f000 fdf6 	bl	800ddfc <__assert_func>
 800d210:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d214:	6004      	str	r4, [r0, #0]
 800d216:	60c4      	str	r4, [r0, #12]
 800d218:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d21c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d220:	b94c      	cbnz	r4, 800d236 <__pow5mult+0x66>
 800d222:	f240 2171 	movw	r1, #625	; 0x271
 800d226:	4630      	mov	r0, r6
 800d228:	f7ff ff12 	bl	800d050 <__i2b>
 800d22c:	2300      	movs	r3, #0
 800d22e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d232:	4604      	mov	r4, r0
 800d234:	6003      	str	r3, [r0, #0]
 800d236:	f04f 0900 	mov.w	r9, #0
 800d23a:	07eb      	lsls	r3, r5, #31
 800d23c:	d50a      	bpl.n	800d254 <__pow5mult+0x84>
 800d23e:	4639      	mov	r1, r7
 800d240:	4622      	mov	r2, r4
 800d242:	4630      	mov	r0, r6
 800d244:	f7ff ff1a 	bl	800d07c <__multiply>
 800d248:	4639      	mov	r1, r7
 800d24a:	4680      	mov	r8, r0
 800d24c:	4630      	mov	r0, r6
 800d24e:	f7ff fdfd 	bl	800ce4c <_Bfree>
 800d252:	4647      	mov	r7, r8
 800d254:	106d      	asrs	r5, r5, #1
 800d256:	d00b      	beq.n	800d270 <__pow5mult+0xa0>
 800d258:	6820      	ldr	r0, [r4, #0]
 800d25a:	b938      	cbnz	r0, 800d26c <__pow5mult+0x9c>
 800d25c:	4622      	mov	r2, r4
 800d25e:	4621      	mov	r1, r4
 800d260:	4630      	mov	r0, r6
 800d262:	f7ff ff0b 	bl	800d07c <__multiply>
 800d266:	6020      	str	r0, [r4, #0]
 800d268:	f8c0 9000 	str.w	r9, [r0]
 800d26c:	4604      	mov	r4, r0
 800d26e:	e7e4      	b.n	800d23a <__pow5mult+0x6a>
 800d270:	4638      	mov	r0, r7
 800d272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d276:	bf00      	nop
 800d278:	0800e678 	.word	0x0800e678
 800d27c:	0800e42e 	.word	0x0800e42e
 800d280:	0800e52c 	.word	0x0800e52c

0800d284 <__lshift>:
 800d284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d288:	460c      	mov	r4, r1
 800d28a:	6849      	ldr	r1, [r1, #4]
 800d28c:	6923      	ldr	r3, [r4, #16]
 800d28e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d292:	68a3      	ldr	r3, [r4, #8]
 800d294:	4607      	mov	r7, r0
 800d296:	4691      	mov	r9, r2
 800d298:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d29c:	f108 0601 	add.w	r6, r8, #1
 800d2a0:	42b3      	cmp	r3, r6
 800d2a2:	db0b      	blt.n	800d2bc <__lshift+0x38>
 800d2a4:	4638      	mov	r0, r7
 800d2a6:	f7ff fd91 	bl	800cdcc <_Balloc>
 800d2aa:	4605      	mov	r5, r0
 800d2ac:	b948      	cbnz	r0, 800d2c2 <__lshift+0x3e>
 800d2ae:	4602      	mov	r2, r0
 800d2b0:	4b2a      	ldr	r3, [pc, #168]	; (800d35c <__lshift+0xd8>)
 800d2b2:	482b      	ldr	r0, [pc, #172]	; (800d360 <__lshift+0xdc>)
 800d2b4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d2b8:	f000 fda0 	bl	800ddfc <__assert_func>
 800d2bc:	3101      	adds	r1, #1
 800d2be:	005b      	lsls	r3, r3, #1
 800d2c0:	e7ee      	b.n	800d2a0 <__lshift+0x1c>
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	f100 0114 	add.w	r1, r0, #20
 800d2c8:	f100 0210 	add.w	r2, r0, #16
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	4553      	cmp	r3, sl
 800d2d0:	db37      	blt.n	800d342 <__lshift+0xbe>
 800d2d2:	6920      	ldr	r0, [r4, #16]
 800d2d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d2d8:	f104 0314 	add.w	r3, r4, #20
 800d2dc:	f019 091f 	ands.w	r9, r9, #31
 800d2e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d2e4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d2e8:	d02f      	beq.n	800d34a <__lshift+0xc6>
 800d2ea:	f1c9 0e20 	rsb	lr, r9, #32
 800d2ee:	468a      	mov	sl, r1
 800d2f0:	f04f 0c00 	mov.w	ip, #0
 800d2f4:	681a      	ldr	r2, [r3, #0]
 800d2f6:	fa02 f209 	lsl.w	r2, r2, r9
 800d2fa:	ea42 020c 	orr.w	r2, r2, ip
 800d2fe:	f84a 2b04 	str.w	r2, [sl], #4
 800d302:	f853 2b04 	ldr.w	r2, [r3], #4
 800d306:	4298      	cmp	r0, r3
 800d308:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d30c:	d8f2      	bhi.n	800d2f4 <__lshift+0x70>
 800d30e:	1b03      	subs	r3, r0, r4
 800d310:	3b15      	subs	r3, #21
 800d312:	f023 0303 	bic.w	r3, r3, #3
 800d316:	3304      	adds	r3, #4
 800d318:	f104 0215 	add.w	r2, r4, #21
 800d31c:	4290      	cmp	r0, r2
 800d31e:	bf38      	it	cc
 800d320:	2304      	movcc	r3, #4
 800d322:	f841 c003 	str.w	ip, [r1, r3]
 800d326:	f1bc 0f00 	cmp.w	ip, #0
 800d32a:	d001      	beq.n	800d330 <__lshift+0xac>
 800d32c:	f108 0602 	add.w	r6, r8, #2
 800d330:	3e01      	subs	r6, #1
 800d332:	4638      	mov	r0, r7
 800d334:	612e      	str	r6, [r5, #16]
 800d336:	4621      	mov	r1, r4
 800d338:	f7ff fd88 	bl	800ce4c <_Bfree>
 800d33c:	4628      	mov	r0, r5
 800d33e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d342:	f842 0f04 	str.w	r0, [r2, #4]!
 800d346:	3301      	adds	r3, #1
 800d348:	e7c1      	b.n	800d2ce <__lshift+0x4a>
 800d34a:	3904      	subs	r1, #4
 800d34c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d350:	f841 2f04 	str.w	r2, [r1, #4]!
 800d354:	4298      	cmp	r0, r3
 800d356:	d8f9      	bhi.n	800d34c <__lshift+0xc8>
 800d358:	e7ea      	b.n	800d330 <__lshift+0xac>
 800d35a:	bf00      	nop
 800d35c:	0800e4a0 	.word	0x0800e4a0
 800d360:	0800e52c 	.word	0x0800e52c

0800d364 <__mcmp>:
 800d364:	b530      	push	{r4, r5, lr}
 800d366:	6902      	ldr	r2, [r0, #16]
 800d368:	690c      	ldr	r4, [r1, #16]
 800d36a:	1b12      	subs	r2, r2, r4
 800d36c:	d10e      	bne.n	800d38c <__mcmp+0x28>
 800d36e:	f100 0314 	add.w	r3, r0, #20
 800d372:	3114      	adds	r1, #20
 800d374:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d378:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d37c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d380:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d384:	42a5      	cmp	r5, r4
 800d386:	d003      	beq.n	800d390 <__mcmp+0x2c>
 800d388:	d305      	bcc.n	800d396 <__mcmp+0x32>
 800d38a:	2201      	movs	r2, #1
 800d38c:	4610      	mov	r0, r2
 800d38e:	bd30      	pop	{r4, r5, pc}
 800d390:	4283      	cmp	r3, r0
 800d392:	d3f3      	bcc.n	800d37c <__mcmp+0x18>
 800d394:	e7fa      	b.n	800d38c <__mcmp+0x28>
 800d396:	f04f 32ff 	mov.w	r2, #4294967295
 800d39a:	e7f7      	b.n	800d38c <__mcmp+0x28>

0800d39c <__mdiff>:
 800d39c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3a0:	460c      	mov	r4, r1
 800d3a2:	4606      	mov	r6, r0
 800d3a4:	4611      	mov	r1, r2
 800d3a6:	4620      	mov	r0, r4
 800d3a8:	4690      	mov	r8, r2
 800d3aa:	f7ff ffdb 	bl	800d364 <__mcmp>
 800d3ae:	1e05      	subs	r5, r0, #0
 800d3b0:	d110      	bne.n	800d3d4 <__mdiff+0x38>
 800d3b2:	4629      	mov	r1, r5
 800d3b4:	4630      	mov	r0, r6
 800d3b6:	f7ff fd09 	bl	800cdcc <_Balloc>
 800d3ba:	b930      	cbnz	r0, 800d3ca <__mdiff+0x2e>
 800d3bc:	4b3a      	ldr	r3, [pc, #232]	; (800d4a8 <__mdiff+0x10c>)
 800d3be:	4602      	mov	r2, r0
 800d3c0:	f240 2132 	movw	r1, #562	; 0x232
 800d3c4:	4839      	ldr	r0, [pc, #228]	; (800d4ac <__mdiff+0x110>)
 800d3c6:	f000 fd19 	bl	800ddfc <__assert_func>
 800d3ca:	2301      	movs	r3, #1
 800d3cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d3d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3d4:	bfa4      	itt	ge
 800d3d6:	4643      	movge	r3, r8
 800d3d8:	46a0      	movge	r8, r4
 800d3da:	4630      	mov	r0, r6
 800d3dc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d3e0:	bfa6      	itte	ge
 800d3e2:	461c      	movge	r4, r3
 800d3e4:	2500      	movge	r5, #0
 800d3e6:	2501      	movlt	r5, #1
 800d3e8:	f7ff fcf0 	bl	800cdcc <_Balloc>
 800d3ec:	b920      	cbnz	r0, 800d3f8 <__mdiff+0x5c>
 800d3ee:	4b2e      	ldr	r3, [pc, #184]	; (800d4a8 <__mdiff+0x10c>)
 800d3f0:	4602      	mov	r2, r0
 800d3f2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d3f6:	e7e5      	b.n	800d3c4 <__mdiff+0x28>
 800d3f8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d3fc:	6926      	ldr	r6, [r4, #16]
 800d3fe:	60c5      	str	r5, [r0, #12]
 800d400:	f104 0914 	add.w	r9, r4, #20
 800d404:	f108 0514 	add.w	r5, r8, #20
 800d408:	f100 0e14 	add.w	lr, r0, #20
 800d40c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d410:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d414:	f108 0210 	add.w	r2, r8, #16
 800d418:	46f2      	mov	sl, lr
 800d41a:	2100      	movs	r1, #0
 800d41c:	f859 3b04 	ldr.w	r3, [r9], #4
 800d420:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d424:	fa1f f883 	uxth.w	r8, r3
 800d428:	fa11 f18b 	uxtah	r1, r1, fp
 800d42c:	0c1b      	lsrs	r3, r3, #16
 800d42e:	eba1 0808 	sub.w	r8, r1, r8
 800d432:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d436:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d43a:	fa1f f888 	uxth.w	r8, r8
 800d43e:	1419      	asrs	r1, r3, #16
 800d440:	454e      	cmp	r6, r9
 800d442:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d446:	f84a 3b04 	str.w	r3, [sl], #4
 800d44a:	d8e7      	bhi.n	800d41c <__mdiff+0x80>
 800d44c:	1b33      	subs	r3, r6, r4
 800d44e:	3b15      	subs	r3, #21
 800d450:	f023 0303 	bic.w	r3, r3, #3
 800d454:	3304      	adds	r3, #4
 800d456:	3415      	adds	r4, #21
 800d458:	42a6      	cmp	r6, r4
 800d45a:	bf38      	it	cc
 800d45c:	2304      	movcc	r3, #4
 800d45e:	441d      	add	r5, r3
 800d460:	4473      	add	r3, lr
 800d462:	469e      	mov	lr, r3
 800d464:	462e      	mov	r6, r5
 800d466:	4566      	cmp	r6, ip
 800d468:	d30e      	bcc.n	800d488 <__mdiff+0xec>
 800d46a:	f10c 0203 	add.w	r2, ip, #3
 800d46e:	1b52      	subs	r2, r2, r5
 800d470:	f022 0203 	bic.w	r2, r2, #3
 800d474:	3d03      	subs	r5, #3
 800d476:	45ac      	cmp	ip, r5
 800d478:	bf38      	it	cc
 800d47a:	2200      	movcc	r2, #0
 800d47c:	441a      	add	r2, r3
 800d47e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d482:	b17b      	cbz	r3, 800d4a4 <__mdiff+0x108>
 800d484:	6107      	str	r7, [r0, #16]
 800d486:	e7a3      	b.n	800d3d0 <__mdiff+0x34>
 800d488:	f856 8b04 	ldr.w	r8, [r6], #4
 800d48c:	fa11 f288 	uxtah	r2, r1, r8
 800d490:	1414      	asrs	r4, r2, #16
 800d492:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d496:	b292      	uxth	r2, r2
 800d498:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d49c:	f84e 2b04 	str.w	r2, [lr], #4
 800d4a0:	1421      	asrs	r1, r4, #16
 800d4a2:	e7e0      	b.n	800d466 <__mdiff+0xca>
 800d4a4:	3f01      	subs	r7, #1
 800d4a6:	e7ea      	b.n	800d47e <__mdiff+0xe2>
 800d4a8:	0800e4a0 	.word	0x0800e4a0
 800d4ac:	0800e52c 	.word	0x0800e52c

0800d4b0 <__ulp>:
 800d4b0:	b082      	sub	sp, #8
 800d4b2:	ed8d 0b00 	vstr	d0, [sp]
 800d4b6:	9b01      	ldr	r3, [sp, #4]
 800d4b8:	4912      	ldr	r1, [pc, #72]	; (800d504 <__ulp+0x54>)
 800d4ba:	4019      	ands	r1, r3
 800d4bc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800d4c0:	2900      	cmp	r1, #0
 800d4c2:	dd05      	ble.n	800d4d0 <__ulp+0x20>
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	460b      	mov	r3, r1
 800d4c8:	ec43 2b10 	vmov	d0, r2, r3
 800d4cc:	b002      	add	sp, #8
 800d4ce:	4770      	bx	lr
 800d4d0:	4249      	negs	r1, r1
 800d4d2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800d4d6:	ea4f 5021 	mov.w	r0, r1, asr #20
 800d4da:	f04f 0200 	mov.w	r2, #0
 800d4de:	f04f 0300 	mov.w	r3, #0
 800d4e2:	da04      	bge.n	800d4ee <__ulp+0x3e>
 800d4e4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800d4e8:	fa41 f300 	asr.w	r3, r1, r0
 800d4ec:	e7ec      	b.n	800d4c8 <__ulp+0x18>
 800d4ee:	f1a0 0114 	sub.w	r1, r0, #20
 800d4f2:	291e      	cmp	r1, #30
 800d4f4:	bfda      	itte	le
 800d4f6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800d4fa:	fa20 f101 	lsrle.w	r1, r0, r1
 800d4fe:	2101      	movgt	r1, #1
 800d500:	460a      	mov	r2, r1
 800d502:	e7e1      	b.n	800d4c8 <__ulp+0x18>
 800d504:	7ff00000 	.word	0x7ff00000

0800d508 <__b2d>:
 800d508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d50a:	6905      	ldr	r5, [r0, #16]
 800d50c:	f100 0714 	add.w	r7, r0, #20
 800d510:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800d514:	1f2e      	subs	r6, r5, #4
 800d516:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d51a:	4620      	mov	r0, r4
 800d51c:	f7ff fd48 	bl	800cfb0 <__hi0bits>
 800d520:	f1c0 0320 	rsb	r3, r0, #32
 800d524:	280a      	cmp	r0, #10
 800d526:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800d5a4 <__b2d+0x9c>
 800d52a:	600b      	str	r3, [r1, #0]
 800d52c:	dc14      	bgt.n	800d558 <__b2d+0x50>
 800d52e:	f1c0 0e0b 	rsb	lr, r0, #11
 800d532:	fa24 f10e 	lsr.w	r1, r4, lr
 800d536:	42b7      	cmp	r7, r6
 800d538:	ea41 030c 	orr.w	r3, r1, ip
 800d53c:	bf34      	ite	cc
 800d53e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d542:	2100      	movcs	r1, #0
 800d544:	3015      	adds	r0, #21
 800d546:	fa04 f000 	lsl.w	r0, r4, r0
 800d54a:	fa21 f10e 	lsr.w	r1, r1, lr
 800d54e:	ea40 0201 	orr.w	r2, r0, r1
 800d552:	ec43 2b10 	vmov	d0, r2, r3
 800d556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d558:	42b7      	cmp	r7, r6
 800d55a:	bf3a      	itte	cc
 800d55c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d560:	f1a5 0608 	subcc.w	r6, r5, #8
 800d564:	2100      	movcs	r1, #0
 800d566:	380b      	subs	r0, #11
 800d568:	d017      	beq.n	800d59a <__b2d+0x92>
 800d56a:	f1c0 0c20 	rsb	ip, r0, #32
 800d56e:	fa04 f500 	lsl.w	r5, r4, r0
 800d572:	42be      	cmp	r6, r7
 800d574:	fa21 f40c 	lsr.w	r4, r1, ip
 800d578:	ea45 0504 	orr.w	r5, r5, r4
 800d57c:	bf8c      	ite	hi
 800d57e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800d582:	2400      	movls	r4, #0
 800d584:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800d588:	fa01 f000 	lsl.w	r0, r1, r0
 800d58c:	fa24 f40c 	lsr.w	r4, r4, ip
 800d590:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d594:	ea40 0204 	orr.w	r2, r0, r4
 800d598:	e7db      	b.n	800d552 <__b2d+0x4a>
 800d59a:	ea44 030c 	orr.w	r3, r4, ip
 800d59e:	460a      	mov	r2, r1
 800d5a0:	e7d7      	b.n	800d552 <__b2d+0x4a>
 800d5a2:	bf00      	nop
 800d5a4:	3ff00000 	.word	0x3ff00000

0800d5a8 <__d2b>:
 800d5a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d5ac:	4689      	mov	r9, r1
 800d5ae:	2101      	movs	r1, #1
 800d5b0:	ec57 6b10 	vmov	r6, r7, d0
 800d5b4:	4690      	mov	r8, r2
 800d5b6:	f7ff fc09 	bl	800cdcc <_Balloc>
 800d5ba:	4604      	mov	r4, r0
 800d5bc:	b930      	cbnz	r0, 800d5cc <__d2b+0x24>
 800d5be:	4602      	mov	r2, r0
 800d5c0:	4b25      	ldr	r3, [pc, #148]	; (800d658 <__d2b+0xb0>)
 800d5c2:	4826      	ldr	r0, [pc, #152]	; (800d65c <__d2b+0xb4>)
 800d5c4:	f240 310a 	movw	r1, #778	; 0x30a
 800d5c8:	f000 fc18 	bl	800ddfc <__assert_func>
 800d5cc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d5d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d5d4:	bb35      	cbnz	r5, 800d624 <__d2b+0x7c>
 800d5d6:	2e00      	cmp	r6, #0
 800d5d8:	9301      	str	r3, [sp, #4]
 800d5da:	d028      	beq.n	800d62e <__d2b+0x86>
 800d5dc:	4668      	mov	r0, sp
 800d5de:	9600      	str	r6, [sp, #0]
 800d5e0:	f7ff fd06 	bl	800cff0 <__lo0bits>
 800d5e4:	9900      	ldr	r1, [sp, #0]
 800d5e6:	b300      	cbz	r0, 800d62a <__d2b+0x82>
 800d5e8:	9a01      	ldr	r2, [sp, #4]
 800d5ea:	f1c0 0320 	rsb	r3, r0, #32
 800d5ee:	fa02 f303 	lsl.w	r3, r2, r3
 800d5f2:	430b      	orrs	r3, r1
 800d5f4:	40c2      	lsrs	r2, r0
 800d5f6:	6163      	str	r3, [r4, #20]
 800d5f8:	9201      	str	r2, [sp, #4]
 800d5fa:	9b01      	ldr	r3, [sp, #4]
 800d5fc:	61a3      	str	r3, [r4, #24]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	bf14      	ite	ne
 800d602:	2202      	movne	r2, #2
 800d604:	2201      	moveq	r2, #1
 800d606:	6122      	str	r2, [r4, #16]
 800d608:	b1d5      	cbz	r5, 800d640 <__d2b+0x98>
 800d60a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d60e:	4405      	add	r5, r0
 800d610:	f8c9 5000 	str.w	r5, [r9]
 800d614:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d618:	f8c8 0000 	str.w	r0, [r8]
 800d61c:	4620      	mov	r0, r4
 800d61e:	b003      	add	sp, #12
 800d620:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d628:	e7d5      	b.n	800d5d6 <__d2b+0x2e>
 800d62a:	6161      	str	r1, [r4, #20]
 800d62c:	e7e5      	b.n	800d5fa <__d2b+0x52>
 800d62e:	a801      	add	r0, sp, #4
 800d630:	f7ff fcde 	bl	800cff0 <__lo0bits>
 800d634:	9b01      	ldr	r3, [sp, #4]
 800d636:	6163      	str	r3, [r4, #20]
 800d638:	2201      	movs	r2, #1
 800d63a:	6122      	str	r2, [r4, #16]
 800d63c:	3020      	adds	r0, #32
 800d63e:	e7e3      	b.n	800d608 <__d2b+0x60>
 800d640:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d644:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d648:	f8c9 0000 	str.w	r0, [r9]
 800d64c:	6918      	ldr	r0, [r3, #16]
 800d64e:	f7ff fcaf 	bl	800cfb0 <__hi0bits>
 800d652:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d656:	e7df      	b.n	800d618 <__d2b+0x70>
 800d658:	0800e4a0 	.word	0x0800e4a0
 800d65c:	0800e52c 	.word	0x0800e52c

0800d660 <__ratio>:
 800d660:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d664:	4688      	mov	r8, r1
 800d666:	4669      	mov	r1, sp
 800d668:	4681      	mov	r9, r0
 800d66a:	f7ff ff4d 	bl	800d508 <__b2d>
 800d66e:	a901      	add	r1, sp, #4
 800d670:	4640      	mov	r0, r8
 800d672:	ec55 4b10 	vmov	r4, r5, d0
 800d676:	f7ff ff47 	bl	800d508 <__b2d>
 800d67a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d67e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d682:	eba3 0c02 	sub.w	ip, r3, r2
 800d686:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d68a:	1a9b      	subs	r3, r3, r2
 800d68c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d690:	ec51 0b10 	vmov	r0, r1, d0
 800d694:	2b00      	cmp	r3, #0
 800d696:	bfd6      	itet	le
 800d698:	460a      	movle	r2, r1
 800d69a:	462a      	movgt	r2, r5
 800d69c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d6a0:	468b      	mov	fp, r1
 800d6a2:	462f      	mov	r7, r5
 800d6a4:	bfd4      	ite	le
 800d6a6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d6aa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d6ae:	4620      	mov	r0, r4
 800d6b0:	ee10 2a10 	vmov	r2, s0
 800d6b4:	465b      	mov	r3, fp
 800d6b6:	4639      	mov	r1, r7
 800d6b8:	f7f3 f8d8 	bl	800086c <__aeabi_ddiv>
 800d6bc:	ec41 0b10 	vmov	d0, r0, r1
 800d6c0:	b003      	add	sp, #12
 800d6c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d6c6 <__copybits>:
 800d6c6:	3901      	subs	r1, #1
 800d6c8:	b570      	push	{r4, r5, r6, lr}
 800d6ca:	1149      	asrs	r1, r1, #5
 800d6cc:	6914      	ldr	r4, [r2, #16]
 800d6ce:	3101      	adds	r1, #1
 800d6d0:	f102 0314 	add.w	r3, r2, #20
 800d6d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d6d8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d6dc:	1f05      	subs	r5, r0, #4
 800d6de:	42a3      	cmp	r3, r4
 800d6e0:	d30c      	bcc.n	800d6fc <__copybits+0x36>
 800d6e2:	1aa3      	subs	r3, r4, r2
 800d6e4:	3b11      	subs	r3, #17
 800d6e6:	f023 0303 	bic.w	r3, r3, #3
 800d6ea:	3211      	adds	r2, #17
 800d6ec:	42a2      	cmp	r2, r4
 800d6ee:	bf88      	it	hi
 800d6f0:	2300      	movhi	r3, #0
 800d6f2:	4418      	add	r0, r3
 800d6f4:	2300      	movs	r3, #0
 800d6f6:	4288      	cmp	r0, r1
 800d6f8:	d305      	bcc.n	800d706 <__copybits+0x40>
 800d6fa:	bd70      	pop	{r4, r5, r6, pc}
 800d6fc:	f853 6b04 	ldr.w	r6, [r3], #4
 800d700:	f845 6f04 	str.w	r6, [r5, #4]!
 800d704:	e7eb      	b.n	800d6de <__copybits+0x18>
 800d706:	f840 3b04 	str.w	r3, [r0], #4
 800d70a:	e7f4      	b.n	800d6f6 <__copybits+0x30>

0800d70c <__any_on>:
 800d70c:	f100 0214 	add.w	r2, r0, #20
 800d710:	6900      	ldr	r0, [r0, #16]
 800d712:	114b      	asrs	r3, r1, #5
 800d714:	4298      	cmp	r0, r3
 800d716:	b510      	push	{r4, lr}
 800d718:	db11      	blt.n	800d73e <__any_on+0x32>
 800d71a:	dd0a      	ble.n	800d732 <__any_on+0x26>
 800d71c:	f011 011f 	ands.w	r1, r1, #31
 800d720:	d007      	beq.n	800d732 <__any_on+0x26>
 800d722:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d726:	fa24 f001 	lsr.w	r0, r4, r1
 800d72a:	fa00 f101 	lsl.w	r1, r0, r1
 800d72e:	428c      	cmp	r4, r1
 800d730:	d10b      	bne.n	800d74a <__any_on+0x3e>
 800d732:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d736:	4293      	cmp	r3, r2
 800d738:	d803      	bhi.n	800d742 <__any_on+0x36>
 800d73a:	2000      	movs	r0, #0
 800d73c:	bd10      	pop	{r4, pc}
 800d73e:	4603      	mov	r3, r0
 800d740:	e7f7      	b.n	800d732 <__any_on+0x26>
 800d742:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d746:	2900      	cmp	r1, #0
 800d748:	d0f5      	beq.n	800d736 <__any_on+0x2a>
 800d74a:	2001      	movs	r0, #1
 800d74c:	e7f6      	b.n	800d73c <__any_on+0x30>

0800d74e <_calloc_r>:
 800d74e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d750:	fba1 2402 	umull	r2, r4, r1, r2
 800d754:	b94c      	cbnz	r4, 800d76a <_calloc_r+0x1c>
 800d756:	4611      	mov	r1, r2
 800d758:	9201      	str	r2, [sp, #4]
 800d75a:	f7fb fff9 	bl	8009750 <_malloc_r>
 800d75e:	9a01      	ldr	r2, [sp, #4]
 800d760:	4605      	mov	r5, r0
 800d762:	b930      	cbnz	r0, 800d772 <_calloc_r+0x24>
 800d764:	4628      	mov	r0, r5
 800d766:	b003      	add	sp, #12
 800d768:	bd30      	pop	{r4, r5, pc}
 800d76a:	220c      	movs	r2, #12
 800d76c:	6002      	str	r2, [r0, #0]
 800d76e:	2500      	movs	r5, #0
 800d770:	e7f8      	b.n	800d764 <_calloc_r+0x16>
 800d772:	4621      	mov	r1, r4
 800d774:	f7fb ffc3 	bl	80096fe <memset>
 800d778:	e7f4      	b.n	800d764 <_calloc_r+0x16>
	...

0800d77c <_free_r>:
 800d77c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d77e:	2900      	cmp	r1, #0
 800d780:	d044      	beq.n	800d80c <_free_r+0x90>
 800d782:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d786:	9001      	str	r0, [sp, #4]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	f1a1 0404 	sub.w	r4, r1, #4
 800d78e:	bfb8      	it	lt
 800d790:	18e4      	addlt	r4, r4, r3
 800d792:	f7ff fb0f 	bl	800cdb4 <__malloc_lock>
 800d796:	4a1e      	ldr	r2, [pc, #120]	; (800d810 <_free_r+0x94>)
 800d798:	9801      	ldr	r0, [sp, #4]
 800d79a:	6813      	ldr	r3, [r2, #0]
 800d79c:	b933      	cbnz	r3, 800d7ac <_free_r+0x30>
 800d79e:	6063      	str	r3, [r4, #4]
 800d7a0:	6014      	str	r4, [r2, #0]
 800d7a2:	b003      	add	sp, #12
 800d7a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d7a8:	f7ff bb0a 	b.w	800cdc0 <__malloc_unlock>
 800d7ac:	42a3      	cmp	r3, r4
 800d7ae:	d908      	bls.n	800d7c2 <_free_r+0x46>
 800d7b0:	6825      	ldr	r5, [r4, #0]
 800d7b2:	1961      	adds	r1, r4, r5
 800d7b4:	428b      	cmp	r3, r1
 800d7b6:	bf01      	itttt	eq
 800d7b8:	6819      	ldreq	r1, [r3, #0]
 800d7ba:	685b      	ldreq	r3, [r3, #4]
 800d7bc:	1949      	addeq	r1, r1, r5
 800d7be:	6021      	streq	r1, [r4, #0]
 800d7c0:	e7ed      	b.n	800d79e <_free_r+0x22>
 800d7c2:	461a      	mov	r2, r3
 800d7c4:	685b      	ldr	r3, [r3, #4]
 800d7c6:	b10b      	cbz	r3, 800d7cc <_free_r+0x50>
 800d7c8:	42a3      	cmp	r3, r4
 800d7ca:	d9fa      	bls.n	800d7c2 <_free_r+0x46>
 800d7cc:	6811      	ldr	r1, [r2, #0]
 800d7ce:	1855      	adds	r5, r2, r1
 800d7d0:	42a5      	cmp	r5, r4
 800d7d2:	d10b      	bne.n	800d7ec <_free_r+0x70>
 800d7d4:	6824      	ldr	r4, [r4, #0]
 800d7d6:	4421      	add	r1, r4
 800d7d8:	1854      	adds	r4, r2, r1
 800d7da:	42a3      	cmp	r3, r4
 800d7dc:	6011      	str	r1, [r2, #0]
 800d7de:	d1e0      	bne.n	800d7a2 <_free_r+0x26>
 800d7e0:	681c      	ldr	r4, [r3, #0]
 800d7e2:	685b      	ldr	r3, [r3, #4]
 800d7e4:	6053      	str	r3, [r2, #4]
 800d7e6:	4421      	add	r1, r4
 800d7e8:	6011      	str	r1, [r2, #0]
 800d7ea:	e7da      	b.n	800d7a2 <_free_r+0x26>
 800d7ec:	d902      	bls.n	800d7f4 <_free_r+0x78>
 800d7ee:	230c      	movs	r3, #12
 800d7f0:	6003      	str	r3, [r0, #0]
 800d7f2:	e7d6      	b.n	800d7a2 <_free_r+0x26>
 800d7f4:	6825      	ldr	r5, [r4, #0]
 800d7f6:	1961      	adds	r1, r4, r5
 800d7f8:	428b      	cmp	r3, r1
 800d7fa:	bf04      	itt	eq
 800d7fc:	6819      	ldreq	r1, [r3, #0]
 800d7fe:	685b      	ldreq	r3, [r3, #4]
 800d800:	6063      	str	r3, [r4, #4]
 800d802:	bf04      	itt	eq
 800d804:	1949      	addeq	r1, r1, r5
 800d806:	6021      	streq	r1, [r4, #0]
 800d808:	6054      	str	r4, [r2, #4]
 800d80a:	e7ca      	b.n	800d7a2 <_free_r+0x26>
 800d80c:	b003      	add	sp, #12
 800d80e:	bd30      	pop	{r4, r5, pc}
 800d810:	20005168 	.word	0x20005168

0800d814 <__ssputs_r>:
 800d814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d818:	688e      	ldr	r6, [r1, #8]
 800d81a:	429e      	cmp	r6, r3
 800d81c:	4682      	mov	sl, r0
 800d81e:	460c      	mov	r4, r1
 800d820:	4690      	mov	r8, r2
 800d822:	461f      	mov	r7, r3
 800d824:	d838      	bhi.n	800d898 <__ssputs_r+0x84>
 800d826:	898a      	ldrh	r2, [r1, #12]
 800d828:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d82c:	d032      	beq.n	800d894 <__ssputs_r+0x80>
 800d82e:	6825      	ldr	r5, [r4, #0]
 800d830:	6909      	ldr	r1, [r1, #16]
 800d832:	eba5 0901 	sub.w	r9, r5, r1
 800d836:	6965      	ldr	r5, [r4, #20]
 800d838:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d83c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d840:	3301      	adds	r3, #1
 800d842:	444b      	add	r3, r9
 800d844:	106d      	asrs	r5, r5, #1
 800d846:	429d      	cmp	r5, r3
 800d848:	bf38      	it	cc
 800d84a:	461d      	movcc	r5, r3
 800d84c:	0553      	lsls	r3, r2, #21
 800d84e:	d531      	bpl.n	800d8b4 <__ssputs_r+0xa0>
 800d850:	4629      	mov	r1, r5
 800d852:	f7fb ff7d 	bl	8009750 <_malloc_r>
 800d856:	4606      	mov	r6, r0
 800d858:	b950      	cbnz	r0, 800d870 <__ssputs_r+0x5c>
 800d85a:	230c      	movs	r3, #12
 800d85c:	f8ca 3000 	str.w	r3, [sl]
 800d860:	89a3      	ldrh	r3, [r4, #12]
 800d862:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d866:	81a3      	strh	r3, [r4, #12]
 800d868:	f04f 30ff 	mov.w	r0, #4294967295
 800d86c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d870:	6921      	ldr	r1, [r4, #16]
 800d872:	464a      	mov	r2, r9
 800d874:	f7fb ff35 	bl	80096e2 <memcpy>
 800d878:	89a3      	ldrh	r3, [r4, #12]
 800d87a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d87e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d882:	81a3      	strh	r3, [r4, #12]
 800d884:	6126      	str	r6, [r4, #16]
 800d886:	6165      	str	r5, [r4, #20]
 800d888:	444e      	add	r6, r9
 800d88a:	eba5 0509 	sub.w	r5, r5, r9
 800d88e:	6026      	str	r6, [r4, #0]
 800d890:	60a5      	str	r5, [r4, #8]
 800d892:	463e      	mov	r6, r7
 800d894:	42be      	cmp	r6, r7
 800d896:	d900      	bls.n	800d89a <__ssputs_r+0x86>
 800d898:	463e      	mov	r6, r7
 800d89a:	6820      	ldr	r0, [r4, #0]
 800d89c:	4632      	mov	r2, r6
 800d89e:	4641      	mov	r1, r8
 800d8a0:	f000 fafe 	bl	800dea0 <memmove>
 800d8a4:	68a3      	ldr	r3, [r4, #8]
 800d8a6:	1b9b      	subs	r3, r3, r6
 800d8a8:	60a3      	str	r3, [r4, #8]
 800d8aa:	6823      	ldr	r3, [r4, #0]
 800d8ac:	4433      	add	r3, r6
 800d8ae:	6023      	str	r3, [r4, #0]
 800d8b0:	2000      	movs	r0, #0
 800d8b2:	e7db      	b.n	800d86c <__ssputs_r+0x58>
 800d8b4:	462a      	mov	r2, r5
 800d8b6:	f000 fb0d 	bl	800ded4 <_realloc_r>
 800d8ba:	4606      	mov	r6, r0
 800d8bc:	2800      	cmp	r0, #0
 800d8be:	d1e1      	bne.n	800d884 <__ssputs_r+0x70>
 800d8c0:	6921      	ldr	r1, [r4, #16]
 800d8c2:	4650      	mov	r0, sl
 800d8c4:	f7ff ff5a 	bl	800d77c <_free_r>
 800d8c8:	e7c7      	b.n	800d85a <__ssputs_r+0x46>
	...

0800d8cc <_svfiprintf_r>:
 800d8cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8d0:	4698      	mov	r8, r3
 800d8d2:	898b      	ldrh	r3, [r1, #12]
 800d8d4:	061b      	lsls	r3, r3, #24
 800d8d6:	b09d      	sub	sp, #116	; 0x74
 800d8d8:	4607      	mov	r7, r0
 800d8da:	460d      	mov	r5, r1
 800d8dc:	4614      	mov	r4, r2
 800d8de:	d50e      	bpl.n	800d8fe <_svfiprintf_r+0x32>
 800d8e0:	690b      	ldr	r3, [r1, #16]
 800d8e2:	b963      	cbnz	r3, 800d8fe <_svfiprintf_r+0x32>
 800d8e4:	2140      	movs	r1, #64	; 0x40
 800d8e6:	f7fb ff33 	bl	8009750 <_malloc_r>
 800d8ea:	6028      	str	r0, [r5, #0]
 800d8ec:	6128      	str	r0, [r5, #16]
 800d8ee:	b920      	cbnz	r0, 800d8fa <_svfiprintf_r+0x2e>
 800d8f0:	230c      	movs	r3, #12
 800d8f2:	603b      	str	r3, [r7, #0]
 800d8f4:	f04f 30ff 	mov.w	r0, #4294967295
 800d8f8:	e0d1      	b.n	800da9e <_svfiprintf_r+0x1d2>
 800d8fa:	2340      	movs	r3, #64	; 0x40
 800d8fc:	616b      	str	r3, [r5, #20]
 800d8fe:	2300      	movs	r3, #0
 800d900:	9309      	str	r3, [sp, #36]	; 0x24
 800d902:	2320      	movs	r3, #32
 800d904:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d908:	f8cd 800c 	str.w	r8, [sp, #12]
 800d90c:	2330      	movs	r3, #48	; 0x30
 800d90e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800dab8 <_svfiprintf_r+0x1ec>
 800d912:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d916:	f04f 0901 	mov.w	r9, #1
 800d91a:	4623      	mov	r3, r4
 800d91c:	469a      	mov	sl, r3
 800d91e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d922:	b10a      	cbz	r2, 800d928 <_svfiprintf_r+0x5c>
 800d924:	2a25      	cmp	r2, #37	; 0x25
 800d926:	d1f9      	bne.n	800d91c <_svfiprintf_r+0x50>
 800d928:	ebba 0b04 	subs.w	fp, sl, r4
 800d92c:	d00b      	beq.n	800d946 <_svfiprintf_r+0x7a>
 800d92e:	465b      	mov	r3, fp
 800d930:	4622      	mov	r2, r4
 800d932:	4629      	mov	r1, r5
 800d934:	4638      	mov	r0, r7
 800d936:	f7ff ff6d 	bl	800d814 <__ssputs_r>
 800d93a:	3001      	adds	r0, #1
 800d93c:	f000 80aa 	beq.w	800da94 <_svfiprintf_r+0x1c8>
 800d940:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d942:	445a      	add	r2, fp
 800d944:	9209      	str	r2, [sp, #36]	; 0x24
 800d946:	f89a 3000 	ldrb.w	r3, [sl]
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	f000 80a2 	beq.w	800da94 <_svfiprintf_r+0x1c8>
 800d950:	2300      	movs	r3, #0
 800d952:	f04f 32ff 	mov.w	r2, #4294967295
 800d956:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d95a:	f10a 0a01 	add.w	sl, sl, #1
 800d95e:	9304      	str	r3, [sp, #16]
 800d960:	9307      	str	r3, [sp, #28]
 800d962:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d966:	931a      	str	r3, [sp, #104]	; 0x68
 800d968:	4654      	mov	r4, sl
 800d96a:	2205      	movs	r2, #5
 800d96c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d970:	4851      	ldr	r0, [pc, #324]	; (800dab8 <_svfiprintf_r+0x1ec>)
 800d972:	f7f2 fc45 	bl	8000200 <memchr>
 800d976:	9a04      	ldr	r2, [sp, #16]
 800d978:	b9d8      	cbnz	r0, 800d9b2 <_svfiprintf_r+0xe6>
 800d97a:	06d0      	lsls	r0, r2, #27
 800d97c:	bf44      	itt	mi
 800d97e:	2320      	movmi	r3, #32
 800d980:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d984:	0711      	lsls	r1, r2, #28
 800d986:	bf44      	itt	mi
 800d988:	232b      	movmi	r3, #43	; 0x2b
 800d98a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d98e:	f89a 3000 	ldrb.w	r3, [sl]
 800d992:	2b2a      	cmp	r3, #42	; 0x2a
 800d994:	d015      	beq.n	800d9c2 <_svfiprintf_r+0xf6>
 800d996:	9a07      	ldr	r2, [sp, #28]
 800d998:	4654      	mov	r4, sl
 800d99a:	2000      	movs	r0, #0
 800d99c:	f04f 0c0a 	mov.w	ip, #10
 800d9a0:	4621      	mov	r1, r4
 800d9a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9a6:	3b30      	subs	r3, #48	; 0x30
 800d9a8:	2b09      	cmp	r3, #9
 800d9aa:	d94e      	bls.n	800da4a <_svfiprintf_r+0x17e>
 800d9ac:	b1b0      	cbz	r0, 800d9dc <_svfiprintf_r+0x110>
 800d9ae:	9207      	str	r2, [sp, #28]
 800d9b0:	e014      	b.n	800d9dc <_svfiprintf_r+0x110>
 800d9b2:	eba0 0308 	sub.w	r3, r0, r8
 800d9b6:	fa09 f303 	lsl.w	r3, r9, r3
 800d9ba:	4313      	orrs	r3, r2
 800d9bc:	9304      	str	r3, [sp, #16]
 800d9be:	46a2      	mov	sl, r4
 800d9c0:	e7d2      	b.n	800d968 <_svfiprintf_r+0x9c>
 800d9c2:	9b03      	ldr	r3, [sp, #12]
 800d9c4:	1d19      	adds	r1, r3, #4
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	9103      	str	r1, [sp, #12]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	bfbb      	ittet	lt
 800d9ce:	425b      	neglt	r3, r3
 800d9d0:	f042 0202 	orrlt.w	r2, r2, #2
 800d9d4:	9307      	strge	r3, [sp, #28]
 800d9d6:	9307      	strlt	r3, [sp, #28]
 800d9d8:	bfb8      	it	lt
 800d9da:	9204      	strlt	r2, [sp, #16]
 800d9dc:	7823      	ldrb	r3, [r4, #0]
 800d9de:	2b2e      	cmp	r3, #46	; 0x2e
 800d9e0:	d10c      	bne.n	800d9fc <_svfiprintf_r+0x130>
 800d9e2:	7863      	ldrb	r3, [r4, #1]
 800d9e4:	2b2a      	cmp	r3, #42	; 0x2a
 800d9e6:	d135      	bne.n	800da54 <_svfiprintf_r+0x188>
 800d9e8:	9b03      	ldr	r3, [sp, #12]
 800d9ea:	1d1a      	adds	r2, r3, #4
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	9203      	str	r2, [sp, #12]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	bfb8      	it	lt
 800d9f4:	f04f 33ff 	movlt.w	r3, #4294967295
 800d9f8:	3402      	adds	r4, #2
 800d9fa:	9305      	str	r3, [sp, #20]
 800d9fc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800dac8 <_svfiprintf_r+0x1fc>
 800da00:	7821      	ldrb	r1, [r4, #0]
 800da02:	2203      	movs	r2, #3
 800da04:	4650      	mov	r0, sl
 800da06:	f7f2 fbfb 	bl	8000200 <memchr>
 800da0a:	b140      	cbz	r0, 800da1e <_svfiprintf_r+0x152>
 800da0c:	2340      	movs	r3, #64	; 0x40
 800da0e:	eba0 000a 	sub.w	r0, r0, sl
 800da12:	fa03 f000 	lsl.w	r0, r3, r0
 800da16:	9b04      	ldr	r3, [sp, #16]
 800da18:	4303      	orrs	r3, r0
 800da1a:	3401      	adds	r4, #1
 800da1c:	9304      	str	r3, [sp, #16]
 800da1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da22:	4826      	ldr	r0, [pc, #152]	; (800dabc <_svfiprintf_r+0x1f0>)
 800da24:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800da28:	2206      	movs	r2, #6
 800da2a:	f7f2 fbe9 	bl	8000200 <memchr>
 800da2e:	2800      	cmp	r0, #0
 800da30:	d038      	beq.n	800daa4 <_svfiprintf_r+0x1d8>
 800da32:	4b23      	ldr	r3, [pc, #140]	; (800dac0 <_svfiprintf_r+0x1f4>)
 800da34:	bb1b      	cbnz	r3, 800da7e <_svfiprintf_r+0x1b2>
 800da36:	9b03      	ldr	r3, [sp, #12]
 800da38:	3307      	adds	r3, #7
 800da3a:	f023 0307 	bic.w	r3, r3, #7
 800da3e:	3308      	adds	r3, #8
 800da40:	9303      	str	r3, [sp, #12]
 800da42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da44:	4433      	add	r3, r6
 800da46:	9309      	str	r3, [sp, #36]	; 0x24
 800da48:	e767      	b.n	800d91a <_svfiprintf_r+0x4e>
 800da4a:	fb0c 3202 	mla	r2, ip, r2, r3
 800da4e:	460c      	mov	r4, r1
 800da50:	2001      	movs	r0, #1
 800da52:	e7a5      	b.n	800d9a0 <_svfiprintf_r+0xd4>
 800da54:	2300      	movs	r3, #0
 800da56:	3401      	adds	r4, #1
 800da58:	9305      	str	r3, [sp, #20]
 800da5a:	4619      	mov	r1, r3
 800da5c:	f04f 0c0a 	mov.w	ip, #10
 800da60:	4620      	mov	r0, r4
 800da62:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da66:	3a30      	subs	r2, #48	; 0x30
 800da68:	2a09      	cmp	r2, #9
 800da6a:	d903      	bls.n	800da74 <_svfiprintf_r+0x1a8>
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d0c5      	beq.n	800d9fc <_svfiprintf_r+0x130>
 800da70:	9105      	str	r1, [sp, #20]
 800da72:	e7c3      	b.n	800d9fc <_svfiprintf_r+0x130>
 800da74:	fb0c 2101 	mla	r1, ip, r1, r2
 800da78:	4604      	mov	r4, r0
 800da7a:	2301      	movs	r3, #1
 800da7c:	e7f0      	b.n	800da60 <_svfiprintf_r+0x194>
 800da7e:	ab03      	add	r3, sp, #12
 800da80:	9300      	str	r3, [sp, #0]
 800da82:	462a      	mov	r2, r5
 800da84:	4b0f      	ldr	r3, [pc, #60]	; (800dac4 <_svfiprintf_r+0x1f8>)
 800da86:	a904      	add	r1, sp, #16
 800da88:	4638      	mov	r0, r7
 800da8a:	f7fb ff75 	bl	8009978 <_printf_float>
 800da8e:	1c42      	adds	r2, r0, #1
 800da90:	4606      	mov	r6, r0
 800da92:	d1d6      	bne.n	800da42 <_svfiprintf_r+0x176>
 800da94:	89ab      	ldrh	r3, [r5, #12]
 800da96:	065b      	lsls	r3, r3, #25
 800da98:	f53f af2c 	bmi.w	800d8f4 <_svfiprintf_r+0x28>
 800da9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800da9e:	b01d      	add	sp, #116	; 0x74
 800daa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daa4:	ab03      	add	r3, sp, #12
 800daa6:	9300      	str	r3, [sp, #0]
 800daa8:	462a      	mov	r2, r5
 800daaa:	4b06      	ldr	r3, [pc, #24]	; (800dac4 <_svfiprintf_r+0x1f8>)
 800daac:	a904      	add	r1, sp, #16
 800daae:	4638      	mov	r0, r7
 800dab0:	f7fc fa06 	bl	8009ec0 <_printf_i>
 800dab4:	e7eb      	b.n	800da8e <_svfiprintf_r+0x1c2>
 800dab6:	bf00      	nop
 800dab8:	0800e684 	.word	0x0800e684
 800dabc:	0800e68e 	.word	0x0800e68e
 800dac0:	08009979 	.word	0x08009979
 800dac4:	0800d815 	.word	0x0800d815
 800dac8:	0800e68a 	.word	0x0800e68a

0800dacc <__sfputc_r>:
 800dacc:	6893      	ldr	r3, [r2, #8]
 800dace:	3b01      	subs	r3, #1
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	b410      	push	{r4}
 800dad4:	6093      	str	r3, [r2, #8]
 800dad6:	da08      	bge.n	800daea <__sfputc_r+0x1e>
 800dad8:	6994      	ldr	r4, [r2, #24]
 800dada:	42a3      	cmp	r3, r4
 800dadc:	db01      	blt.n	800dae2 <__sfputc_r+0x16>
 800dade:	290a      	cmp	r1, #10
 800dae0:	d103      	bne.n	800daea <__sfputc_r+0x1e>
 800dae2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dae6:	f7fd bd3f 	b.w	800b568 <__swbuf_r>
 800daea:	6813      	ldr	r3, [r2, #0]
 800daec:	1c58      	adds	r0, r3, #1
 800daee:	6010      	str	r0, [r2, #0]
 800daf0:	7019      	strb	r1, [r3, #0]
 800daf2:	4608      	mov	r0, r1
 800daf4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800daf8:	4770      	bx	lr

0800dafa <__sfputs_r>:
 800dafa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dafc:	4606      	mov	r6, r0
 800dafe:	460f      	mov	r7, r1
 800db00:	4614      	mov	r4, r2
 800db02:	18d5      	adds	r5, r2, r3
 800db04:	42ac      	cmp	r4, r5
 800db06:	d101      	bne.n	800db0c <__sfputs_r+0x12>
 800db08:	2000      	movs	r0, #0
 800db0a:	e007      	b.n	800db1c <__sfputs_r+0x22>
 800db0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db10:	463a      	mov	r2, r7
 800db12:	4630      	mov	r0, r6
 800db14:	f7ff ffda 	bl	800dacc <__sfputc_r>
 800db18:	1c43      	adds	r3, r0, #1
 800db1a:	d1f3      	bne.n	800db04 <__sfputs_r+0xa>
 800db1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800db20 <_vfiprintf_r>:
 800db20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db24:	460d      	mov	r5, r1
 800db26:	b09d      	sub	sp, #116	; 0x74
 800db28:	4614      	mov	r4, r2
 800db2a:	4698      	mov	r8, r3
 800db2c:	4606      	mov	r6, r0
 800db2e:	b118      	cbz	r0, 800db38 <_vfiprintf_r+0x18>
 800db30:	6983      	ldr	r3, [r0, #24]
 800db32:	b90b      	cbnz	r3, 800db38 <_vfiprintf_r+0x18>
 800db34:	f7fb fd10 	bl	8009558 <__sinit>
 800db38:	4b89      	ldr	r3, [pc, #548]	; (800dd60 <_vfiprintf_r+0x240>)
 800db3a:	429d      	cmp	r5, r3
 800db3c:	d11b      	bne.n	800db76 <_vfiprintf_r+0x56>
 800db3e:	6875      	ldr	r5, [r6, #4]
 800db40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800db42:	07d9      	lsls	r1, r3, #31
 800db44:	d405      	bmi.n	800db52 <_vfiprintf_r+0x32>
 800db46:	89ab      	ldrh	r3, [r5, #12]
 800db48:	059a      	lsls	r2, r3, #22
 800db4a:	d402      	bmi.n	800db52 <_vfiprintf_r+0x32>
 800db4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800db4e:	f7fb fdc6 	bl	80096de <__retarget_lock_acquire_recursive>
 800db52:	89ab      	ldrh	r3, [r5, #12]
 800db54:	071b      	lsls	r3, r3, #28
 800db56:	d501      	bpl.n	800db5c <_vfiprintf_r+0x3c>
 800db58:	692b      	ldr	r3, [r5, #16]
 800db5a:	b9eb      	cbnz	r3, 800db98 <_vfiprintf_r+0x78>
 800db5c:	4629      	mov	r1, r5
 800db5e:	4630      	mov	r0, r6
 800db60:	f7fd fd66 	bl	800b630 <__swsetup_r>
 800db64:	b1c0      	cbz	r0, 800db98 <_vfiprintf_r+0x78>
 800db66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800db68:	07dc      	lsls	r4, r3, #31
 800db6a:	d50e      	bpl.n	800db8a <_vfiprintf_r+0x6a>
 800db6c:	f04f 30ff 	mov.w	r0, #4294967295
 800db70:	b01d      	add	sp, #116	; 0x74
 800db72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db76:	4b7b      	ldr	r3, [pc, #492]	; (800dd64 <_vfiprintf_r+0x244>)
 800db78:	429d      	cmp	r5, r3
 800db7a:	d101      	bne.n	800db80 <_vfiprintf_r+0x60>
 800db7c:	68b5      	ldr	r5, [r6, #8]
 800db7e:	e7df      	b.n	800db40 <_vfiprintf_r+0x20>
 800db80:	4b79      	ldr	r3, [pc, #484]	; (800dd68 <_vfiprintf_r+0x248>)
 800db82:	429d      	cmp	r5, r3
 800db84:	bf08      	it	eq
 800db86:	68f5      	ldreq	r5, [r6, #12]
 800db88:	e7da      	b.n	800db40 <_vfiprintf_r+0x20>
 800db8a:	89ab      	ldrh	r3, [r5, #12]
 800db8c:	0598      	lsls	r0, r3, #22
 800db8e:	d4ed      	bmi.n	800db6c <_vfiprintf_r+0x4c>
 800db90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800db92:	f7fb fda5 	bl	80096e0 <__retarget_lock_release_recursive>
 800db96:	e7e9      	b.n	800db6c <_vfiprintf_r+0x4c>
 800db98:	2300      	movs	r3, #0
 800db9a:	9309      	str	r3, [sp, #36]	; 0x24
 800db9c:	2320      	movs	r3, #32
 800db9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dba2:	f8cd 800c 	str.w	r8, [sp, #12]
 800dba6:	2330      	movs	r3, #48	; 0x30
 800dba8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800dd6c <_vfiprintf_r+0x24c>
 800dbac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dbb0:	f04f 0901 	mov.w	r9, #1
 800dbb4:	4623      	mov	r3, r4
 800dbb6:	469a      	mov	sl, r3
 800dbb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dbbc:	b10a      	cbz	r2, 800dbc2 <_vfiprintf_r+0xa2>
 800dbbe:	2a25      	cmp	r2, #37	; 0x25
 800dbc0:	d1f9      	bne.n	800dbb6 <_vfiprintf_r+0x96>
 800dbc2:	ebba 0b04 	subs.w	fp, sl, r4
 800dbc6:	d00b      	beq.n	800dbe0 <_vfiprintf_r+0xc0>
 800dbc8:	465b      	mov	r3, fp
 800dbca:	4622      	mov	r2, r4
 800dbcc:	4629      	mov	r1, r5
 800dbce:	4630      	mov	r0, r6
 800dbd0:	f7ff ff93 	bl	800dafa <__sfputs_r>
 800dbd4:	3001      	adds	r0, #1
 800dbd6:	f000 80aa 	beq.w	800dd2e <_vfiprintf_r+0x20e>
 800dbda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dbdc:	445a      	add	r2, fp
 800dbde:	9209      	str	r2, [sp, #36]	; 0x24
 800dbe0:	f89a 3000 	ldrb.w	r3, [sl]
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	f000 80a2 	beq.w	800dd2e <_vfiprintf_r+0x20e>
 800dbea:	2300      	movs	r3, #0
 800dbec:	f04f 32ff 	mov.w	r2, #4294967295
 800dbf0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dbf4:	f10a 0a01 	add.w	sl, sl, #1
 800dbf8:	9304      	str	r3, [sp, #16]
 800dbfa:	9307      	str	r3, [sp, #28]
 800dbfc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dc00:	931a      	str	r3, [sp, #104]	; 0x68
 800dc02:	4654      	mov	r4, sl
 800dc04:	2205      	movs	r2, #5
 800dc06:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc0a:	4858      	ldr	r0, [pc, #352]	; (800dd6c <_vfiprintf_r+0x24c>)
 800dc0c:	f7f2 faf8 	bl	8000200 <memchr>
 800dc10:	9a04      	ldr	r2, [sp, #16]
 800dc12:	b9d8      	cbnz	r0, 800dc4c <_vfiprintf_r+0x12c>
 800dc14:	06d1      	lsls	r1, r2, #27
 800dc16:	bf44      	itt	mi
 800dc18:	2320      	movmi	r3, #32
 800dc1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dc1e:	0713      	lsls	r3, r2, #28
 800dc20:	bf44      	itt	mi
 800dc22:	232b      	movmi	r3, #43	; 0x2b
 800dc24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dc28:	f89a 3000 	ldrb.w	r3, [sl]
 800dc2c:	2b2a      	cmp	r3, #42	; 0x2a
 800dc2e:	d015      	beq.n	800dc5c <_vfiprintf_r+0x13c>
 800dc30:	9a07      	ldr	r2, [sp, #28]
 800dc32:	4654      	mov	r4, sl
 800dc34:	2000      	movs	r0, #0
 800dc36:	f04f 0c0a 	mov.w	ip, #10
 800dc3a:	4621      	mov	r1, r4
 800dc3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dc40:	3b30      	subs	r3, #48	; 0x30
 800dc42:	2b09      	cmp	r3, #9
 800dc44:	d94e      	bls.n	800dce4 <_vfiprintf_r+0x1c4>
 800dc46:	b1b0      	cbz	r0, 800dc76 <_vfiprintf_r+0x156>
 800dc48:	9207      	str	r2, [sp, #28]
 800dc4a:	e014      	b.n	800dc76 <_vfiprintf_r+0x156>
 800dc4c:	eba0 0308 	sub.w	r3, r0, r8
 800dc50:	fa09 f303 	lsl.w	r3, r9, r3
 800dc54:	4313      	orrs	r3, r2
 800dc56:	9304      	str	r3, [sp, #16]
 800dc58:	46a2      	mov	sl, r4
 800dc5a:	e7d2      	b.n	800dc02 <_vfiprintf_r+0xe2>
 800dc5c:	9b03      	ldr	r3, [sp, #12]
 800dc5e:	1d19      	adds	r1, r3, #4
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	9103      	str	r1, [sp, #12]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	bfbb      	ittet	lt
 800dc68:	425b      	neglt	r3, r3
 800dc6a:	f042 0202 	orrlt.w	r2, r2, #2
 800dc6e:	9307      	strge	r3, [sp, #28]
 800dc70:	9307      	strlt	r3, [sp, #28]
 800dc72:	bfb8      	it	lt
 800dc74:	9204      	strlt	r2, [sp, #16]
 800dc76:	7823      	ldrb	r3, [r4, #0]
 800dc78:	2b2e      	cmp	r3, #46	; 0x2e
 800dc7a:	d10c      	bne.n	800dc96 <_vfiprintf_r+0x176>
 800dc7c:	7863      	ldrb	r3, [r4, #1]
 800dc7e:	2b2a      	cmp	r3, #42	; 0x2a
 800dc80:	d135      	bne.n	800dcee <_vfiprintf_r+0x1ce>
 800dc82:	9b03      	ldr	r3, [sp, #12]
 800dc84:	1d1a      	adds	r2, r3, #4
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	9203      	str	r2, [sp, #12]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	bfb8      	it	lt
 800dc8e:	f04f 33ff 	movlt.w	r3, #4294967295
 800dc92:	3402      	adds	r4, #2
 800dc94:	9305      	str	r3, [sp, #20]
 800dc96:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800dd7c <_vfiprintf_r+0x25c>
 800dc9a:	7821      	ldrb	r1, [r4, #0]
 800dc9c:	2203      	movs	r2, #3
 800dc9e:	4650      	mov	r0, sl
 800dca0:	f7f2 faae 	bl	8000200 <memchr>
 800dca4:	b140      	cbz	r0, 800dcb8 <_vfiprintf_r+0x198>
 800dca6:	2340      	movs	r3, #64	; 0x40
 800dca8:	eba0 000a 	sub.w	r0, r0, sl
 800dcac:	fa03 f000 	lsl.w	r0, r3, r0
 800dcb0:	9b04      	ldr	r3, [sp, #16]
 800dcb2:	4303      	orrs	r3, r0
 800dcb4:	3401      	adds	r4, #1
 800dcb6:	9304      	str	r3, [sp, #16]
 800dcb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcbc:	482c      	ldr	r0, [pc, #176]	; (800dd70 <_vfiprintf_r+0x250>)
 800dcbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dcc2:	2206      	movs	r2, #6
 800dcc4:	f7f2 fa9c 	bl	8000200 <memchr>
 800dcc8:	2800      	cmp	r0, #0
 800dcca:	d03f      	beq.n	800dd4c <_vfiprintf_r+0x22c>
 800dccc:	4b29      	ldr	r3, [pc, #164]	; (800dd74 <_vfiprintf_r+0x254>)
 800dcce:	bb1b      	cbnz	r3, 800dd18 <_vfiprintf_r+0x1f8>
 800dcd0:	9b03      	ldr	r3, [sp, #12]
 800dcd2:	3307      	adds	r3, #7
 800dcd4:	f023 0307 	bic.w	r3, r3, #7
 800dcd8:	3308      	adds	r3, #8
 800dcda:	9303      	str	r3, [sp, #12]
 800dcdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcde:	443b      	add	r3, r7
 800dce0:	9309      	str	r3, [sp, #36]	; 0x24
 800dce2:	e767      	b.n	800dbb4 <_vfiprintf_r+0x94>
 800dce4:	fb0c 3202 	mla	r2, ip, r2, r3
 800dce8:	460c      	mov	r4, r1
 800dcea:	2001      	movs	r0, #1
 800dcec:	e7a5      	b.n	800dc3a <_vfiprintf_r+0x11a>
 800dcee:	2300      	movs	r3, #0
 800dcf0:	3401      	adds	r4, #1
 800dcf2:	9305      	str	r3, [sp, #20]
 800dcf4:	4619      	mov	r1, r3
 800dcf6:	f04f 0c0a 	mov.w	ip, #10
 800dcfa:	4620      	mov	r0, r4
 800dcfc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd00:	3a30      	subs	r2, #48	; 0x30
 800dd02:	2a09      	cmp	r2, #9
 800dd04:	d903      	bls.n	800dd0e <_vfiprintf_r+0x1ee>
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d0c5      	beq.n	800dc96 <_vfiprintf_r+0x176>
 800dd0a:	9105      	str	r1, [sp, #20]
 800dd0c:	e7c3      	b.n	800dc96 <_vfiprintf_r+0x176>
 800dd0e:	fb0c 2101 	mla	r1, ip, r1, r2
 800dd12:	4604      	mov	r4, r0
 800dd14:	2301      	movs	r3, #1
 800dd16:	e7f0      	b.n	800dcfa <_vfiprintf_r+0x1da>
 800dd18:	ab03      	add	r3, sp, #12
 800dd1a:	9300      	str	r3, [sp, #0]
 800dd1c:	462a      	mov	r2, r5
 800dd1e:	4b16      	ldr	r3, [pc, #88]	; (800dd78 <_vfiprintf_r+0x258>)
 800dd20:	a904      	add	r1, sp, #16
 800dd22:	4630      	mov	r0, r6
 800dd24:	f7fb fe28 	bl	8009978 <_printf_float>
 800dd28:	4607      	mov	r7, r0
 800dd2a:	1c78      	adds	r0, r7, #1
 800dd2c:	d1d6      	bne.n	800dcdc <_vfiprintf_r+0x1bc>
 800dd2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dd30:	07d9      	lsls	r1, r3, #31
 800dd32:	d405      	bmi.n	800dd40 <_vfiprintf_r+0x220>
 800dd34:	89ab      	ldrh	r3, [r5, #12]
 800dd36:	059a      	lsls	r2, r3, #22
 800dd38:	d402      	bmi.n	800dd40 <_vfiprintf_r+0x220>
 800dd3a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dd3c:	f7fb fcd0 	bl	80096e0 <__retarget_lock_release_recursive>
 800dd40:	89ab      	ldrh	r3, [r5, #12]
 800dd42:	065b      	lsls	r3, r3, #25
 800dd44:	f53f af12 	bmi.w	800db6c <_vfiprintf_r+0x4c>
 800dd48:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dd4a:	e711      	b.n	800db70 <_vfiprintf_r+0x50>
 800dd4c:	ab03      	add	r3, sp, #12
 800dd4e:	9300      	str	r3, [sp, #0]
 800dd50:	462a      	mov	r2, r5
 800dd52:	4b09      	ldr	r3, [pc, #36]	; (800dd78 <_vfiprintf_r+0x258>)
 800dd54:	a904      	add	r1, sp, #16
 800dd56:	4630      	mov	r0, r6
 800dd58:	f7fc f8b2 	bl	8009ec0 <_printf_i>
 800dd5c:	e7e4      	b.n	800dd28 <_vfiprintf_r+0x208>
 800dd5e:	bf00      	nop
 800dd60:	0800e24c 	.word	0x0800e24c
 800dd64:	0800e26c 	.word	0x0800e26c
 800dd68:	0800e22c 	.word	0x0800e22c
 800dd6c:	0800e684 	.word	0x0800e684
 800dd70:	0800e68e 	.word	0x0800e68e
 800dd74:	08009979 	.word	0x08009979
 800dd78:	0800dafb 	.word	0x0800dafb
 800dd7c:	0800e68a 	.word	0x0800e68a

0800dd80 <_read_r>:
 800dd80:	b538      	push	{r3, r4, r5, lr}
 800dd82:	4d07      	ldr	r5, [pc, #28]	; (800dda0 <_read_r+0x20>)
 800dd84:	4604      	mov	r4, r0
 800dd86:	4608      	mov	r0, r1
 800dd88:	4611      	mov	r1, r2
 800dd8a:	2200      	movs	r2, #0
 800dd8c:	602a      	str	r2, [r5, #0]
 800dd8e:	461a      	mov	r2, r3
 800dd90:	f7f4 fa66 	bl	8002260 <_read>
 800dd94:	1c43      	adds	r3, r0, #1
 800dd96:	d102      	bne.n	800dd9e <_read_r+0x1e>
 800dd98:	682b      	ldr	r3, [r5, #0]
 800dd9a:	b103      	cbz	r3, 800dd9e <_read_r+0x1e>
 800dd9c:	6023      	str	r3, [r4, #0]
 800dd9e:	bd38      	pop	{r3, r4, r5, pc}
 800dda0:	20005170 	.word	0x20005170
 800dda4:	00000000 	.word	0x00000000

0800dda8 <nan>:
 800dda8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ddb0 <nan+0x8>
 800ddac:	4770      	bx	lr
 800ddae:	bf00      	nop
 800ddb0:	00000000 	.word	0x00000000
 800ddb4:	7ff80000 	.word	0x7ff80000

0800ddb8 <strncmp>:
 800ddb8:	b510      	push	{r4, lr}
 800ddba:	b17a      	cbz	r2, 800dddc <strncmp+0x24>
 800ddbc:	4603      	mov	r3, r0
 800ddbe:	3901      	subs	r1, #1
 800ddc0:	1884      	adds	r4, r0, r2
 800ddc2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ddc6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ddca:	4290      	cmp	r0, r2
 800ddcc:	d101      	bne.n	800ddd2 <strncmp+0x1a>
 800ddce:	42a3      	cmp	r3, r4
 800ddd0:	d101      	bne.n	800ddd6 <strncmp+0x1e>
 800ddd2:	1a80      	subs	r0, r0, r2
 800ddd4:	bd10      	pop	{r4, pc}
 800ddd6:	2800      	cmp	r0, #0
 800ddd8:	d1f3      	bne.n	800ddc2 <strncmp+0xa>
 800ddda:	e7fa      	b.n	800ddd2 <strncmp+0x1a>
 800dddc:	4610      	mov	r0, r2
 800ddde:	e7f9      	b.n	800ddd4 <strncmp+0x1c>

0800dde0 <__ascii_wctomb>:
 800dde0:	b149      	cbz	r1, 800ddf6 <__ascii_wctomb+0x16>
 800dde2:	2aff      	cmp	r2, #255	; 0xff
 800dde4:	bf85      	ittet	hi
 800dde6:	238a      	movhi	r3, #138	; 0x8a
 800dde8:	6003      	strhi	r3, [r0, #0]
 800ddea:	700a      	strbls	r2, [r1, #0]
 800ddec:	f04f 30ff 	movhi.w	r0, #4294967295
 800ddf0:	bf98      	it	ls
 800ddf2:	2001      	movls	r0, #1
 800ddf4:	4770      	bx	lr
 800ddf6:	4608      	mov	r0, r1
 800ddf8:	4770      	bx	lr
	...

0800ddfc <__assert_func>:
 800ddfc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ddfe:	4614      	mov	r4, r2
 800de00:	461a      	mov	r2, r3
 800de02:	4b09      	ldr	r3, [pc, #36]	; (800de28 <__assert_func+0x2c>)
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	4605      	mov	r5, r0
 800de08:	68d8      	ldr	r0, [r3, #12]
 800de0a:	b14c      	cbz	r4, 800de20 <__assert_func+0x24>
 800de0c:	4b07      	ldr	r3, [pc, #28]	; (800de2c <__assert_func+0x30>)
 800de0e:	9100      	str	r1, [sp, #0]
 800de10:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800de14:	4906      	ldr	r1, [pc, #24]	; (800de30 <__assert_func+0x34>)
 800de16:	462b      	mov	r3, r5
 800de18:	f000 f80e 	bl	800de38 <fiprintf>
 800de1c:	f000 f889 	bl	800df32 <abort>
 800de20:	4b04      	ldr	r3, [pc, #16]	; (800de34 <__assert_func+0x38>)
 800de22:	461c      	mov	r4, r3
 800de24:	e7f3      	b.n	800de0e <__assert_func+0x12>
 800de26:	bf00      	nop
 800de28:	20000010 	.word	0x20000010
 800de2c:	0800e695 	.word	0x0800e695
 800de30:	0800e6a2 	.word	0x0800e6a2
 800de34:	0800e6d0 	.word	0x0800e6d0

0800de38 <fiprintf>:
 800de38:	b40e      	push	{r1, r2, r3}
 800de3a:	b503      	push	{r0, r1, lr}
 800de3c:	4601      	mov	r1, r0
 800de3e:	ab03      	add	r3, sp, #12
 800de40:	4805      	ldr	r0, [pc, #20]	; (800de58 <fiprintf+0x20>)
 800de42:	f853 2b04 	ldr.w	r2, [r3], #4
 800de46:	6800      	ldr	r0, [r0, #0]
 800de48:	9301      	str	r3, [sp, #4]
 800de4a:	f7ff fe69 	bl	800db20 <_vfiprintf_r>
 800de4e:	b002      	add	sp, #8
 800de50:	f85d eb04 	ldr.w	lr, [sp], #4
 800de54:	b003      	add	sp, #12
 800de56:	4770      	bx	lr
 800de58:	20000010 	.word	0x20000010

0800de5c <_fstat_r>:
 800de5c:	b538      	push	{r3, r4, r5, lr}
 800de5e:	4d07      	ldr	r5, [pc, #28]	; (800de7c <_fstat_r+0x20>)
 800de60:	2300      	movs	r3, #0
 800de62:	4604      	mov	r4, r0
 800de64:	4608      	mov	r0, r1
 800de66:	4611      	mov	r1, r2
 800de68:	602b      	str	r3, [r5, #0]
 800de6a:	f7f4 fa22 	bl	80022b2 <_fstat>
 800de6e:	1c43      	adds	r3, r0, #1
 800de70:	d102      	bne.n	800de78 <_fstat_r+0x1c>
 800de72:	682b      	ldr	r3, [r5, #0]
 800de74:	b103      	cbz	r3, 800de78 <_fstat_r+0x1c>
 800de76:	6023      	str	r3, [r4, #0]
 800de78:	bd38      	pop	{r3, r4, r5, pc}
 800de7a:	bf00      	nop
 800de7c:	20005170 	.word	0x20005170

0800de80 <_isatty_r>:
 800de80:	b538      	push	{r3, r4, r5, lr}
 800de82:	4d06      	ldr	r5, [pc, #24]	; (800de9c <_isatty_r+0x1c>)
 800de84:	2300      	movs	r3, #0
 800de86:	4604      	mov	r4, r0
 800de88:	4608      	mov	r0, r1
 800de8a:	602b      	str	r3, [r5, #0]
 800de8c:	f7f4 fa21 	bl	80022d2 <_isatty>
 800de90:	1c43      	adds	r3, r0, #1
 800de92:	d102      	bne.n	800de9a <_isatty_r+0x1a>
 800de94:	682b      	ldr	r3, [r5, #0]
 800de96:	b103      	cbz	r3, 800de9a <_isatty_r+0x1a>
 800de98:	6023      	str	r3, [r4, #0]
 800de9a:	bd38      	pop	{r3, r4, r5, pc}
 800de9c:	20005170 	.word	0x20005170

0800dea0 <memmove>:
 800dea0:	4288      	cmp	r0, r1
 800dea2:	b510      	push	{r4, lr}
 800dea4:	eb01 0402 	add.w	r4, r1, r2
 800dea8:	d902      	bls.n	800deb0 <memmove+0x10>
 800deaa:	4284      	cmp	r4, r0
 800deac:	4623      	mov	r3, r4
 800deae:	d807      	bhi.n	800dec0 <memmove+0x20>
 800deb0:	1e43      	subs	r3, r0, #1
 800deb2:	42a1      	cmp	r1, r4
 800deb4:	d008      	beq.n	800dec8 <memmove+0x28>
 800deb6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800deba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800debe:	e7f8      	b.n	800deb2 <memmove+0x12>
 800dec0:	4402      	add	r2, r0
 800dec2:	4601      	mov	r1, r0
 800dec4:	428a      	cmp	r2, r1
 800dec6:	d100      	bne.n	800deca <memmove+0x2a>
 800dec8:	bd10      	pop	{r4, pc}
 800deca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dece:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ded2:	e7f7      	b.n	800dec4 <memmove+0x24>

0800ded4 <_realloc_r>:
 800ded4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ded8:	4680      	mov	r8, r0
 800deda:	4614      	mov	r4, r2
 800dedc:	460e      	mov	r6, r1
 800dede:	b921      	cbnz	r1, 800deea <_realloc_r+0x16>
 800dee0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dee4:	4611      	mov	r1, r2
 800dee6:	f7fb bc33 	b.w	8009750 <_malloc_r>
 800deea:	b92a      	cbnz	r2, 800def8 <_realloc_r+0x24>
 800deec:	f7ff fc46 	bl	800d77c <_free_r>
 800def0:	4625      	mov	r5, r4
 800def2:	4628      	mov	r0, r5
 800def4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800def8:	f000 f822 	bl	800df40 <_malloc_usable_size_r>
 800defc:	4284      	cmp	r4, r0
 800defe:	4607      	mov	r7, r0
 800df00:	d802      	bhi.n	800df08 <_realloc_r+0x34>
 800df02:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800df06:	d812      	bhi.n	800df2e <_realloc_r+0x5a>
 800df08:	4621      	mov	r1, r4
 800df0a:	4640      	mov	r0, r8
 800df0c:	f7fb fc20 	bl	8009750 <_malloc_r>
 800df10:	4605      	mov	r5, r0
 800df12:	2800      	cmp	r0, #0
 800df14:	d0ed      	beq.n	800def2 <_realloc_r+0x1e>
 800df16:	42bc      	cmp	r4, r7
 800df18:	4622      	mov	r2, r4
 800df1a:	4631      	mov	r1, r6
 800df1c:	bf28      	it	cs
 800df1e:	463a      	movcs	r2, r7
 800df20:	f7fb fbdf 	bl	80096e2 <memcpy>
 800df24:	4631      	mov	r1, r6
 800df26:	4640      	mov	r0, r8
 800df28:	f7ff fc28 	bl	800d77c <_free_r>
 800df2c:	e7e1      	b.n	800def2 <_realloc_r+0x1e>
 800df2e:	4635      	mov	r5, r6
 800df30:	e7df      	b.n	800def2 <_realloc_r+0x1e>

0800df32 <abort>:
 800df32:	b508      	push	{r3, lr}
 800df34:	2006      	movs	r0, #6
 800df36:	f000 f833 	bl	800dfa0 <raise>
 800df3a:	2001      	movs	r0, #1
 800df3c:	f7f4 f986 	bl	800224c <_exit>

0800df40 <_malloc_usable_size_r>:
 800df40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df44:	1f18      	subs	r0, r3, #4
 800df46:	2b00      	cmp	r3, #0
 800df48:	bfbc      	itt	lt
 800df4a:	580b      	ldrlt	r3, [r1, r0]
 800df4c:	18c0      	addlt	r0, r0, r3
 800df4e:	4770      	bx	lr

0800df50 <_raise_r>:
 800df50:	291f      	cmp	r1, #31
 800df52:	b538      	push	{r3, r4, r5, lr}
 800df54:	4604      	mov	r4, r0
 800df56:	460d      	mov	r5, r1
 800df58:	d904      	bls.n	800df64 <_raise_r+0x14>
 800df5a:	2316      	movs	r3, #22
 800df5c:	6003      	str	r3, [r0, #0]
 800df5e:	f04f 30ff 	mov.w	r0, #4294967295
 800df62:	bd38      	pop	{r3, r4, r5, pc}
 800df64:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800df66:	b112      	cbz	r2, 800df6e <_raise_r+0x1e>
 800df68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800df6c:	b94b      	cbnz	r3, 800df82 <_raise_r+0x32>
 800df6e:	4620      	mov	r0, r4
 800df70:	f000 f830 	bl	800dfd4 <_getpid_r>
 800df74:	462a      	mov	r2, r5
 800df76:	4601      	mov	r1, r0
 800df78:	4620      	mov	r0, r4
 800df7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df7e:	f000 b817 	b.w	800dfb0 <_kill_r>
 800df82:	2b01      	cmp	r3, #1
 800df84:	d00a      	beq.n	800df9c <_raise_r+0x4c>
 800df86:	1c59      	adds	r1, r3, #1
 800df88:	d103      	bne.n	800df92 <_raise_r+0x42>
 800df8a:	2316      	movs	r3, #22
 800df8c:	6003      	str	r3, [r0, #0]
 800df8e:	2001      	movs	r0, #1
 800df90:	e7e7      	b.n	800df62 <_raise_r+0x12>
 800df92:	2400      	movs	r4, #0
 800df94:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800df98:	4628      	mov	r0, r5
 800df9a:	4798      	blx	r3
 800df9c:	2000      	movs	r0, #0
 800df9e:	e7e0      	b.n	800df62 <_raise_r+0x12>

0800dfa0 <raise>:
 800dfa0:	4b02      	ldr	r3, [pc, #8]	; (800dfac <raise+0xc>)
 800dfa2:	4601      	mov	r1, r0
 800dfa4:	6818      	ldr	r0, [r3, #0]
 800dfa6:	f7ff bfd3 	b.w	800df50 <_raise_r>
 800dfaa:	bf00      	nop
 800dfac:	20000010 	.word	0x20000010

0800dfb0 <_kill_r>:
 800dfb0:	b538      	push	{r3, r4, r5, lr}
 800dfb2:	4d07      	ldr	r5, [pc, #28]	; (800dfd0 <_kill_r+0x20>)
 800dfb4:	2300      	movs	r3, #0
 800dfb6:	4604      	mov	r4, r0
 800dfb8:	4608      	mov	r0, r1
 800dfba:	4611      	mov	r1, r2
 800dfbc:	602b      	str	r3, [r5, #0]
 800dfbe:	f7f4 f935 	bl	800222c <_kill>
 800dfc2:	1c43      	adds	r3, r0, #1
 800dfc4:	d102      	bne.n	800dfcc <_kill_r+0x1c>
 800dfc6:	682b      	ldr	r3, [r5, #0]
 800dfc8:	b103      	cbz	r3, 800dfcc <_kill_r+0x1c>
 800dfca:	6023      	str	r3, [r4, #0]
 800dfcc:	bd38      	pop	{r3, r4, r5, pc}
 800dfce:	bf00      	nop
 800dfd0:	20005170 	.word	0x20005170

0800dfd4 <_getpid_r>:
 800dfd4:	f7f4 b922 	b.w	800221c <_getpid>

0800dfd8 <_init>:
 800dfd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfda:	bf00      	nop
 800dfdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dfde:	bc08      	pop	{r3}
 800dfe0:	469e      	mov	lr, r3
 800dfe2:	4770      	bx	lr

0800dfe4 <_fini>:
 800dfe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfe6:	bf00      	nop
 800dfe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dfea:	bc08      	pop	{r3}
 800dfec:	469e      	mov	lr, r3
 800dfee:	4770      	bx	lr
