// Seed: 1199032970
module module_0 (
    input wire id_0
    , id_16,
    input tri id_1,
    output supply0 id_2,
    input wire id_3,
    output wor id_4,
    input wor id_5,
    input supply0 id_6,
    input wire id_7,
    output tri id_8,
    input tri0 id_9,
    output tri id_10
    , id_17,
    input wor id_11,
    input tri1 id_12,
    input tri0 id_13,
    output tri0 id_14
);
  localparam id_18 = &1;
  wire id_19;
  localparam id_20 = -1;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_33 = 32'd79
) (
    input uwire id_0,
    output wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input wor id_5,
    input wand id_6,
    input tri0 id_7
    , id_50,
    input tri id_8,
    output wor id_9,
    input tri1 id_10,
    input supply0 id_11,
    input tri0 id_12,
    input wand id_13,
    input tri0 id_14,
    output wand id_15,
    output tri1 id_16,
    output wire id_17,
    input wor id_18,
    output wor id_19,
    input supply0 id_20,
    input wor id_21,
    input wor id_22,
    input supply0 id_23,
    output tri1 id_24,
    output supply1 id_25,
    input tri0 id_26,
    output supply0 id_27,
    input tri id_28,
    input tri1 id_29,
    input tri1 id_30
    , id_51,
    input supply1 id_31,
    input uwire id_32,
    output tri1 _id_33,
    input supply1 id_34,
    output tri1 id_35,
    input wor id_36,
    input tri id_37,
    output tri1 id_38,
    input wand id_39,
    input tri0 id_40,
    output wand id_41,
    inout tri id_42,
    output wire id_43,
    input uwire id_44,
    input wor id_45,
    input uwire id_46,
    input tri0 id_47,
    input tri id_48
);
  wire id_52;
  assign id_25 = id_7;
  module_0 modCall_1 (
      id_36,
      id_29,
      id_9,
      id_31,
      id_16,
      id_34,
      id_40,
      id_0,
      id_9,
      id_45,
      id_9,
      id_22,
      id_26,
      id_11,
      id_15
  );
  logic [-1 : id_33] id_53;
endmodule
