#ifndef __TP9930_H__
#define __TP9930_H__

#include "cpu.h"
#include "typedef.h"
#include "asm/isp_dev.h"
#include "asm/iic.h"



typedef struct {
    u8 addr;
    u8 value;
} tp9930_reg_t;



//720p25_DDR_4CH 8bit VIN1 VIN2 VIN3 VIN4 输入，VD1输出BT656
const tp9930_reg_t TP9930_720P25_DDR8bitBT656MUX4_TAB[] = {
// rest pll
    {0x40, 0x04}, //config all
    {0x3b, 0x20},
    {0x3d, 0xe0}, //TODO
    {0x3d, 0x60}, //TODO clamp power
    {0x3b, 0x25},

    {0x40, 0x40}, //config audio
    {0x7a, 0x20},
    {0x3c, 0x3F}, //TODO audio power down
    {0x7a, 0x00}, //TODO audio power config

    {0x40, 0x00}, //config vin0
    {0x44, 0x07},
    {0x43, 0x12}, //TODO PLL charge pump current
    {0x45, 0x09},

//video setting
    {0x40, 0x04}, //config all
    {0x02, 0xc6}, //BT1120
    {0x05, 0x00},
    {0x06, 0x32}, //TODO clock inverted
    {0x08, 0x00},

    {0x07, 0xc0}, //EQ setting
    {0x09, 0x24},
    {0x0a, 0x48},
    {0x0b, 0xc0},
    {0x0c, 0x13},

    {0x0d, 0x71},
    {0x0e, 0x00},
    {0x0f, 0x00},
    {0x10, 0x00}, //brightness
    {0x11, 0x40}, //contrast
    {0x12, 0x40}, //saturation
    {0x13, 0x00}, //hue
    {0x14, 0x00}, //sharpness
    {0x15, 0x13}, //Y/C delay
    {0x16, 0x16},
    {0x17, 0x00},
    {0x18, 0x19},
    {0x19, 0xd0},
    {0x1a, 0x25},
    {0x1b, 0x00},
    {0x1c, 0x07},
    {0x1d, 0xbc},
    {0x1e, 0x60},
    {0x1f, 0x06},
    {0x20, 0x40},
    {0x21, 0x46},
    {0x22, 0x36},
    {0x23, 0x3c},
    {0x24, 0x04},
    {0x25, 0xfe},
    {0x26, 0x01},
    {0x27, 0x2d},
    {0x28, 0x00},
    {0x29, 0x48},
    {0x2a, 0x30},
    {0x2b, 0x60},
    {0x2c, 0x3a},
    {0x2d, 0x5a},
    {0x2e, 0x40},
    {0x2f, 0x00}, //TODO debug 0x06
    {0x30, 0x9e},
    {0x31, 0x20},
    {0x32, 0x01},
    {0x33, 0x90},
    {0x35, 0x25},
    {0x36, 0xca},
    {0x37, 0x00},
    {0x38, 0x40}, //TODO AFE current 0x00
    {0x39, 0x18}, //TODO LPF setting
    {0x3a, 0x32},
    {0x3b, 0x26}, //TODO
    {0x3c, 0x00},
    {0x3d, 0x60}, //TODO
    {0x3e, 0x00},
    {0x3f, 0x00},

//channel ID
    {0x40, 0x00},
    {0x34, 0x10},
    {0x40, 0x01},
    {0x34, 0x11},
    {0x40, 0x02},
    {0x34, 0x12},
    {0x40, 0x03},
    {0x34, 0x13},

//output format
    {0x4f, 0x03},
    {0x50, 0xA3}, //0xA3
    {0x52, 0xA3}, //0xA3
    {0xf6, 0x10},
    {0xf8, 0x10},
    {0xf1, 0x04}, //0x04
    {0xf2, 0x00}, //CLK2DLY
    {0xf3, 0x00}, //CLK1DLY
    {0xf4, 0x60}, //clock control
    {0xf5, 0x0f},
    {0xfa, 0x88}, //??
    {0xfb, 0x88}, //??

//output enable
    {0x4d, 0x33},
    {0x4e, 0x11},

};






//720p30_SDR_1CH VIN1输入，VD1输出BT656
const tp9930_reg_t TP9930_720P25_BT656_TAB[] = {
// rest pll
    { 0x40, 0x04},
    { 0x3b, 0x20},
    { 0x3d, 0xe0},
    { 0x3d, 0x60},
    { 0x3b, 0x25},
    { 0x40, 0x40},
    { 0x7a, 0x20},
    { 0x3c, 0x20},
    { 0x3c, 0x00},
    { 0x7a, 0x25},
    { 0x40, 0x00},

    { 0x44, 0x17},
    { 0x43, 0x12},
    { 0x45, 0x09},

//video setting
    {0x40, 0x00}, //02 3f
    {0x02, 0xce},
    {0x05, 0x00},
    {0x06, 0x32},
    {0x07, 0xc0},
    {0x08, 0x00},
    {0x09, 0x24},
    {0x0a, 0x48},
    {0x0b, 0xc0},
    {0x0c, 0x13},
    {0x0d, 0x71},
    {0x0e, 0x00},
    {0x0f, 0x00},
    {0x10, 0x00},
    {0x11, 0x40},
    {0x12, 0x40},
    {0x13, 0x00},
    {0x14, 0x00},
    {0x15, 0x13},
    {0x16, 0x16},
    {0x17, 0x00},
    {0x18, 0x19},
    {0x19, 0xd0},
    {0x1a, 0x25},
    {0x1b, 0x00},
    {0x1c, 0x07},
    {0x1d, 0xbc},
    {0x1e, 0x80},
    {0x1f, 0x80},
    {0x20, 0x40},
    {0x21, 0x46},
    {0x22, 0x36},
    {0x23, 0x3c},
    {0x24, 0x04},
    {0x25, 0xfe},
    {0x26, 0x01},
    {0x27, 0x2d},
    {0x28, 0x00},
    {0x29, 0x48},
    {0x2a, 0x30},
    {0x2b, 0x60},
    {0x2c, 0x3a},
    {0x2d, 0x5a},
    {0x2e, 0x40},
    {0x2f, 0x00},
    {0x30, 0x9e},
    {0x31, 0x20},
    {0x32, 0x01},
    {0x33, 0x90},
    {0x35, 0x25},
    {0x36, 0xdc},
    {0x37, 0x00},
    {0x38, 0x00},
    {0x39, 0x18},
    {0x3a, 0x32},
    {0x3b, 0x26},
    {0x3c, 0x00},
    {0x3d, 0x60},
    {0x3e, 0x00},
    {0x3f, 0x00},

//output format
    {0x4f, 0x03},
    {0x50, 0x00},
    {0x52, 0x00},
    {0xf1, 0x04},
    {0xf2, 0x77},
    {0xf3, 0x77},
    {0xf4, 0x00},
    {0xf5, 0x0f},
    {0xf6, 0x00},
    {0xf8, 0x11},
    {0xfa, 0x09},
    {0xfb, 0x09},

//output enable
    {0x4d, 0x07},
    {0x4e, 0x05},

};




//720p30_SDR_2CH VIN1 VIN2 输入，VD1输出BT656, VIN3 VIN4 输入，VD2输出BT656
const tp9930_reg_t TP9930_720P25_BT656MUX2_TAB[] = {
// rest pll
    { 0x40, 0x04},
    { 0x3b, 0x20},
    { 0x3d, 0xe0},
    { 0x3d, 0x60},
    { 0x3b, 0x25},
    { 0x40, 0x40},
    { 0x7a, 0x20},
    { 0x3c, 0x20},
    { 0x3c, 0x00},
    { 0x7a, 0x25},
    { 0x40, 0x00},

    { 0x44, 0x17},
    { 0x43, 0x12},
    { 0x45, 0x09},

//video setting
    {0x40, 0x04}, //02 3f
    {0x02, 0xce},
    {0x05, 0x00},
    {0x06, 0x32},
    {0x07, 0xc0},
    {0x08, 0x00},
    {0x09, 0x24},
    {0x0a, 0x48},
    {0x0b, 0xc0},
    {0x0c, 0x13},
    {0x0d, 0x71},
    {0x0e, 0x00},
    {0x0f, 0x00},
    {0x10, 0x00},
    {0x11, 0x40},
    {0x12, 0x40},
    {0x13, 0x00},
    {0x14, 0x00},
    {0x15, 0x13},
    {0x16, 0x16},
    {0x17, 0x00},
    {0x18, 0x19},
    {0x19, 0xd0},
    {0x1a, 0x25},
    {0x1b, 0x00},
    {0x1c, 0x07},
    {0x1d, 0xbc},
    {0x1e, 0x80},
    {0x1f, 0x80},
    {0x20, 0x40},
    {0x21, 0x46},
    {0x22, 0x36},
    {0x23, 0x3c},
    {0x24, 0x04},
    {0x25, 0xfe},
    {0x26, 0x01},
    {0x27, 0x2d},
    {0x28, 0x00},
    {0x29, 0x48},
    {0x2a, 0x30},
    {0x2b, 0x60},
    {0x2c, 0x3a},
    {0x2d, 0x5a},
    {0x2e, 0x40},
    {0x2f, 0x00},
    {0x30, 0x9e},
    {0x31, 0x20},
    {0x32, 0x01},
    {0x33, 0x90},
    {0x35, 0x25},
    {0x36, 0xdc},
    {0x37, 0x00},
    {0x38, 0x00},
    {0x39, 0x18},
    {0x3a, 0x32},
    {0x3b, 0x26},
    {0x3c, 0x00},
    {0x3d, 0x60},
    {0x3e, 0x00},
    {0x3f, 0x00},

//channel ID
    {0x40, 0x00},
    {0x34, 0x10},
    {0x40, 0x01},
    {0x34, 0x11},
    {0x40, 0x02},
    {0x34, 0x10},
    {0x40, 0x03},
    {0x34, 0x11},

//output format
    {0x4f, 0x03},
    {0x50, 0x00},
    {0x52, 0x00},
    {0xf1, 0x04},
    {0xf2, 0x77},
    {0xf3, 0x77},
    {0xf4, 0x00},
    {0xf5, 0x0f},
    {0xf6, 0x10},
    {0xf8, 0x23},
    {0xfa, 0x88},
    {0xfb, 0x88},

//output enable
    {0x4d, 0x07},
    {0x4e, 0x05},

};


//720p30_DDR_2CH VIN1 VIN2 输入，VD1输出BT656, VIN3 VIN4 输入，VD2输出BT656
const tp9930_reg_t TP9930_720P25DDR_BT656MUX2_TAB[] = {
// rest pll
    { 0x40, 0x04},
    { 0x3b, 0x20},
    { 0x3d, 0xe0},
    { 0x3d, 0x60},
    { 0x3b, 0x25},
    { 0x40, 0x40},
    { 0x7a, 0x20},
    { 0x3c, 0x20},
    { 0x3c, 0x00},
    { 0x7a, 0x25},
    { 0x40, 0x00},

    { 0x44, 0x17},
    { 0x43, 0x12},
    { 0x45, 0x09},

//video setting
    {0x40, 0x04}, //02 3f
    {0x02, 0xce},
    {0x05, 0x00},
    {0x06, 0x32},
    {0x07, 0xc0},
    {0x08, 0x00},
    {0x09, 0x24},
    {0x0a, 0x48},
    {0x0b, 0xc0},
    {0x0c, 0x13},
    {0x0d, 0x71},
    {0x0e, 0x00},
    {0x0f, 0x00},
    {0x10, 0x00},
    {0x11, 0x40},
    {0x12, 0x40},
    {0x13, 0x00},
    {0x14, 0x00},
    {0x15, 0x13},
    {0x16, 0x16},
    {0x17, 0x00},
    {0x18, 0x19},
    {0x19, 0xd0},
    {0x1a, 0x25},
    {0x1b, 0x00},
    {0x1c, 0x07},
    {0x1d, 0xbc},
    {0x1e, 0x80},
    {0x1f, 0x80},
    {0x20, 0x40},
    {0x21, 0x46},
    {0x22, 0x36},
    {0x23, 0x3c},
    {0x24, 0x04},
    {0x25, 0xfe},
    {0x26, 0x01},
    {0x27, 0x2d},
    {0x28, 0x00},
    {0x29, 0x48},
    {0x2a, 0x30},
    {0x2b, 0x60},
    {0x2c, 0x3a},
    {0x2d, 0x5a},
    {0x2e, 0x40},
    {0x2f, 0x00},
    {0x30, 0x9e},
    {0x31, 0x20},
    {0x32, 0x01},
    {0x33, 0x90},
    {0x35, 0x25},
    {0x36, 0xdc},
    {0x37, 0x00},
    {0x38, 0x00},
    {0x39, 0x18},
    {0x3a, 0x32},
    {0x3b, 0x26},
    {0x3c, 0x00},
    {0x3d, 0x60},
    {0x3e, 0x00},
    {0x3f, 0x00},

//channel ID
    {0x40, 0x00},
    {0x34, 0x10},
    {0x40, 0x01},
    {0x34, 0x11},
    {0x40, 0x02},
    {0x34, 0x10},
    {0x40, 0x03},
    {0x34, 0x11},

//output format
    {0x4f, 0x03},
    {0x50, 0x00},
    {0x52, 0x00},
    {0xf1, 0x04},
    {0xf2, 0x77},
    {0xf3, 0x77},
    {0xf4, 0x00},
    {0xf5, 0x0f},
    {0xf6, 0x10},
    {0xf8, 0x23},
    {0xfa, 0x99},
    {0xfb, 0x99},

//output enable
    {0x4d, 0x77},
    {0x4e, 0x05},
};



//720p25_SDR_4CH 16bit VIN1 VIN2 VIN3 VIN4 输入，VD1输出BT1120
const tp9930_reg_t TP9930_720P25_BT1120MUX4_TAB[] = {
// rest pll
    { 0x40, 0x04},
    { 0x3b, 0x20},
    { 0x3d, 0xe0},
    { 0x3d, 0x60},
    { 0x3b, 0x25},
    { 0x40, 0x40},
    { 0x7a, 0x20},
    { 0x3c, 0x20},
    { 0x3c, 0x00},
    { 0x7a, 0x25},
    { 0x40, 0x00},

    { 0x44, 0x17},
    { 0x43, 0x12},
    { 0x45, 0x09},

//video setting
    {0x40, 0x04}, //02 3f
    {0x02, 0x46},
    {0x05, 0x00},
    {0x06, 0x32},
    {0x07, 0xc0},
    {0x08, 0x00},
    {0x09, 0x24},
    {0x0a, 0x48},
    {0x0b, 0xc0},
    {0x0c, 0x13},
    {0x0d, 0x71},
    {0x0e, 0x00},
    {0x0f, 0x00},
    {0x10, 0x00},
    {0x11, 0x40},
    {0x12, 0x40},
    {0x13, 0x00},
    {0x14, 0x00},
    {0x15, 0x13},
    {0x16, 0x16},
    {0x17, 0x00},
    {0x18, 0x19},
    {0x19, 0xd0},
    {0x1a, 0x25},
    {0x1b, 0x00},
    {0x1c, 0x07},
    {0x1d, 0xbc},
    {0x1e, 0x80},
    {0x1f, 0x80},
    {0x20, 0x40},
    {0x21, 0x46},
    {0x22, 0x36},
    {0x23, 0x3c},
    {0x24, 0x04},
    {0x25, 0xfe},
    {0x26, 0x01},
    {0x27, 0x2d},
    {0x28, 0x00},
    {0x29, 0x48},
    {0x2a, 0x30},
    {0x2b, 0x60},
    {0x2c, 0x3a},
    {0x2d, 0x5a},
    {0x2e, 0x40},
    {0x2f, 0x00},
    {0x30, 0x9e},
    {0x31, 0x20},
    {0x32, 0x01},
    {0x33, 0x90},
    {0x35, 0x25},
    {0x36, 0xdc},
    {0x37, 0x00},
    {0x38, 0x00},
    {0x39, 0x18},
    {0x3a, 0x32},
    {0x3b, 0x26},
    {0x3c, 0x00},
    {0x3d, 0x60},
    {0x3e, 0x00},
    {0x3f, 0x00},

//channel ID
    {0x40, 0x00},
    {0x34, 0x10},
    {0x40, 0x01},
    {0x34, 0x11},
    {0x40, 0x02},
    {0x34, 0x12},
    {0x40, 0x03},
    {0x34, 0x13},

//output format
    {0x4f, 0x03},
    {0x50, 0xA3},
    {0x52, 0xE7},
    {0xf1, 0x04},
    {0xf2, 0x77},
    {0xf3, 0x77},
    {0xf4, 0x00},
    {0xf5, 0x0f},
    {0xf6, 0x10},
    {0xf8, 0x45},
    {0xfa, 0x88},
    {0xfb, 0x88},

//output enable
    {0x4d, 0x07},
    {0x4e, 0x05},

};





//VGA25_SDR_2CH VIN1 VIN2 输入，VD1输出BT656, VIN3 VIN4 输入，VD2输出BT656
const tp9930_reg_t TP9930_cvbs_BT656MUX2_TAB[] = {
// rest pll
    { 0x40, 0x04},
    { 0x3b, 0x20},
    { 0x3d, 0xe0},
    { 0x3d, 0x60},
    { 0x3b, 0x25},
    { 0x40, 0x40},
    { 0x7a, 0x20},
    { 0x3c, 0x20},
    { 0x3c, 0x00},
    { 0x7a, 0x25},
    { 0x40, 0x00},

    { 0x44, 0x17},
    { 0x43, 0x12},
    { 0x45, 0x09},

//video setting
    {0x40, 0x04}, //02 3f
    {0x02, 0xcf},
    {0x05, 0x00},
    {0x06, 0x32},
    {0x07, 0xc0},
    {0x08, 0x00},
    {0x09, 0x24},
    {0x0a, 0x48},
    {0x0b, 0xc0},
    {0x0c, 0x13},
    {0x0d, 0x50},
    {0x0e, 0x00},
    {0x0f, 0x00},
    {0x10, 0x00},
    {0x11, 0x40},
    {0x12, 0x40},
    {0x13, 0x00},
    {0x14, 0x00},
    {0x15, 0x13},
    {0x16, 0x4e},
    {0x17, 0xbc},
    {0x18, 0x12},
    {0x19, 0xf0},
    {0x1a, 0x07},
    {0x1b, 0x00},
    {0x1c, 0x09},
    {0x1d, 0x38},
    {0x1e, 0x60},
    {0x1f, 0x06},
    {0x20, 0x40},
    {0x21, 0x84},
    {0x22, 0x36},
    {0x23, 0x3c},
    {0x24, 0x04},
    {0x25, 0xff},
    {0x26, 0x05},
    {0x27, 0x2d},
    {0x28, 0x00},
    {0x29, 0x48},
    {0x2a, 0x30},
    {0x2b, 0x70},
    {0x2c, 0x2a},
    {0x2d, 0x68},
    {0x2e, 0x57},
    {0x2f, 0x06},
    {0x30, 0x62},
    {0x31, 0xbb},
    {0x32, 0x96},
    {0x33, 0xc0},
    {0x35, 0x65},
    {0x36, 0xca},
    {0x37, 0x00},
    {0x38, 0x00},
    {0x39, 0x04},
    {0x3a, 0x32},
    {0x3b, 0x26},
    {0x3c, 0x00},
    {0x3d, 0x60},
    {0x3e, 0x00},
    {0x3f, 0x00},

//channel ID
    {0x40, 0x00},
    {0x34, 0x10},
    {0x40, 0x01},
    {0x34, 0x11},
    {0x40, 0x02},
    {0x34, 0x13},
    {0x40, 0x03},
    {0x34, 0x14},

//output format
    {0x4f, 0x03},
    {0x50, 0x00},
    {0x52, 0x00},
    {0xf1, 0x04},
    {0xf2, 0x70},
    {0xf3, 0x70},
    {0xf4, 0x00},
    {0xf5, 0x0f},
    {0xf6, 0x10},
    {0xf8, 0x23},
    {0xfa, 0xbb},
    {0xfb, 0xdd},

//output enable
    {0x4d, 0x07},
    {0x4e, 0x05},
};


//VGA25_SDR_2CH VIN1 VIN2 输入，VD1输出BT656, VIN3 VIN4 输入，VD2输出BT656
const tp9930_reg_t TP9930_cvbs_BT656MUX2_DDR1980x480_TAB[] = {
// rest pll
    { 0x40, 0x04},
    { 0x3b, 0x20},
    { 0x3d, 0xe0},
    { 0x3d, 0x60},
    { 0x3b, 0x25},
    { 0x40, 0x40},
    { 0x7a, 0x20},
    { 0x3c, 0x20},
    { 0x3c, 0x00},
    { 0x7a, 0x25},
    { 0x40, 0x00},

    { 0x44, 0x17},
    { 0x43, 0x12},
    { 0x45, 0x09},

//video setting
    {0x40, 0x04}, //02 3f
    {0x02, 0xcf},
    {0x05, 0x00},
    {0x06, 0x32},
    {0x07, 0xc0},
    {0x08, 0x00},
    {0x09, 0x24},
    {0x0a, 0x48},
    {0x0b, 0xc0},
    {0x0c, 0x13},
    {0x0d, 0x50},
    {0x0e, 0x00},
    {0x0f, 0x00},
    {0x10, 0x00},
    {0x11, 0x40},
    {0x12, 0x40},
    {0x13, 0x00},
    {0x14, 0x00},
    {0x15, 0x13},
    {0x16, 0x4e},
    {0x17, 0xbc},
    {0x18, 0x12},
    {0x19, 0xf0},
    {0x1a, 0x07},
    {0x1b, 0x00},
    {0x1c, 0x09},
    {0x1d, 0x38},
    {0x1e, 0x60},
    {0x1f, 0x06},
    {0x20, 0x40},
    {0x21, 0x84},
    {0x22, 0x36},
    {0x23, 0x3c},
    {0x24, 0x04},
    {0x25, 0xff},
    {0x26, 0x05},
    {0x27, 0x2d},
    {0x28, 0x00},
    {0x29, 0x48},
    {0x2a, 0x30},
    {0x2b, 0x70},
    {0x2c, 0x2a},
    {0x2d, 0x68},
    {0x2e, 0x57},
    {0x2f, 0x06},
    {0x30, 0x62},
    {0x31, 0xbb},
    {0x32, 0x96},
    {0x33, 0xc0},
    {0x35, 0x25},
    {0x36, 0xca},
    {0x37, 0x00},
    {0x38, 0x00},
    {0x39, 0x04},
    {0x3a, 0x32},
    {0x3b, 0x26},
    {0x3c, 0x00},
    {0x3d, 0x60},
    {0x3e, 0x00},
    {0x3f, 0x00},

//channel ID
    {0x40, 0x00},
    {0x34, 0x10},
    {0x40, 0x01},
    {0x34, 0x11},
    {0x40, 0x02},
    {0x34, 0x13},
    {0x40, 0x03},
    {0x34, 0x14},

//output format
    {0x4f, 0x03},
    {0x50, 0x00},
    {0x52, 0x00},
    {0xf1, 0x04},
    {0xf2, 0x77},
    {0xf3, 0x77},
    {0xf4, 0x00},
    {0xf5, 0x0f},
    {0xf6, 0x10},
    {0xf8, 0x23},
    {0xfa, 0x99},
    {0xfb, 0x99},

//output enable
    {0x4d, 0x07},
    {0x4e, 0x05},
};



//VGA25_SDR_2CH VIN1 VIN2 输入，VD1输出BT656, VIN3 VIN4 输入，VD2输出BT656
const tp9930_reg_t TP9930_cvbs_PAL_BT656MUX2_DDR1980x480_TAB[] = {
// rest pll
    { 0x40, 0x04},
    { 0x3b, 0x20},
    { 0x3d, 0xe0},
    { 0x3d, 0x60},
    { 0x3b, 0x25},
    { 0x40, 0x40},
    { 0x7a, 0x20},
    { 0x3c, 0x20},
    { 0x3c, 0x00},
    { 0x7a, 0x25},
    { 0x40, 0x00},

    { 0x44, 0x17},
    { 0x43, 0x12},
    { 0x45, 0x09},

//video setting
    {0x40, 0x04}, //02 3f
    {0x02, 0xcf},
    {0x05, 0x00},
    {0x06, 0x32},
    {0x07, 0xc0},
    {0x08, 0x00},
    {0x09, 0x24},
    {0x0a, 0x48},
    {0x0b, 0xc0},
    {0x0c, 0x13},
    {0x0d, 0x51},
    {0x0e, 0x00},
    {0x0f, 0x00},
    {0x10, 0x00},
    {0x11, 0x40},
    {0x12, 0x40},
    {0x13, 0x00},
    {0x14, 0x00},
    {0x15, 0x13},
    {0x16, 0x5f},
    {0x17, 0xbc},
    {0x18, 0x17},
    {0x19, 0x20},
    {0x1a, 0x17},
    {0x1b, 0x00},
    {0x1c, 0x09},
    {0x1d, 0x48},
    {0x1e, 0x60},
    {0x1f, 0x06},
    {0x20, 0x40},
    {0x21, 0x84},
    {0x22, 0x37},
    {0x23, 0x3f},
    {0x24, 0x04},
    {0x25, 0xff},
    {0x26, 0x05},
    {0x27, 0x2d},
    {0x28, 0x00},
    {0x29, 0x48},
    {0x2a, 0x30},
    {0x2b, 0x70},
    {0x2c, 0x2a},
    {0x2d, 0x64},
    {0x2e, 0x56},
    {0x2f, 0x06},
    {0x30, 0x7a},
    {0x31, 0x4a},
    {0x32, 0x4d},
    {0x33, 0xf0},
    {0x35, 0x25},
    {0x36, 0xca},
    {0x37, 0x00},
    {0x38, 0x00},
    {0x39, 0x04},
    {0x3a, 0x32},
    {0x3b, 0x26},
    {0x3c, 0x00},
    {0x3d, 0x60},
    {0x3e, 0x00},
    {0x3f, 0x00},

//channel ID
    {0x40, 0x00},
    {0x34, 0x10},
    {0x40, 0x01},
    {0x34, 0x11},
    {0x40, 0x02},
    {0x34, 0x13},
    {0x40, 0x03},
    {0x34, 0x14},

//output format
    {0x4f, 0x03},
    {0x50, 0x00},
    {0x52, 0x00},
    {0xf1, 0x04},
    {0xf2, 0x77},
    {0xf3, 0x77},
    {0xf4, 0x00},
    {0xf5, 0x0f},
    {0xf6, 0x10},
    {0xf8, 0x23},
    {0xfa, 0x99},
    {0xfb, 0x99},

//output enable
    {0x4d, 0x07},
    {0x4e, 0x05},
};



//VGA25_SDR_2CH VIN1 VIN2 输入，VD1输出BT656, VIN3 VIN4 输入，VD2输出BT656
const tp9930_reg_t TP9930_cvbs_PAL_BT656MUX2_DDR990x480_TAB[] = {
// rest pll
    { 0x40, 0x04},
    { 0x3b, 0x20},
    { 0x3d, 0xe0},
    { 0x3d, 0x60},
    { 0x3b, 0x25},
    { 0x40, 0x40},
    { 0x7a, 0x20},
    { 0x3c, 0x20},
    { 0x3c, 0x00},
    { 0x7a, 0x25},
    { 0x40, 0x00},

    { 0x44, 0x17},
    { 0x43, 0x12},
    { 0x45, 0x09},

//video setting
    {0x40, 0x04}, //02 3f
    {0x02, 0xcf},
    {0x05, 0x00},
    {0x06, 0x32},
    {0x07, 0xc0},
    {0x08, 0x00},
    {0x09, 0x24},
    {0x0a, 0x48},
    {0x0b, 0xc0},
    {0x0c, 0x13},
    {0x0d, 0x51},
    {0x0e, 0x00},
    {0x0f, 0x00},
    {0x10, 0x00},
    {0x11, 0x40},
    {0x12, 0x40},
    {0x13, 0x00},
    {0x14, 0x00},
    {0x15, 0x13},
    {0x16, 0x5f},
    {0x17, 0xbc},
    {0x18, 0x17},
    {0x19, 0x20},
    {0x1a, 0x17},
    {0x1b, 0x00},
    {0x1c, 0x09},
    {0x1d, 0x48},
    {0x1e, 0x60},
    {0x1f, 0x06},
    {0x20, 0x40},
    {0x21, 0x84},
    {0x22, 0x37},
    {0x23, 0x3f},
    {0x24, 0x04},
    {0x25, 0xff},
    {0x26, 0x05},
    {0x27, 0x2d},
    {0x28, 0x00},
    {0x29, 0x48},
    {0x2a, 0x30},
    {0x2b, 0x70},
    {0x2c, 0x2a},
    {0x2d, 0x64},
    {0x2e, 0x56},
    {0x2f, 0x06},
    {0x30, 0x7a},
    {0x31, 0x4a},
    {0x32, 0x4d},
    {0x33, 0xf0},
    {0x35, 0x65},
    {0x36, 0xca},
    {0x37, 0x00},
    {0x38, 0x00},
    {0x39, 0x04},
    {0x3a, 0x32},
    {0x3b, 0x26},
    {0x3c, 0x00},
    {0x3d, 0x60},
    {0x3e, 0x00},
    {0x3f, 0x00},

//channel ID
    {0x40, 0x00},
    {0x34, 0x10},
    {0x40, 0x01},
    {0x34, 0x11},
    {0x40, 0x02},
    {0x34, 0x13},
    {0x40, 0x03},
    {0x34, 0x14},

//output format
    {0x4f, 0x03},
    {0x50, 0x00},
    {0x52, 0x00},
    {0xf1, 0x04},
    {0xf2, 0x77},
    {0xf3, 0x77},
    {0xf4, 0x00},
    {0xf5, 0x0f},
    {0xf6, 0x10},
    {0xf8, 0x23},
    {0xfa, 0xbb},
    {0xfb, 0xdd},

//output enable
    {0x4d, 0x07},
    {0x4e, 0x05},
};



//VGA25_SDR_2CH VIN1 VIN2 输入，VD1输出BT656, VIN3 VIN4 输入，VD2输出BT656
const tp9930_reg_t TP9930_cvbs_PAL_BT656MUX2_SDR990x480_TAB[] = {
// rest pll
    { 0x40, 0x04},
    { 0x3b, 0x20},
    { 0x3d, 0xe0},
    { 0x3d, 0x60},
    { 0x3b, 0x25},
    { 0x40, 0x40},
    { 0x7a, 0x20},
    { 0x3c, 0x20},
    { 0x3c, 0x00},
    { 0x7a, 0x25},
    { 0x40, 0x00},

    { 0x44, 0x17},
    { 0x43, 0x12},
    { 0x45, 0x09},

//video setting
    {0x40, 0x04}, //02 3f
    {0x02, 0xcf},
    {0x05, 0x00},
    {0x06, 0x32},
    {0x07, 0xc0},
    {0x08, 0x00},
    {0x09, 0x24},
    {0x0a, 0x48},
    {0x0b, 0xc0},
    {0x0c, 0x13},
    {0x0d, 0x51},
    {0x0e, 0x00},
    {0x0f, 0x00},
    {0x10, 0x00},
    {0x11, 0x40},
    {0x12, 0x40},
    {0x13, 0x00},
    {0x14, 0x00},
    {0x15, 0x13},
    {0x16, 0x5f},
    {0x17, 0xbc},
    {0x18, 0x17},
    {0x19, 0x20},
    {0x1a, 0x17},
    {0x1b, 0x00},
    {0x1c, 0x09},
    {0x1d, 0x48},
    {0x1e, 0x60},
    {0x1f, 0x06},
    {0x20, 0x40},
    {0x21, 0x84},
    {0x22, 0x37},
    {0x23, 0x3f},
    {0x24, 0x04},
    {0x25, 0xff},
    {0x26, 0x05},
    {0x27, 0x2d},
    {0x28, 0x00},
    {0x29, 0x48},
    {0x2a, 0x30},
    {0x2b, 0x70},
    {0x2c, 0x2a},
    {0x2d, 0x64},
    {0x2e, 0x56},
    {0x2f, 0x06},
    {0x30, 0x7a},
    {0x31, 0x4a},
    {0x32, 0x4d},
    {0x33, 0xf0},
    {0x35, 0x65},
    {0x36, 0xca},
    {0x37, 0x00},
    {0x38, 0x00},
    {0x39, 0x04},
    {0x3a, 0x32},
    {0x3b, 0x26},
    {0x3c, 0x00},
    {0x3d, 0x60},
    {0x3e, 0x00},
    {0x3f, 0x00},

//channel ID
    {0x40, 0x00},
    {0x34, 0x10},
    {0x40, 0x01},
    {0x34, 0x11},
    {0x40, 0x02},
    {0x34, 0x10},
    {0x40, 0x03},
    {0x34, 0x11},

//output format
    {0x4f, 0x03},
    {0x50, 0x00},
    {0x52, 0x00},
    {0xf1, 0x04},
    {0xf2, 0x75},
    {0xf3, 0x75},
    {0xf4, 0x00},
    {0xf5, 0x0f},
    {0xf6, 0x10},
    {0xf8, 0x23},
    {0xfa, 0x99},
    {0xfb, 0x99},

//output enable
    {0x4d, 0x07},
    {0x4e, 0x05},
};


#endif
