Analysis & Synthesis report for partyBox
Wed Feb 22 18:37:40 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |partyBox|test:u0|test_SDRAM:sdram|m_next
 12. State Machine - |partyBox|test:u0|test_SDRAM:sdram|m_state
 13. State Machine - |partyBox|test:u0|test_SDRAM:sdram|i_next
 14. State Machine - |partyBox|test:u0|test_SDRAM:sdram|i_state
 15. State Machine - |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|s_pixel_buffer
 16. State Machine - |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated
 25. Source assignments for test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_ggo1:auto_generated
 26. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO
 27. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated
 28. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p
 29. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p
 30. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram
 31. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp
 32. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12
 33. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp
 34. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp
 35. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp
 36. Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16
 37. Source assignments for test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 38. Source assignments for test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 39. Source assignments for test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated
 40. Source assignments for test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram
 41. Source assignments for test:u0|test_SDRAM:sdram
 42. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux:cmd_demux
 43. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 44. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 45. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux
 46. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 47. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 48. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 49. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_004
 50. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_005:rsp_demux_005
 51. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_006:rsp_demux_006
 52. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_001:rsp_demux_007
 53. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 54. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 55. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 56. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 57. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 60. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 61. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for test:u0|altera_reset_controller:rst_controller
 66. Source assignments for test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 67. Source assignments for test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 68. Source assignments for test:u0|altera_reset_controller:rst_controller_001
 69. Source assignments for test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Source assignments for test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Source assignments for test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 72. Source assignments for test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 73. Source assignments for test:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
 74. Source assignments for test:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
 75. Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 76. Parameter Settings for User Entity Instance: test:u0|test_Char_Buffer:char_buffer
 77. Parameter Settings for User Entity Instance: test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory
 78. Parameter Settings for User Entity Instance: test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom
 79. Parameter Settings for User Entity Instance: test:u0|test_Dual_Clock_FIFO:dual_clock_fifo
 80. Parameter Settings for User Entity Instance: test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO
 81. Parameter Settings for User Entity Instance: test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo
 82. Parameter Settings for User Entity Instance: test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo
 83. Parameter Settings for User Entity Instance: test:u0|test_Onchip_Memory:onchip_memory
 84. Parameter Settings for User Entity Instance: test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram
 85. Parameter Settings for User Entity Instance: test:u0|test_Pixel_Buffer:pixel_buffer
 86. Parameter Settings for User Entity Instance: test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer
 87. Parameter Settings for User Entity Instance: test:u0|test_RGB_Resampler:rgb_resampler
 88. Parameter Settings for User Entity Instance: test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i
 89. Parameter Settings for User Entity Instance: test:u0|test_VGA_Controller:vga_controller
 90. Parameter Settings for User Entity Instance: test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing
 91. Parameter Settings for User Entity Instance: test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i
 92. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pixel_buffer_avalon_pixel_dma_master_translator
 93. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 94. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 95. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator
 96. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator
 97. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rgb_resampler_avalon_rgb_slave_translator
 98. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 99. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator
100. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
101. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator
102. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator
103. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent
104. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
105. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
106. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent
107. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo
109. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent
110. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
111. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo
112. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent
113. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
116. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent
119. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
122. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
124. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
125. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_agent
126. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent
129. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router|test_mm_interconnect_0_router_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001|test_mm_interconnect_0_router_001_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_002|test_mm_interconnect_0_router_002_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_003:router_003|test_mm_interconnect_0_router_003_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_004:router_004|test_mm_interconnect_0_router_004_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_004:router_005|test_mm_interconnect_0_router_004_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_006:router_006|test_mm_interconnect_0_router_006_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_006:router_007|test_mm_interconnect_0_router_006_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_008:router_008|test_mm_interconnect_0_router_008_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_009:router_009|test_mm_interconnect_0_router_009_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_010:router_010|test_mm_interconnect_0_router_010_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pixel_buffer_avalon_pixel_dma_master_limiter
143. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
144. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
145. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:char_buffer_avalon_char_buffer_slave_burst_adapter
146. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:char_buffer_avalon_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
147. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
148. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
149. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
150. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
151. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
152. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
153. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
154. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
155. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
156. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
157. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb
158. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
159. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb
160. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
161. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb
162. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
163. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
164. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
165. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
166. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
167. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
168. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
169. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter
170. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
171. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter
172. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
173. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter
174. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
175. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter
176. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter
178. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
179. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter
180. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter
181. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter
182. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter
183. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
184. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_control_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter
185. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rgb_resampler_avalon_rgb_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter
186. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_debug_mem_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter
187. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory_s1_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter
188. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter
189. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter
190. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
191. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter
192. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
193. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
194. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
195. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
196. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
197. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
198. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
199. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
200. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
201. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
202. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
203. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
204. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
205. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
206. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
207. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
208. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
209. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
210. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
211. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
212. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
213. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
214. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
215. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
216. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
217. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
218. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
219. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
220. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
221. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004
222. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
223. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006
224. Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007
225. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller
226. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
227. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
228. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_001
229. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
230. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
231. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_002
232. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
233. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
234. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_003
235. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
236. Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
237. Parameter Settings for Inferred Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
238. altsyncram Parameter Settings by Entity Instance
239. dcfifo Parameter Settings by Entity Instance
240. scfifo Parameter Settings by Entity Instance
241. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_003"
242. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
243. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_002"
244. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
245. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_001"
246. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
247. Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller"
248. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
249. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
250. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
251. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
252. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
253. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
254. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter"
255. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
256. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter"
257. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter"
258. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory_s1_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter"
259. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_debug_mem_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter"
260. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rgb_resampler_avalon_rgb_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter"
261. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_control_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter"
262. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
263. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter"
264. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter"
265. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter"
266. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter"
267. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
268. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter"
269. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter"
270. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter"
271. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter"
272. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
273. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter"
274. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
275. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
276. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
277. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
278. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
279. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_010:router_010|test_mm_interconnect_0_router_010_default_decode:the_default_decode"
280. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_009:router_009|test_mm_interconnect_0_router_009_default_decode:the_default_decode"
281. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_008:router_008|test_mm_interconnect_0_router_008_default_decode:the_default_decode"
282. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_006:router_006|test_mm_interconnect_0_router_006_default_decode:the_default_decode"
283. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_004:router_004|test_mm_interconnect_0_router_004_default_decode:the_default_decode"
284. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_003:router_003|test_mm_interconnect_0_router_003_default_decode:the_default_decode"
285. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_002|test_mm_interconnect_0_router_002_default_decode:the_default_decode"
286. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001|test_mm_interconnect_0_router_001_default_decode:the_default_decode"
287. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router|test_mm_interconnect_0_router_default_decode:the_default_decode"
288. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo"
289. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent"
290. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo"
291. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_agent"
292. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
293. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
294. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
295. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo"
296. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent"
297. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
298. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
299. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo"
300. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent"
301. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo"
302. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent"
303. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo"
304. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent"
305. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
306. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
307. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent"
308. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator"
309. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator"
310. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
311. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator"
312. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
313. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rgb_resampler_avalon_rgb_slave_translator"
314. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator"
315. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator"
316. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
317. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
318. Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pixel_buffer_avalon_pixel_dma_master_translator"
319. Port Connectivity Checks: "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i"
320. Port Connectivity Checks: "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll"
321. Port Connectivity Checks: "test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"
322. Port Connectivity Checks: "test:u0|test_VGA_Controller:vga_controller"
323. Port Connectivity Checks: "test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i"
324. Port Connectivity Checks: "test:u0|test_SDRAM:sdram|test_SDRAM_input_efifo_module:the_test_SDRAM_input_efifo_module"
325. Port Connectivity Checks: "test:u0|test_RGB_Resampler:rgb_resampler"
326. Port Connectivity Checks: "test:u0|test_Pixel_Buffer:pixel_buffer"
327. Port Connectivity Checks: "test:u0|test_Onchip_Memory:onchip_memory"
328. Port Connectivity Checks: "test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic"
329. Port Connectivity Checks: "test:u0|test_JTAG:jtag"
330. Port Connectivity Checks: "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo"
331. Port Connectivity Checks: "test:u0|test_Char_Buffer:char_buffer"
332. Port Connectivity Checks: "test:u0|test_CPU:cpu"
333. Port Connectivity Checks: "test:u0|test_Alpha_Blender:alpha_blender"
334. Port Connectivity Checks: "test:u0"
335. Post-Synthesis Netlist Statistics for Top Partition
336. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
337. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
338. Elapsed Time Per Partition
339. Analysis & Synthesis Messages
340. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Feb 22 18:37:39 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; partyBox                                    ;
; Top-level Entity Name           ; partyBox                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3725                                        ;
; Total pins                      ; 136                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 462,976                                     ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; partyBox           ; partyBox           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                          ; Library     ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; test/synthesis/test.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v                                                                     ; test        ;
; test/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_reset_controller.v                                       ; test        ;
; test/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_reset_synchronizer.v                                     ; test        ;
; test/synthesis/submodules/test_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_irq_mapper.sv                                              ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v                                        ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_005.v                  ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001.v                  ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter.v                      ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; test        ;
; test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; test        ;
; test/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; test        ;
; test/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; test        ;
; test/synthesis/submodules/altera_merlin_width_adapter.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv                                  ; test        ;
; test/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_002.sv                           ; test        ;
; test/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv                           ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv                               ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_006.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_006.sv                         ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_005.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_005.sv                         ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_003.sv                         ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_001.sv                         ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_demux.sv                             ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_006.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_006.sv                           ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_005.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_005.sv                           ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_003.sv                           ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_001.sv                           ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux.sv                               ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_002.sv                         ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_001.sv                         ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_demux.sv                             ; test        ;
; test/synthesis/submodules/altera_merlin_burst_adapter.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter.sv                                  ; test        ;
; test/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; test        ;
; test/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; test        ;
; test/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_router_010.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_010.sv                            ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_router_009.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_009.sv                            ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_router_008.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_008.sv                            ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_router_006.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_006.sv                            ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_004.sv                            ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_003.sv                            ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_002.sv                            ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_001.sv                            ; test        ;
; test/synthesis/submodules/test_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router.sv                                ; test        ;
; test/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; test        ;
; test/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_master_agent.sv                                   ; test        ;
; test/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_slave_translator.sv                               ; test        ;
; test/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_master_translator.sv                              ; test        ;
; test/synthesis/submodules/test_Video_Clk.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk.v                                                ; test        ;
; test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                     ; test        ;
; test/synthesis/submodules/test_Video_Clk_video_pll.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk_video_pll.v                                      ; test        ;
; test/synthesis/submodules/altera_up_avalon_video_vga_timing.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_avalon_video_vga_timing.v                             ; test        ;
; test/synthesis/submodules/test_VGA_Controller.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_VGA_Controller.v                                           ; test        ;
; test/synthesis/submodules/test_Sys_Clk.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk.v                                                  ; test        ;
; test/synthesis/submodules/test_Sys_Clk_sys_pll.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk_sys_pll.v                                          ; test        ;
; test/synthesis/submodules/test_SDRAM.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v                                                    ; test        ;
; test/synthesis/submodules/test_RGB_Resampler.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_RGB_Resampler.v                                            ; test        ;
; test/synthesis/submodules/test_Pixel_Buffer.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Pixel_Buffer.v                                             ; test        ;
; test/synthesis/submodules/test_Onchip_Memory.hex                                          ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Onchip_Memory.hex                                          ; test        ;
; test/synthesis/submodules/test_Onchip_Memory.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Onchip_Memory.v                                            ; test        ;
; test/synthesis/submodules/test_JTAG.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v                                                     ; test        ;
; test/synthesis/submodules/test_Dual_Clock_FIFO.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Dual_Clock_FIFO.v                                          ; test        ;
; test/synthesis/submodules/altera_up_video_128_character_rom.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_128_character_rom.v                             ; test        ;
; test/synthesis/submodules/altera_up_video_char_mode_rom_128.mif                           ; yes             ; User Memory Initialization File              ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_char_mode_rom_128.mif                           ; test        ;
; test/synthesis/submodules/test_Char_Buffer.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Char_Buffer.v                                              ; test        ;
; test/synthesis/submodules/test_CPU.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU.v                                                      ; test        ;
; test/synthesis/submodules/test_CPU_cpu.v                                                  ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v                                                  ; test        ;
; test/synthesis/submodules/test_CPU_cpu_debug_slave_sysclk.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_sysclk.v                               ; test        ;
; test/synthesis/submodules/test_CPU_cpu_debug_slave_tck.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_tck.v                                  ; test        ;
; test/synthesis/submodules/test_CPU_cpu_debug_slave_wrapper.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_wrapper.v                              ; test        ;
; test/synthesis/submodules/test_CPU_cpu_mult_cell.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_mult_cell.v                                        ; test        ;
; test/synthesis/submodules/test_CPU_cpu_test_bench.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_test_bench.v                                       ; test        ;
; test/synthesis/submodules/altera_up_video_alpha_blender_simple.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_alpha_blender_simple.v                          ; test        ;
; test/synthesis/submodules/test_Alpha_Blender.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Alpha_Blender.v                                            ; test        ;
; partyBox.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv                                                                               ;             ;
; altsyncram.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;             ;
; stratix_ram_block.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;             ;
; lpm_mux.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;             ;
; lpm_decode.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;             ;
; aglobal181.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                 ;             ;
; a_rdenreg.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;             ;
; altrom.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                     ;             ;
; altram.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                     ;             ;
; altdpram.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;             ;
; db/altsyncram_spj1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_spj1.tdf                                                                    ;             ;
; db/altsyncram_qgj1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_qgj1.tdf                                                                    ;             ;
; db/altsyncram_pdj1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_pdj1.tdf                                                                    ;             ;
; db/altsyncram_voi1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_voi1.tdf                                                                    ;             ;
; altera_mult_add.tdf                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                            ;             ;
; db/altera_mult_add_37p2.v                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altera_mult_add_37p2.v                                                                 ;             ;
; altera_mult_add_rtl.v                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                          ;             ;
; db/altsyncram_jpi1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_jpi1.tdf                                                                    ;             ;
; db/altsyncram_4kl1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_4kl1.tdf                                                                    ;             ;
; db/altsyncram_baj1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_baj1.tdf                                                                    ;             ;
; altera_std_synchronizer.v                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                      ;             ;
; db/altsyncram_qid1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_qid1.tdf                                                                    ;             ;
; sld_virtual_jtag_basic.v                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                              ;             ;
; db/altsyncram_6dd2.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_6dd2.tdf                                                                    ;             ;
; db/altsyncram_ggo1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_ggo1.tdf                                                                    ;             ;
; dcfifo.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                     ;             ;
; lpm_counter.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                ;             ;
; lpm_add_sub.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                ;             ;
; a_graycounter.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                              ;             ;
; a_fefifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                   ;             ;
; a_gray2bin.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                 ;             ;
; dffpipe.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                    ;             ;
; alt_sync_fifo.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                              ;             ;
; lpm_compare.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                ;             ;
; altsyncram_fifo.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                            ;             ;
; db/dcfifo_73q1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf                                                                        ;             ;
; db/a_gray2bin_f9b.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_gray2bin_f9b.tdf                                                                     ;             ;
; db/a_graycounter_cg6.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_graycounter_cg6.tdf                                                                  ;             ;
; db/a_graycounter_8ub.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_graycounter_8ub.tdf                                                                  ;             ;
; db/altsyncram_3b81.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf                                                                    ;             ;
; db/alt_synch_pipe_g9l.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/alt_synch_pipe_g9l.tdf                                                                 ;             ;
; db/dffpipe_1v8.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dffpipe_1v8.tdf                                                                        ;             ;
; db/dffpipe_0v8.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dffpipe_0v8.tdf                                                                        ;             ;
; db/alt_synch_pipe_h9l.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/alt_synch_pipe_h9l.tdf                                                                 ;             ;
; db/dffpipe_2v8.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dffpipe_2v8.tdf                                                                        ;             ;
; db/cmpr_su5.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cmpr_su5.tdf                                                                           ;             ;
; db/mux_5r7.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/mux_5r7.tdf                                                                            ;             ;
; scfifo.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                     ;             ;
; a_regfifo.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                  ;             ;
; a_dpfifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                   ;             ;
; a_i2fifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                   ;             ;
; a_fffifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                   ;             ;
; a_f2fifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                   ;             ;
; db/scfifo_3291.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/scfifo_3291.tdf                                                                        ;             ;
; db/a_dpfifo_5771.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_5771.tdf                                                                      ;             ;
; db/a_fefifo_7cf.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_fefifo_7cf.tdf                                                                       ;             ;
; db/cntr_vg7.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_vg7.tdf                                                                           ;             ;
; db/altsyncram_7pu1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_7pu1.tdf                                                                    ;             ;
; db/cntr_jgb.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_jgb.tdf                                                                           ;             ;
; alt_jtag_atlantic.v                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                            ;             ;
; db/altsyncram_pum1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_pum1.tdf                                                                    ;             ;
; db/decode_5la.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/decode_5la.tdf                                                                         ;             ;
; db/mux_2hb.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/mux_2hb.tdf                                                                            ;             ;
; db/scfifo_1bg1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/scfifo_1bg1.tdf                                                                        ;             ;
; db/a_dpfifo_m2a1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_m2a1.tdf                                                                      ;             ;
; db/altsyncram_f3i1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_f3i1.tdf                                                                    ;             ;
; db/cmpr_6l8.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cmpr_6l8.tdf                                                                           ;             ;
; db/cntr_h2b.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_h2b.tdf                                                                           ;             ;
; db/cntr_u27.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_u27.tdf                                                                           ;             ;
; db/cntr_i2b.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_i2b.tdf                                                                           ;             ;
; altera_pll.v                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                                   ;             ;
; pzdyqx.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                     ;             ;
; sld_hub.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                    ; altera_sld  ;
; db/ip/sld76ff8c70/alt_sld_fab.v                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/alt_sld_fab.v                                                           ; alt_sld_fab ;
; db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; alt_sld_fab ;
; db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; alt_sld_fab ;
; db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; alt_sld_fab ;
; db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                               ;             ;
; sld_rom_sr.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                 ;             ;
; db/altsyncram_40n1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_40n1.tdf                                                                    ;             ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2488                                                                                             ;
;                                             ;                                                                                                  ;
; Combinational ALUT usage for logic          ; 3641                                                                                             ;
;     -- 7 input functions                    ; 26                                                                                               ;
;     -- 6 input functions                    ; 790                                                                                              ;
;     -- 5 input functions                    ; 760                                                                                              ;
;     -- 4 input functions                    ; 622                                                                                              ;
;     -- <=3 input functions                  ; 1443                                                                                             ;
;                                             ;                                                                                                  ;
; Dedicated logic registers                   ; 3725                                                                                             ;
;                                             ;                                                                                                  ;
; I/O pins                                    ; 136                                                                                              ;
; Total MLAB memory bits                      ; 0                                                                                                ;
; Total block memory bits                     ; 462976                                                                                           ;
;                                             ;                                                                                                  ;
; Total DSP Blocks                            ; 3                                                                                                ;
;                                             ;                                                                                                  ;
; Total PLLs                                  ; 4                                                                                                ;
;     -- PLLs                                 ; 4                                                                                                ;
;                                             ;                                                                                                  ;
; Maximum fan-out node                        ; test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3080                                                                                             ;
; Total fan-out                               ; 35400                                                                                            ;
; Average fan-out                             ; 4.40                                                                                             ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |partyBox                                                                                                                               ; 3641 (1)            ; 3725 (0)                  ; 462976            ; 3          ; 136  ; 0            ; |partyBox                                                                                                                                                                                                                                                                                                                                            ; partyBox                                 ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                   ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                              ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                                 ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                                 ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                                 ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                                 ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 134 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 133 (1)             ; 91 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 132 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 132 (93)            ; 84 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                           ; altera_sld   ;
;    |test:u0|                                                                                                                            ; 3412 (0)            ; 3562 (0)                  ; 462976            ; 3          ; 0    ; 0            ; |partyBox|test:u0                                                                                                                                                                                                                                                                                                                                    ; test                                     ; test         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                         ; altera_reset_controller                  ; test         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer                ; test         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                ; test         ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                         ; altera_reset_controller                  ; test         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                ; test         ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                         ; altera_reset_controller                  ; test         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                ; test         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                             ; altera_reset_controller                  ; test         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                ; test         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                ; test         ;
;       |test_Alpha_Blender:alpha_blender|                                                                                                ; 11 (3)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Alpha_Blender:alpha_blender                                                                                                                                                                                                                                                                                                   ; test_Alpha_Blender                       ; test         ;
;          |altera_up_video_alpha_blender_simple:alpha_blender|                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Alpha_Blender:alpha_blender|altera_up_video_alpha_blender_simple:alpha_blender                                                                                                                                                                                                                                                ; altera_up_video_alpha_blender_simple     ; test         ;
;       |test_CPU:cpu|                                                                                                                    ; 1510 (1)            ; 1724 (39)                 ; 64256             ; 3          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu                                                                                                                                                                                                                                                                                                                       ; test_CPU                                 ; test         ;
;          |test_CPU_cpu:cpu|                                                                                                             ; 1509 (1339)         ; 1685 (1352)               ; 64256             ; 3          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu                                                                                                                                                                                                                                                                                                      ; test_CPU_cpu                             ; test         ;
;             |test_CPU_cpu_bht_module:test_CPU_cpu_bht|                                                                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht                                                                                                                                                                                                                                                             ; test_CPU_cpu_bht_module                  ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                               ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                    ; altsyncram_pdj1                          ; work         ;
;             |test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data|                                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data                                                                                                                                                                                                                                                     ; test_CPU_cpu_dc_data_module              ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                               ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                            ; altsyncram_4kl1                          ; work         ;
;             |test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag|                                                                            ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag                                                                                                                                                                                                                                                       ; test_CPU_cpu_dc_tag_module               ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                             ; altsyncram                               ; work         ;
;                   |altsyncram_jpi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated                                                                                                                                                                                              ; altsyncram_jpi1                          ; work         ;
;             |test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim|                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim                                                                                                                                                                                                                                                 ; test_CPU_cpu_dc_victim_module            ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                               ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                        ; altsyncram_baj1                          ; work         ;
;             |test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data|                                                                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data                                                                                                                                                                                                                                                     ; test_CPU_cpu_ic_data_module              ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                               ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                            ; altsyncram_spj1                          ; work         ;
;             |test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag|                                                                            ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag                                                                                                                                                                                                                                                       ; test_CPU_cpu_ic_tag_module               ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                             ; altsyncram                               ; work         ;
;                   |altsyncram_qgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_qgj1:auto_generated                                                                                                                                                                                              ; altsyncram_qgj1                          ; work         ;
;             |test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|                                                                         ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell                                                                                                                                                                                                                                                    ; test_CPU_cpu_mult_cell                   ; test         ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                 ; altera_mult_add                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                             ; altera_mult_add_37p2                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function                  ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; ama_register_function                    ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                 ; altera_mult_add                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                             ; altera_mult_add_37p2                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function                  ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; ama_register_function                    ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                 ; altera_mult_add                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                             ; altera_mult_add_37p2                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function                  ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; ama_register_function                    ; work         ;
;             |test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|                                                                         ; 170 (5)             ; 269 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci                                                                                                                                                                                                                                                    ; test_CPU_cpu_nios2_oci                   ; test         ;
;                |test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|                                                  ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper                                                                                                                                                                              ; test_CPU_cpu_debug_slave_wrapper         ; test         ;
;                   |sld_virtual_jtag_basic:test_CPU_cpu_debug_slave_phy|                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:test_CPU_cpu_debug_slave_phy                                                                                                                          ; sld_virtual_jtag_basic                   ; work         ;
;                   |test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk|                                                 ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk                                                                                                          ; test_CPU_cpu_debug_slave_sysclk          ; test         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                     ; altera_std_synchronizer                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                     ; altera_std_synchronizer                  ; work         ;
;                   |test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|                                                       ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck                                                                                                                ; test_CPU_cpu_debug_slave_tck             ; test         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                           ; altera_std_synchronizer                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                           ; altera_std_synchronizer                  ; work         ;
;                |test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|                                                        ; 9 (9)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg                                                                                                                                                                                    ; test_CPU_cpu_nios2_avalon_reg            ; test         ;
;                |test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break|                                                          ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break                                                                                                                                                                                      ; test_CPU_cpu_nios2_oci_break             ; test         ;
;                |test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug|                                                          ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug                                                                                                                                                                                      ; test_CPU_cpu_nios2_oci_debug             ; test         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                  ; altera_std_synchronizer                  ; work         ;
;                |test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|                                                                ; 85 (85)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem                                                                                                                                                                                            ; test_CPU_cpu_nios2_ocimem                ; test         ;
;                   |test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram|                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram                                                                                                                               ; test_CPU_cpu_ociram_sp_ram_module        ; test         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                     ; altsyncram                               ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                                                      ; altsyncram_qid1                          ; work         ;
;             |test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a|                                                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a                                                                                                                                                                                                                                     ; test_CPU_cpu_register_bank_a_module      ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                               ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                            ; altsyncram_voi1                          ; work         ;
;             |test_CPU_cpu_register_bank_b_module:test_CPU_cpu_register_bank_b|                                                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_b_module:test_CPU_cpu_register_bank_b                                                                                                                                                                                                                                     ; test_CPU_cpu_register_bank_b_module      ; test         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_b_module:test_CPU_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                               ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_b_module:test_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                            ; altsyncram_voi1                          ; work         ;
;       |test_Char_Buffer:char_buffer|                                                                                                    ; 88 (88)             ; 109 (109)                 ; 65536             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Char_Buffer:char_buffer                                                                                                                                                                                                                                                                                                       ; test_Char_Buffer                         ; test         ;
;          |altera_up_video_128_character_rom:Character_Rom|                                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom                                                                                                                                                                                                                                                       ; altera_up_video_128_character_rom        ; test         ;
;             |altsyncram:character_data_rom|                                                                                             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom                                                                                                                                                                                                                         ; altsyncram                               ; work         ;
;                |altsyncram_ggo1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_ggo1:auto_generated                                                                                                                                                                                          ; altsyncram_ggo1                          ; work         ;
;          |altsyncram:Char_Buffer_Memory|                                                                                                ; 0 (0)               ; 0 (0)                     ; 57344             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory                                                                                                                                                                                                                                                                         ; altsyncram                               ; work         ;
;             |altsyncram_6dd2:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 57344             ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated                                                                                                                                                                                                                                          ; altsyncram_6dd2                          ; work         ;
;       |test_Dual_Clock_FIFO:dual_clock_fifo|                                                                                            ; 59 (1)              ; 102 (0)                   ; 3200              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo                                                                                                                                                                                                                                                                                               ; test_Dual_Clock_FIFO                     ; test         ;
;          |dcfifo:Data_FIFO|                                                                                                             ; 58 (0)              ; 102 (0)                   ; 3200              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO                                                                                                                                                                                                                                                                              ; dcfifo                                   ; work         ;
;             |dcfifo_73q1:auto_generated|                                                                                                ; 58 (10)             ; 102 (34)                  ; 3200              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated                                                                                                                                                                                                                                                   ; dcfifo_73q1                              ; work         ;
;                |a_gray2bin_f9b:wrptr_g_gray2bin|                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin                                                                                                                                                                                                                   ; a_gray2bin_f9b                           ; work         ;
;                |a_gray2bin_f9b:ws_dgrp_gray2bin|                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:ws_dgrp_gray2bin                                                                                                                                                                                                                   ; a_gray2bin_f9b                           ; work         ;
;                |a_graycounter_8ub:wrptr_g1p|                                                                                            ; 12 (12)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p                                                                                                                                                                                                                       ; a_graycounter_8ub                        ; work         ;
;                |a_graycounter_cg6:rdptr_g1p|                                                                                            ; 16 (16)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p                                                                                                                                                                                                                       ; a_graycounter_cg6                        ; work         ;
;                |alt_synch_pipe_g9l:rs_dgwp|                                                                                             ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                                                                                                                                                                                                                        ; alt_synch_pipe_g9l                       ; work         ;
;                   |dffpipe_1v8:dffpipe12|                                                                                               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12                                                                                                                                                                                                  ; dffpipe_1v8                              ; work         ;
;                |alt_synch_pipe_h9l:ws_dgrp|                                                                                             ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                                                                                                                                                                                                                        ; alt_synch_pipe_h9l                       ; work         ;
;                   |dffpipe_2v8:dffpipe16|                                                                                               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16                                                                                                                                                                                                  ; dffpipe_2v8                              ; work         ;
;                |altsyncram_3b81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram                                                                                                                                                                                                                          ; altsyncram_3b81                          ; work         ;
;                |dffpipe_0v8:ws_brp|                                                                                                     ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                                                                                ; dffpipe_0v8                              ; work         ;
;                |dffpipe_0v8:ws_bwp|                                                                                                     ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                                                                                ; dffpipe_0v8                              ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                     ; mux_5r7                                  ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                     ; mux_5r7                                  ; work         ;
;       |test_JTAG:jtag|                                                                                                                  ; 115 (34)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag                                                                                                                                                                                                                                                                                                                     ; test_JTAG                                ; test         ;
;          |alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|                                                                                ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic                                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                        ; work         ;
;          |test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|                                                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r                                                                                                                                                                                                                                                                           ; test_JTAG_scfifo_r                       ; test         ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                              ; scfifo                                   ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                   ; scfifo_3291                              ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                              ; a_dpfifo_5771                            ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                      ; a_fefifo_7cf                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                 ; cntr_vg7                                 ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                      ; altsyncram_7pu1                          ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                        ; cntr_jgb                                 ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                              ; cntr_jgb                                 ; work         ;
;          |test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|                                                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w                                                                                                                                                                                                                                                                           ; test_JTAG_scfifo_w                       ; test         ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                              ; scfifo                                   ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                   ; scfifo_3291                              ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                              ; a_dpfifo_5771                            ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                      ; a_fefifo_7cf                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                 ; cntr_vg7                                 ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                      ; altsyncram_7pu1                          ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                        ; cntr_jgb                                 ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                              ; cntr_jgb                                 ; work         ;
;       |test_Onchip_Memory:onchip_memory|                                                                                                ; 27 (2)              ; 1 (0)                     ; 327680            ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Onchip_Memory:onchip_memory                                                                                                                                                                                                                                                                                                   ; test_Onchip_Memory                       ; test         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 25 (0)              ; 1 (0)                     ; 327680            ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                         ; altsyncram                               ; work         ;
;             |altsyncram_pum1:auto_generated|                                                                                            ; 25 (0)              ; 1 (1)                     ; 327680            ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_pum1                          ; work         ;
;                |decode_5la:decode3|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|decode_5la:decode3                                                                                                                                                                                                                       ; decode_5la                               ; work         ;
;                |mux_2hb:mux2|                                                                                                           ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|mux_2hb:mux2                                                                                                                                                                                                                             ; mux_2hb                                  ; work         ;
;       |test_Pixel_Buffer:pixel_buffer|                                                                                                  ; 181 (130)           ; 160 (125)                 ; 1152              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer                                                                                                                                                                                                                                                                                                     ; test_Pixel_Buffer                        ; test         ;
;          |scfifo:Image_Buffer|                                                                                                          ; 51 (0)              ; 35 (0)                    ; 1152              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer                                                                                                                                                                                                                                                                                 ; scfifo                                   ; work         ;
;             |scfifo_1bg1:auto_generated|                                                                                                ; 51 (5)              ; 35 (2)                    ; 1152              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated                                                                                                                                                                                                                                                      ; scfifo_1bg1                              ; work         ;
;                |a_dpfifo_m2a1:dpfifo|                                                                                                   ; 46 (23)             ; 33 (13)                   ; 1152              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo                                                                                                                                                                                                                                 ; a_dpfifo_m2a1                            ; work         ;
;                   |altsyncram_f3i1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram                                                                                                                                                                                                         ; altsyncram_f3i1                          ; work         ;
;                   |cntr_h2b:rd_ptr_msb|                                                                                                 ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                             ; cntr_h2b                                 ; work         ;
;                   |cntr_i2b:wr_ptr|                                                                                                     ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                                 ; cntr_i2b                                 ; work         ;
;                   |cntr_u27:usedw_counter|                                                                                              ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                          ; cntr_u27                                 ; work         ;
;       |test_RGB_Resampler:rgb_resampler|                                                                                                ; 3 (3)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_RGB_Resampler:rgb_resampler                                                                                                                                                                                                                                                                                                   ; test_RGB_Resampler                       ; test         ;
;       |test_SDRAM:sdram|                                                                                                                ; 229 (177)           ; 248 (156)                 ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_SDRAM:sdram                                                                                                                                                                                                                                                                                                                   ; test_SDRAM                               ; test         ;
;          |test_SDRAM_input_efifo_module:the_test_SDRAM_input_efifo_module|                                                              ; 52 (52)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_SDRAM:sdram|test_SDRAM_input_efifo_module:the_test_SDRAM_input_efifo_module                                                                                                                                                                                                                                                   ; test_SDRAM_input_efifo_module            ; test         ;
;       |test_Sys_Clk:sys_clk|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Sys_Clk:sys_clk                                                                                                                                                                                                                                                                                                               ; test_Sys_Clk                             ; test         ;
;          |test_Sys_Clk_sys_pll:sys_pll|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll                                                                                                                                                                                                                                                                                  ; test_Sys_Clk_sys_pll                     ; test         ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                          ; altera_pll                               ; work         ;
;       |test_VGA_Controller:vga_controller|                                                                                              ; 65 (1)              ; 83 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_VGA_Controller:vga_controller                                                                                                                                                                                                                                                                                                 ; test_VGA_Controller                      ; test         ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                 ; 64 (64)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                                                                                    ; altera_up_avalon_video_vga_timing        ; test         ;
;       |test_Video_Clk:video_clk|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Video_Clk:video_clk                                                                                                                                                                                                                                                                                                           ; test_Video_Clk                           ; test         ;
;          |test_Video_Clk_video_pll:video_pll|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll                                                                                                                                                                                                                                                                        ; test_Video_Clk_video_pll                 ; test         ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                ; altera_pll                               ; work         ;
;       |test_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 1110 (0)            ; 973 (0)                   ; 128               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                           ; test_mm_interconnect_0                   ; test         ;
;          |altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|                                                    ; 13 (13)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                    ; test         ;
;          |altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|                                                   ; 11 (11)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo                    ; test         ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 12 (12)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                    ; test         ;
;          |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|                                                                  ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                    ; test         ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                        ; 12 (12)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                    ; test         ;
;          |altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|                                                       ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                    ; test         ;
;          |altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|                                                          ; 11 (11)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                    ; test         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 14 (14)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                    ; test         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                      ; altsyncram                               ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                       ; altsyncram_40n1                          ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 31 (31)             ; 104 (104)                 ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                    ; test         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)               ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser ; test         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 108 (104)                 ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser           ; test         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut            ; test         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut            ; test         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 4 (0)               ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser ; test         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 74 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser           ; test         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut            ; test         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut            ; test         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 3 (0)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser ; test         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 26 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser           ; test         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut            ; test         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut            ; test         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 4 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser ; test         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser           ; test         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut            ; test         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut            ; test         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 4 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser ; test         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser           ; test         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut            ; test         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut            ; test         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 6 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser ; test         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser           ; test         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                            ; altera_std_synchronizer_nocut            ; test         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                            ; altera_std_synchronizer_nocut            ; test         ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent               ; test         ;
;          |altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent|                                                        ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent                                                                                                                                                                                                                     ; altera_merlin_master_agent               ; test         ;
;          |altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|                                                         ; 10 (4)              ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent                                                                                                                                                                                                                      ; altera_merlin_slave_agent                ; test         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                        ; altera_merlin_burst_uncompressor         ; test         ;
;          |altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_agent|                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_agent                                                                                                                                                                                                                         ; altera_merlin_slave_agent                ; test         ;
;          |altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent|                                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                ; test         ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 15 (8)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                ; test         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor         ; test         ;
;          |altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator|                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator                                                                                                                                                                                                            ; altera_merlin_slave_translator           ; test         ;
;          |altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator|                                              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator                                                                                                                                                                                                           ; altera_merlin_slave_translator           ; test         ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator           ; test         ;
;          |altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|                                                             ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator           ; test         ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator           ; test         ;
;          |altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator|                                                  ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator                                                                                                                                                                                                               ; altera_merlin_slave_translator           ; test         ;
;          |altera_merlin_slave_translator:rgb_resampler_avalon_rgb_slave_translator|                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rgb_resampler_avalon_rgb_slave_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator           ; test         ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 15 (15)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter            ; test         ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter            ; test         ;
;          |altera_merlin_traffic_limiter:pixel_buffer_avalon_pixel_dma_master_limiter|                                                   ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pixel_buffer_avalon_pixel_dma_master_limiter                                                                                                                                                                                                                ; altera_merlin_traffic_limiter            ; test         ;
;          |altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|                        ; 27 (27)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter              ; test         ;
;          |altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|                        ; 9 (9)               ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter              ; test         ;
;          |altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|                                                    ; 7 (7)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                 ; altera_merlin_width_adapter              ; test         ;
;          |altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|                                             ; 9 (9)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                          ; altera_merlin_width_adapter              ; test         ;
;          |altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|                                                    ; 52 (52)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter                                                                                                                                                                                                                 ; altera_merlin_width_adapter              ; test         ;
;          |altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|                                             ; 34 (34)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter                                                                                                                                                                                                          ; altera_merlin_width_adapter              ; test         ;
;          |altera_merlin_width_adapter:sdram_s1_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter|                               ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter                                                                                                                                                                                            ; altera_merlin_width_adapter              ; test         ;
;          |test_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                ; test_mm_interconnect_0_cmd_demux         ; test         ;
;          |test_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                        ; test_mm_interconnect_0_cmd_demux_001     ; test         ;
;          |test_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                           ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                        ; test_mm_interconnect_0_cmd_demux_002     ; test         ;
;          |test_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                       ; 38 (33)             ; 6 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                    ; test_mm_interconnect_0_cmd_mux           ; test         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                       ; altera_merlin_arbitrator                 ; test         ;
;          |test_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                               ; 52 (47)             ; 6 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                            ; test_mm_interconnect_0_cmd_mux_001       ; test         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                 ; test         ;
;          |test_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                               ; 12 (7)              ; 6 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                            ; test_mm_interconnect_0_cmd_mux_001       ; test         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                 ; test         ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                 ; altera_merlin_arb_adder                  ; test         ;
;          |test_mm_interconnect_0_cmd_mux_001:cmd_mux_007|                                                                               ; 17 (13)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                                                                                            ; test_mm_interconnect_0_cmd_mux_001       ; test         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                 ; test         ;
;          |test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                               ; 61 (53)             ; 8 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                            ; test_mm_interconnect_0_cmd_mux_003       ; test         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 8 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                 ; test         ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                 ; altera_merlin_arb_adder                  ; test         ;
;          |test_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                               ; 68 (60)             ; 8 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                            ; test_mm_interconnect_0_cmd_mux_003       ; test         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 8 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                 ; test         ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                 ; altera_merlin_arb_adder                  ; test         ;
;          |test_mm_interconnect_0_cmd_mux_005:cmd_mux_005|                                                                               ; 62 (56)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                                                                                            ; test_mm_interconnect_0_cmd_mux_005       ; test         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                 ; test         ;
;          |test_mm_interconnect_0_router:router|                                                                                         ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router                                                                                                                                                                                                                                                      ; test_mm_interconnect_0_router            ; test         ;
;          |test_mm_interconnect_0_router_001:router_001|                                                                                 ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                              ; test_mm_interconnect_0_router_001        ; test         ;
;          |test_mm_interconnect_0_router_002:router_002|                                                                                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                              ; test_mm_interconnect_0_router_002        ; test         ;
;          |test_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                ; test_mm_interconnect_0_rsp_demux         ; test         ;
;          |test_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                        ; test_mm_interconnect_0_rsp_demux_001     ; test         ;
;          |test_mm_interconnect_0_rsp_demux_001:rsp_demux_007|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                                                                                                        ; test_mm_interconnect_0_rsp_demux_001     ; test         ;
;          |test_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                        ; test_mm_interconnect_0_rsp_demux_003     ; test         ;
;          |test_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                        ; test_mm_interconnect_0_rsp_demux_003     ; test         ;
;          |test_mm_interconnect_0_rsp_demux_005:rsp_demux_005|                                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                        ; test_mm_interconnect_0_rsp_demux_005     ; test         ;
;          |test_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                    ; test_mm_interconnect_0_rsp_mux           ; test         ;
;          |test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                               ; 138 (138)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                            ; test_mm_interconnect_0_rsp_mux_001       ; test         ;
;          |test_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                               ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                            ; test_mm_interconnect_0_rsp_mux_002       ; test         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; Name                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 18           ; 64           ; 18           ; 1152   ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_qgj1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944   ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_b_module:test_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                  ;
; test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_ggo1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192   ; altera_up_video_char_mode_rom_128.mif ;
; test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None                                  ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                  ;
; test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                  ;
; test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                  ;
; test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Single Port      ; 10240        ; 32           ; --           ; --           ; 327680 ; test_Onchip_Memory.hex                ;
; test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128    ; None                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0                                                                                                                                                                                                                                                             ; test.qsys       ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_CPU:cpu                                                                                                                                                                                                                                                ; test.qsys       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu                                                                                                                                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag                                                                                                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag                                                                                                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_b_module:test_CPU_cpu_register_bank_b                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci                                                                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dtrace:the_test_CPU_cpu_nios2_oci_dtrace                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dtrace:the_test_CPU_cpu_nios2_oci_dtrace|test_CPU_cpu_nios2_oci_td_mode:test_CPU_cpu_nios2_oci_trc_ctrl_td_mode                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo|test_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_test_CPU_cpu_nios2_oci_compute_input_tm_cnt                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo|test_CPU_cpu_nios2_oci_fifo_cnt_inc:the_test_CPU_cpu_nios2_oci_fifo_cnt_inc                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo|test_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_test_CPU_cpu_nios2_oci_fifo_wrptr_inc                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_im:the_test_CPU_cpu_nios2_oci_im                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_itrace:the_test_CPU_cpu_nios2_oci_itrace                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_pib:the_test_CPU_cpu_nios2_oci_pib                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram                                                        ;                 ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_irq_mapper:irq_mapper                                                                                                                                                                                                                                  ; test.qsys       ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_JTAG:jtag                                                                                                                                                                                                                                              ; test.qsys       ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                    ; test.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                         ; test.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; test.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                 ; test.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                    ; test.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                                                 ; test.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                    ; test.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                                                 ; test.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                    ; test.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                                                                 ; test.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004|test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                    ; test.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                                                 ; test.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|test_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                                                                    ; test.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006                                                                                                                                                 ; test.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006|test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                    ; test.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007                                                                                                                                                 ; test.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007|test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                    ; test.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent                                                                                                                                               ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo                                                                                                                                          ; test.qsys       ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:char_buffer_avalon_char_buffer_slave_burst_adapter                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter                                                                                                              ; test.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent                                                                                                                                              ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_control_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter                                                                                        ; test.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator                                                                                                                                    ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                             ; test.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_006:cmd_mux_006                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                   ; test.qsys       ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                              ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter                                                                                                              ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter                                                                                                                                          ; test.qsys       ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                           ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_debug_mem_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter                                                                                                          ; test.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                      ; test.qsys       ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                            ; test.qsys       ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter                                                                                                                                   ; test.qsys       ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                  ; test.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                   ; test.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                               ; test.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                               ; test.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                               ; test.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                               ; test.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                               ; test.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                             ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                        ; test.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                   ; test.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                                                                                   ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                              ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory_s1_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter                                                                                                             ; test.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_agent                                                                                                                                                  ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo                                                                                                                                             ; test.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator                                                                                                                                        ; test.qsys       ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent                                                                                                                                              ; test.qsys       ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pixel_buffer_avalon_pixel_dma_master_limiter                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter                                                                                        ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter                                                                                                          ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter                                                                                                             ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter                                                                                               ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pixel_buffer_avalon_pixel_dma_master_translator                                                                                                                                    ; test.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo                                                                                                                                                ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rgb_resampler_avalon_rgb_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter                                                                                               ; test.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rgb_resampler_avalon_rgb_slave_translator                                                                                                                                           ; test.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router                                                                                                                                                                               ; test.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_002                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_003:router_003                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_004:router_004                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_004:router_005                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_006:router_006                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_006:router_007                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_008:router_008                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_009:router_009                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_010:router_010                                                                                                                                                                       ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                         ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_006:rsp_demux_006                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                             ; test.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                           ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                    ; test.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                      ; test.qsys       ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter                                                                                                                                          ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter                                                                                                                                   ; test.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter                                                                                                                     ; test.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                 ; test.qsys       ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_Onchip_Memory:onchip_memory                                                                                                                                                                                                                            ; test.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                      ; test.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                  ; test.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                  ; test.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                  ; test.qsys       ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_SDRAM:sdram                                                                                                                                                                                                                                            ; test.qsys       ;
; Altera ; altera_pll                               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll                                                                                                                                                                                                           ; test.qsys       ;
; Altera ; altera_pll                               ; 18.1    ; N/A          ; N/A           ; |partyBox|test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll                                                                                                                                                                                                 ; test.qsys       ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |partyBox|test:u0|test_SDRAM:sdram|m_next                                    ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |partyBox|test:u0|test_SDRAM:sdram|m_state                                                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |partyBox|test:u0|test_SDRAM:sdram|i_next      ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |partyBox|test:u0|test_SDRAM:sdram|i_state                                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|s_pixel_buffer                                                                                                                                 ;
+------------------------------------------------+------------------------------------------------+------------------------------------+--------------------------------------------+-----------------------------+
; Name                                           ; s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL ; s_pixel_buffer.STATE_2_READ_BUFFER ; s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL ; s_pixel_buffer.STATE_0_IDLE ;
+------------------------------------------------+------------------------------------------------+------------------------------------+--------------------------------------------+-----------------------------+
; s_pixel_buffer.STATE_0_IDLE                    ; 0                                              ; 0                                  ; 0                                          ; 0                           ;
; s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL     ; 0                                              ; 0                                  ; 1                                          ; 1                           ;
; s_pixel_buffer.STATE_2_READ_BUFFER             ; 0                                              ; 1                                  ; 0                                          ; 1                           ;
; s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL ; 1                                              ; 0                                  ; 0                                          ; 1                           ;
+------------------------------------------------+------------------------------------------------+------------------------------------+--------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                              ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                              ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                              ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                              ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                              ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                         ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|read_req                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                         ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[5]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[7]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[6]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|read                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                              ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[3]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                               ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[2]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|write                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[1]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|ws_dgrp_reg[0]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0]                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 123                                                                                                                                                                                                                                                     ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50..52,54,61,72,73,87,89]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50..52,54,61,72,73,87,89]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50,54,71..73,87,89]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50,54,71..73,87,89]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18,63,64]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18,63,64]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_007|locked[0,1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005|locked[1,2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[1,2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[1,2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|av_chipselect_pre                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator|av_chipselect_pre                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator|av_chipselect_pre                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_SDRAM:sdram|i_addr[4,5]                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_exc_crst                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[1..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[27..31]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_im:the_test_CPU_cpu_nios2_oci_im|trc_wrap                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_im:the_test_CPU_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|xbrk_break                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][44]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[0,1,10,11,20,21]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_Char_Buffer:char_buffer|delayed_endofpacket[0..3]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[7]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[7]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                            ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[31]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[1]                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                            ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[2]                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                            ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                            ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                            ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[5]                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                            ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                            ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                            ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[1..13]                                                                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|byteen_reg[2,3]                                                                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[29]                                                                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[30]                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[0]                                                                                                                     ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[30]                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[27,28]                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[30]                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[14,15]                                                                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[30]                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                          ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[29,30]                                                                                                                     ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                        ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[28]                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                          ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[28]                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[3]                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[31]                                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[27..30]                                                                                        ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[31]                                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_last_field[41]                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_bwrap_field[0,2]                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_last_field[43]                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_bwrap_field[1]                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_last_field[54]                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_byteen_field[0]                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_last_field[42]                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_last_field[33]                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_data_field[3,4]                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_last_field[34,53,55,69..71]                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_data_field[0,2,5,6]                                                                                        ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[1]                                                                                          ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_data_field[1]                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                                          ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_bwrap_field[2]                                                                                     ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_endofpacket                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_byteen_field[0]                                                                                    ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_endofpacket                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_bwrap_field[0,1]                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_endofpacket                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_byte_cnt_field[0]                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_endofpacket                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_last_field[54]                                                                                     ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_endofpacket                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_data_field[0,2,4,6]                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_data_field[7]                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_byte_cnt_field[1]                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_data_field[7]                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_last_field[33,34,53]                                                                               ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_data_field[7]                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_data_field[7]                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_last_field[55]                                                                                     ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_data_field[7]                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_data_field[1,3,5]                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_data_field[7]                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_bwrap_field[0,2]                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_endofpacket                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_byte_cnt_field[0]                                                                               ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_endofpacket                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_last_field[54]                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_endofpacket                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_bwrap_field[1]                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_endofpacket                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_byteen_field[0]                                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_endofpacket                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_last_field[33]                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_data_field[7]                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_data_field[0..6]                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_data_field[7]                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_last_field[53]                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_data_field[7]                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_byte_cnt_field[1,2]                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_data_field[7]                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_last_field[34,55,60]                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_data_field[7]                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_bwrap_field[0]                                                                       ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_endofpacket                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_last_field[54]                                                                       ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_endofpacket                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_bwrap_field[1]                                                                       ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_endofpacket                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_byte_cnt_field[0]                                                                    ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_endofpacket                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_bwrap_field[2]                                                                       ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_endofpacket                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_byteen_field[0]                                                                      ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_endofpacket                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_last_field[33,34,53,55]                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                         ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_byte_cnt_field[1]                                                                    ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                         ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_byte_cnt_field[0]                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_endofpacket                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_bwrap_field[0..2]                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_endofpacket                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_byteen_field[0]                                                               ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_endofpacket                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_last_field[54]                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_endofpacket                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_last_field[33,34]                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_data_field[7]                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_data_field[4]                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_data_field[7]                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_last_field[53]                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_data_field[7]                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_byte_cnt_field[1]                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_data_field[7]                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_data_field[1,5]                                                               ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_data_field[7]                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_data_field[7]                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_data_field[0,2,3,6]                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_data_field[7]                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_last_field[55]                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_data_field[7]                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][109]                                                                                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][109]                                                                                                    ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][75]                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][75]                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][64]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][78]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][62]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][55]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][41]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][48]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][49]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][53]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][51]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][52]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][50]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][52]                                                                                                  ;
; test:u0|test_SDRAM:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                       ; Merged with test:u0|test_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                    ;
; test:u0|test_RGB_Resampler:rgb_resampler|slave_readdata[4,16,19,20]                                                                                                                                                                                               ; Merged with test:u0|test_RGB_Resampler:rgb_resampler|slave_readdata[0]                                                                                                                                                                             ;
; test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[4,6,8]                                                                                                                                                                                                   ; Merged with test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[2]                                                                                                                                                                            ;
; test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[5,7,9]                                                                                                                                                                                                   ; Merged with test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[3]                                                                                                                                                                            ;
; test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[15,18]                                                                                                                                                                                                   ; Merged with test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[12]                                                                                                                                                                           ;
; test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[16,19]                                                                                                                                                                                                   ; Merged with test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[13]                                                                                                                                                                           ;
; test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[17]                                                                                                                                                                                                      ; Merged with test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[14]                                                                                                                                                                           ;
; test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[25,28]                                                                                                                                                                                                   ; Merged with test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[22]                                                                                                                                                                           ;
; test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[26,29]                                                                                                                                                                                                   ; Merged with test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[23]                                                                                                                                                                           ;
; test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[27]                                                                                                                                                                                                      ; Merged with test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[24]                                                                                                                                                                           ;
; test:u0|test_RGB_Resampler:rgb_resampler|slave_readdata[2,3,5..15,17,18,21..31]                                                                                                                                                                                   ; Merged with test:u0|test_RGB_Resampler:rgb_resampler|slave_readdata[1]                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_badaddr_reg_baddr[0..25]                                                                                                                                                                                                  ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|byteen_reg[0]                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|byteen_reg[1]                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[28]                                                                                                                        ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][91]                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator|waitrequest_reset_override                                                                                                        ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent|hold_waitrequest                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator|waitrequest_reset_override                                                                                                       ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent|hold_waitrequest                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|waitrequest_reset_override                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent|hold_waitrequest                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator|waitrequest_reset_override                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent|hold_waitrequest                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rgb_resampler_avalon_rgb_slave_translator|waitrequest_reset_override                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent|hold_waitrequest                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                ; Merged with test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                         ; Merged with test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                         ; Merged with test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                      ; Merged with test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][48]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][49]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][53]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][55]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][62]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][64]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][78]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][80]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                   ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][74]                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                              ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                   ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][74]                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][109]                                                                                                    ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                           ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][109]                                                                                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][51]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][50]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][52]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][50]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                                                                     ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0]                                                                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                              ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                           ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                            ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[30]                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                              ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[1,5..9,11..26]                                                                                                                                                                                         ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                         ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                            ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                 ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                         ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                  ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                               ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                    ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                         ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][54]                                                                                                                             ; Merged with test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[0,30]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[0,31]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[31]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0..31]                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0..15]                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_data_field[7]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_cmpr_read                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0..10]                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_cmpr_read                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0,1]            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_data_field[7]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_cmpr_read                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0..2]    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_RGB_Resampler:rgb_resampler|slave_readdata[1]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_Char_Buffer:char_buffer|buf_readdata[7]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break|trigger_state                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..15,18,45..49]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..15,18,45..49]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18,45..49]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18,45..49]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50..52,71,73,87..89]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50..52,71,73,87..89]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_address_field[1..31]                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_last_field[35,36]                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31]                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_address_field[2..31]                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_last_field[35,36]                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31]                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_address_field[2..31]                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_last_field[35,36]                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31]                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_address_field[2..31]                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_last_field[35,36]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31]        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_address_field[2..31]                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_last_field[35,36]                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31] ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][54]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][47]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_use_reg                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_address_field[0]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[0]                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_use_reg                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_address_field[0,1]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_use_reg                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_endofpacket                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_address_field[0,1]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_use_reg                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_endofpacket                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_address_field[0,1]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_use_reg                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_endofpacket                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_address_field[0,1]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|data_reg[0..7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|byteen_reg[0,1]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[0..23]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|byteen_reg[0..3]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[0..23]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|byteen_reg[0..3]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|byteen_reg[0..3]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[0..23]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|byteen_reg[0..3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2,3]                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2,3]                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2,3]                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2,3]                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk|dbrk_break                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][47]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break|trigbrktype                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..15]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..15]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|data_reg[7,15,23]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005|locked[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count_zero_flag                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count_zero_flag                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count[0]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count[0]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_SDRAM:sdram|m_next~9                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|m_next~10                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|m_next~13                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|m_next~14                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|m_next~16                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|i_next~4                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|i_next~5                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|i_next~6                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|i_state~14                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|i_state~15                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|i_state~16                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_Pixel_Buffer:pixel_buffer|s_pixel_buffer~2                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_Pixel_Buffer:pixel_buffer|s_pixel_buffer~3                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize~3                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize~4                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize~5                              ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize.101                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize.011                            ; Merged with test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize.001 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize.001                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][40]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][39]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][38]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][37]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][35]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][34]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][33]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][32]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][31]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][30]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][29]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][28]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][27]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][26]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][25]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][24]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][23]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][22]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][21]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][20]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][19]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][18]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][17]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][16]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][15]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][14]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][13]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][12]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][11]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][40]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][39]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][38]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][37]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][36]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[26]                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][35]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[25]                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][34]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[24]                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][33]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[23]                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][32]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[22]                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][31]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[21]                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][30]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[20]                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][29]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[19]                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][28]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[18]                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][27]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[17]                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][26]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[16]                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][25]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[15]                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][24]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[14]                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][23]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[13]                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][22]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][21]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][20]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][19]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][18]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][17]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][16]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][15]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][14]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][13]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][12]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][11]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; test:u0|test_SDRAM:sdram|m_count[2]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; Total Number of Removed Registers = 1880                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|data_reg[7],                                                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|data_reg[15],                                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][40],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][39],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][38],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][37],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][35],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][34],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][33],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][32],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][31],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][30],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][29],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][28],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][27],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][26],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][25],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][24],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][23],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][22],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][21],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][20],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][19],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][18],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][17],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][16],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][15],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][14],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][13],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][12],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][11],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][40],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][39],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][38],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][37],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][36],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[26],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][35],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[25],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][34],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[24],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][33],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[23],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][32],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[22],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][31],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[21],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][30],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[20],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][29],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[19],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][28],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[18],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][27],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[17],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][26],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[16],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][25],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[15],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][24],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[14],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][23],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[13],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][22],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][21],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][20],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][19],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][18],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][17],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][16],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][15],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][14],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][13],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][12],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][11],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                         ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                                              ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[31],                               ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[30],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[29],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[28],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[27],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[26],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[25],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[24],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[23],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[22],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[21],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[20],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[19],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_address_field[1],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_last_field[36],                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_last_field[35],                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_address_field[0],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|data_reg[1],                                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|data_reg[0],                                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|byteen_reg[1],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|byteen_reg[0],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],                                                                                                  ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                  ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                  ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005|locked[0]                                                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[30]                                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],                                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                                  ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                          ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][73],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][73],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][73],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][73],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][73],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][73],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                                      ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                        ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15],                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14],                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13],                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12],                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11],                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_last_field[36],                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_last_field[35],                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_address_field[1],                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_address_field[0],                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[17],                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[16],                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[15],                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[14],                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[13],                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[12],                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[11],                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[10],                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[9],                                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[8],                                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[7],                                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[6],                                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[5],                                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[4],                                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[3],                                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[2],                                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[1],                                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[0],                                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|byteen_reg[3],                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|byteen_reg[2],                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|byteen_reg[1],                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|byteen_reg[0]                                                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_cmpr_read                                                                                   ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                     ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_last_field[36],                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_last_field[35],                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_address_field[1],                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_address_field[0],                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[17],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[16],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[15],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[14],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[13],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[12],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[11],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[10],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[9],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[8],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[7],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[6],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[5],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[4],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[3],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[2],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[1],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[0],                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|byteen_reg[3],                                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|byteen_reg[2],                                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|byteen_reg[1],                                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|byteen_reg[0]                                                                                       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[0],                                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|data_reg[7],                                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|data_reg[6],                                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|data_reg[5],                                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|data_reg[4],                                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|data_reg[3],                                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|data_reg[2],                                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                                  ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                  ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                  ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                  ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                  ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                  ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                  ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_cmpr_read                                                                 ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],   ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_last_field[36],                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_last_field[35],                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3], ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2], ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1], ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_address_field[1],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_address_field[0],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[17],                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[16],                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[15],                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[14],                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[13],                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[12],                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[11],                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[10],                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[9],                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[8],                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[7],                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[6],                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[5],                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[4],                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[3],                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[2],                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[1],                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[0],                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|byteen_reg[3],                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|byteen_reg[2],                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|byteen_reg[1],                                                                    ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|byteen_reg[0]                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                     ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_address_field[0],                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][54],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][47],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][47],                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|data_reg[23]                                                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                                                                                         ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0]                                                                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_cmpr_read                                                                        ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],          ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_address_field[2],                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_last_field[36],                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_last_field[35],                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_address_field[1],                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_address_field[0],                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|byteen_reg[3],                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|byteen_reg[2],                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|byteen_reg[1],                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|byteen_reg[0]                                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61],                                                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                         ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                              ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_data_field[7]                                                                               ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                     ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][91],                                                                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[23],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[22],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[21],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[20],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[19],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|data_reg[18],                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][91],                                                                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][108],                                                                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                          ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                                  ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                        ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][91],                                                                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[23],                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[22],                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[21],                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[20],                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[19],                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|data_reg[18],                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][91],                                                                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][108],                                                                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_data_field[7]                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],   ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[23],                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[22],                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[21],                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[20],                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[19],                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|data_reg[18],                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][89],                                                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][108],                                                                                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                                                    ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74],                                                                                                                                          ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76],                                                                                                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][74],                                                                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][76],                                                                                                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                       ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8], ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7], ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6], ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5], ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]  ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]        ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],        ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]         ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                   ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                   ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                    ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                      ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                      ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                      ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                        ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][74],                                                                                                                        ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][76],                                                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                         ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][75]                                                                                                                               ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][74],                                                                                                                               ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][76],                                                                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                         ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                         ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],          ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][91],                                                                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][89],                                                                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][108],                                                                                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][108]                                                                                                                               ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87],                                                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73],                                                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                      ;
; test:u0|test_Char_Buffer:char_buffer|delayed_endofpacket[3]                                                                                                                                                                                                   ; Lost Fanouts                   ; test:u0|test_Char_Buffer:char_buffer|delayed_endofpacket[2],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_Char_Buffer:char_buffer|delayed_endofpacket[1],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_Char_Buffer:char_buffer|delayed_endofpacket[0]                                                                                                                                                                                                    ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005|locked[2],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count[0]                                                                                                                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                 ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],                                                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                     ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                 ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                      ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                            ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                 ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                      ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break|trigbrktype                                                                                              ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                            ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][91],                                                                                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                         ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                                                                               ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71],                                                                                                                               ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                        ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][71],                                                                                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                              ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                     ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                             ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005|locked[1]                                                                                                                                                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                   ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                        ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                         ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator|av_chipselect_pre                                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|address_reg[31],                                                                                        ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_Char_Buffer:char_buffer|buf_readdata[7]                                                                                                                                                                                                           ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_exc_crst                                                                                                                                                                                                              ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                  ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                          ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                 ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                     ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                     ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],          ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]           ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],   ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                       ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                       ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                 ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                            ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                        ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][44]                                                                                                                         ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]                                                                                                                          ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                        ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break|trigger_state                                                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                         ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                             ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[1]                                                                                                                                                                                                    ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                    ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                    ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                    ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|xbrk_break                                                                                                ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                    ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                    ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                            ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                    ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                    ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                            ; Lost Fanouts                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                             ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                    ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                              ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                               ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                              ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                               ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                            ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_use_reg                                                                                            ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                    ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                          ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_reg_endofpacket                                                                                 ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                          ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_use_reg                                                                              ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|p0_reg_endofpacket                                                                      ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                          ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_use_reg                                                                       ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|p0_reg_endofpacket                                                               ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                          ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                              ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                          ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                           ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][68]                                                                                                                               ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                        ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                         ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                   ; Stuck at GND                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                           ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                      ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                       ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                 ; Stuck at VCC                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count_zero_flag                                                                                                                                         ; Stuck at VCC                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count[0]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize~3                          ; Lost Fanouts                   ; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|DRsize.101                         ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|p0_use_reg                                                                                         ; Stuck at GND                   ; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3725  ;
; Number of registers using Synchronous Clear  ; 626   ;
; Number of registers using Synchronous Load   ; 441   ;
; Number of registers using Asynchronous Clear ; 2720  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2542  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; test:u0|test_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                               ; 1       ;
; test:u0|test_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                               ; 2       ;
; test:u0|test_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; test:u0|test_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; test:u0|test_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                                                             ; 11      ;
; test:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 502     ;
; test:u0|test_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                               ; 2       ;
; test:u0|test_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                               ; 2       ;
; test:u0|test_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; test:u0|test_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; test:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; test:u0|test_SDRAM:sdram|refresh_counter[7]                                                                                                                                                                                                                                                                                     ; 4       ;
; test:u0|test_SDRAM:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                                    ; 2       ;
; test:u0|test_SDRAM:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                     ; 2       ;
; test:u0|test_SDRAM:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                     ; 2       ;
; test:u0|test_SDRAM:sdram|refresh_counter[3]                                                                                                                                                                                                                                                                                     ; 2       ;
; test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 34      ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                   ; 11      ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 3       ;
; test:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                  ; 6       ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                  ; 6       ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a0                                                                                                                                                                                                 ; 11      ;
; test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; test:u0|test_JTAG:jtag|t_dav                                                                                                                                                                                                                                                                                                    ; 3       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent|hold_waitrequest                                                                                                                                                                                         ; 24      ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                       ; 19      ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a0                                                                                                                                                                                                 ; 7       ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|parity6                                                                                                                                                                                                    ; 5       ;
; test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                       ; 3       ;
; test:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                          ; 1       ;
; test:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                              ; 1       ;
; test:u0|test_JTAG:jtag|av_waitrequest                                                                                                                                                                                                                                                                                           ; 4       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                              ; 8       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                          ; 2       ;
; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|parity9                                                                                                                                                                                                    ; 5       ;
; test:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                          ; 2       ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                       ; 1       ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                       ; 4       ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                           ; 1       ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                           ; 4       ;
; test:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                              ; 2       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                        ; 2       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 5       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 5       ;
; test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; test:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                          ; 1       ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; 1       ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; 1       ;
; test:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                              ; 1       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                          ; 2       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                                                                                                                                                                    ; 1       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                     ; 1       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                                                                                    ; 1       ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; 1       ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; 1       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                       ; 1       ;
; test:u0|test_CPU:cpu|test_CPU_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                            ; 8       ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 1       ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                               ; 1       ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                ; 1       ;
; test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 69                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                ; Megafunction                                                                                               ; Type ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------+
; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0..15] ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|count[1]                                                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|buf_readdata[1]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |partyBox|test:u0|test_RGB_Resampler:rgb_resampler|stream_out_data[22]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|buffer_start_address[7]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|d_address_line_field[1]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|data_reg[19]                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter|data_reg[2]                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|pending_reads[1]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |partyBox|test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |partyBox|test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|delayed_y_position[1]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_st_data[30]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_slow_inst_result[6]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_slow_inst_result[15]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                                                                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|control_reg[1]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|control_reg[9]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|control_reg[23]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|control_reg[31]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|pixel_address[6]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|line_address[5]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|back_buf_start_address[25]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|back_buf_start_address[22]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|back_buf_start_address[9]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|back_buf_start_address[5]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|d_writedata[22]                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                                                               ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                                              ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break|break_readreg[11]                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                                                                                                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_inst_result[5]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|x_position[6]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|y_position[2]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |partyBox|test:u0|test_Char_Buffer:char_buffer|ctrl_readdata[24]                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|sr[36]                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|sr[34]                                                                                                                       ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|sr[13]                                                                                                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck|sr[18]                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |partyBox|test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |partyBox|test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_pipe_flush_waddr[11]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|test_SDRAM_input_efifo_module:the_test_SDRAM_input_efifo_module|entries[0]                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |partyBox|test:u0|test_Pixel_Buffer:pixel_buffer|slave_readdata[31]                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|active_data[6]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |partyBox|test:u0|test_SDRAM:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router|src_channel[0]                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|M_rot[29]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|dc_data_rd_port_addr[4]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|dc_data_wr_port_data[22]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|dc_data_wr_port_data[12]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|dc_data_wr_port_data[28]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_rot_step1[29]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|E_logic_result[31]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001|src_channel[0]                                                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001|src_data[92]                                                                                                                                                                                                                                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_wr_data_unfiltered[16]                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|D_src2_reg[10]                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_wr_data_unfiltered[0]                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|A_wr_data_unfiltered[11]                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |partyBox|test:u0|test_CPU:cpu|test_CPU_cpu:cpu|F_ic_tag_rd_addr_nxt[3]                                                                                                                                                                                                                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |partyBox|test:u0|test_SDRAM:sdram|Selector35                                                                                                                                                                                                                                                                                                                      ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |partyBox|test:u0|test_SDRAM:sdram|Selector31                                                                                                                                                                                                                                                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |partyBox|test:u0|test_SDRAM:sdram|Selector27                                                                                                                                                                                                                                                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |partyBox|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |partyBox|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_ggo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
+---------------------------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------+
; Assignment                            ; Value                  ; From ; To                                      ;
+---------------------------------------+------------------------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                   ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                   ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg              ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                             ;
+---------------------------------------+------------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for test:u0|test_SDRAM:sdram               ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_005:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_006:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_001:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller     ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Char_Buffer:char_buffer ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DW             ; 8     ; Signed Integer                                           ;
; ENLARGE_CHAR   ; 0     ; Signed Integer                                           ;
; AW             ; 13    ; Signed Integer                                           ;
; BUFFER_SIZE    ; 8192  ; Signed Integer                                           ;
; PIXELS         ; 640   ; Signed Integer                                           ;
; LINES          ; 480   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_6dd2      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                            ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                                            ;
; WIDTH_A                            ; 1                                     ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 13                                    ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 8192                                  ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                            ;
; WIDTH_B                            ; 1                                     ; Untyped                                                                            ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                                            ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                            ;
; INIT_FILE                          ; altera_up_video_char_mode_rom_128.mif ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_ggo1                       ; Untyped                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Dual_Clock_FIFO:dual_clock_fifo ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                   ;
; EW             ; 1     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                            ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                     ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                            ;
; CBXI_PARAMETER          ; dcfifo_73q1 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Onchip_Memory:onchip_memory ;
+----------------+------------------------+---------------------------------------------+
; Parameter Name ; Value                  ; Type                                        ;
+----------------+------------------------+---------------------------------------------+
; INIT_FILE      ; test_Onchip_Memory.hex ; String                                      ;
+----------------+------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram ;
+------------------------------------+------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                              ;
+------------------------------------+------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                           ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                     ; Signed Integer                                    ;
; WIDTHAD_A                          ; 14                     ; Signed Integer                                    ;
; NUMWORDS_A                         ; 10240                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                           ;
; WIDTH_B                            ; 1                      ; Untyped                                           ;
; WIDTHAD_B                          ; 1                      ; Untyped                                           ;
; NUMWORDS_B                         ; 1                      ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                           ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE              ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                           ;
; INIT_FILE                          ; test_Onchip_Memory.hex ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 10240                  ; Signed Integer                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_pum1        ; Untyped                                           ;
+------------------------------------+------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Pixel_Buffer:pixel_buffer ;
+--------------------------+----------------------------------+-----------------------+
; Parameter Name           ; Value                            ; Type                  ;
+--------------------------+----------------------------------+-----------------------+
; DEFAULT_BUFFER_ADDRESS   ; 00000000000000000000000000000000 ; Unsigned Binary       ;
; DEFAULT_BACK_BUF_ADDRESS ; 00000000000000000000000000000000 ; Unsigned Binary       ;
; WW                       ; 9                                ; Signed Integer        ;
; HW                       ; 8                                ; Signed Integer        ;
; MW                       ; 7                                ; Signed Integer        ;
; DW                       ; 7                                ; Signed Integer        ;
; EW                       ; 1                                ; Signed Integer        ;
; PIXELS                   ; 640                              ; Signed Integer        ;
; LINES                    ; 480                              ; Signed Integer        ;
+--------------------------+----------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer ;
+-------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                            ;
+-------------------------+-------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                  ;
; lpm_width               ; 10          ; Signed Integer                                                  ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                  ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                  ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                         ;
; ALMOST_FULL_VALUE       ; 96          ; Signed Integer                                                  ;
; ALMOST_EMPTY_VALUE      ; 32          ; Signed Integer                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                         ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                         ;
; CBXI_PARAMETER          ; scfifo_1bg1 ; Untyped                                                         ;
+-------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_RGB_Resampler:rgb_resampler ;
+----------------+------------------+---------------------------------------------------+
; Parameter Name ; Value            ; Type                                              ;
+----------------+------------------+---------------------------------------------------+
; IDW            ; 7                ; Signed Integer                                    ;
; ODW            ; 29               ; Signed Integer                                    ;
; IEW            ; 0                ; Signed Integer                                    ;
; OEW            ; 1                ; Signed Integer                                    ;
; ALPHA          ; 1111111111       ; Unsigned Binary                                   ;
; STATUS_IN      ; 0000000000010001 ; Unsigned Binary                                   ;
; STATUS_OUT     ; 0000000000011001 ; Unsigned Binary                                   ;
+----------------+------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                           ;
+--------------------------------------+------------------------+----------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                         ;
; fractional_vco_multiplier            ; false                  ; String                                                         ;
; pll_type                             ; General                ; String                                                         ;
; pll_subtype                          ; General                ; String                                                         ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                 ;
; operation_mode                       ; direct                 ; String                                                         ;
; deserialization_factor               ; 4                      ; Signed Integer                                                 ;
; data_rate                            ; 0                      ; Signed Integer                                                 ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                 ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                                         ;
; phase_shift0                         ; 0 ps                   ; String                                                         ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                                                         ;
; phase_shift1                         ; -3000 ps               ; String                                                         ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                         ;
; phase_shift2                         ; 0 ps                   ; String                                                         ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                         ;
; phase_shift3                         ; 0 ps                   ; String                                                         ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                         ;
; phase_shift4                         ; 0 ps                   ; String                                                         ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                         ;
; phase_shift5                         ; 0 ps                   ; String                                                         ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                         ;
; phase_shift6                         ; 0 ps                   ; String                                                         ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                         ;
; phase_shift7                         ; 0 ps                   ; String                                                         ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                         ;
; phase_shift8                         ; 0 ps                   ; String                                                         ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                         ;
; phase_shift9                         ; 0 ps                   ; String                                                         ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                         ;
; phase_shift10                        ; 0 ps                   ; String                                                         ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                         ;
; phase_shift11                        ; 0 ps                   ; String                                                         ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                         ;
; phase_shift12                        ; 0 ps                   ; String                                                         ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                         ;
; phase_shift13                        ; 0 ps                   ; String                                                         ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                         ;
; phase_shift14                        ; 0 ps                   ; String                                                         ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                         ;
; phase_shift15                        ; 0 ps                   ; String                                                         ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                         ;
; phase_shift16                        ; 0 ps                   ; String                                                         ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                 ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                         ;
; phase_shift17                        ; 0 ps                   ; String                                                         ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                 ;
; clock_name_0                         ;                        ; String                                                         ;
; clock_name_1                         ;                        ; String                                                         ;
; clock_name_2                         ;                        ; String                                                         ;
; clock_name_3                         ;                        ; String                                                         ;
; clock_name_4                         ;                        ; String                                                         ;
; clock_name_5                         ;                        ; String                                                         ;
; clock_name_6                         ;                        ; String                                                         ;
; clock_name_7                         ;                        ; String                                                         ;
; clock_name_8                         ;                        ; String                                                         ;
; clock_name_global_0                  ; false                  ; String                                                         ;
; clock_name_global_1                  ; false                  ; String                                                         ;
; clock_name_global_2                  ; false                  ; String                                                         ;
; clock_name_global_3                  ; false                  ; String                                                         ;
; clock_name_global_4                  ; false                  ; String                                                         ;
; clock_name_global_5                  ; false                  ; String                                                         ;
; clock_name_global_6                  ; false                  ; String                                                         ;
; clock_name_global_7                  ; false                  ; String                                                         ;
; clock_name_global_8                  ; false                  ; String                                                         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                 ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                 ;
; m_cnt_bypass_en                      ; false                  ; String                                                         ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                 ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                 ;
; n_cnt_bypass_en                      ; false                  ; String                                                         ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en0                     ; false                  ; String                                                         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en1                     ; false                  ; String                                                         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en2                     ; false                  ; String                                                         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en3                     ; false                  ; String                                                         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en4                     ; false                  ; String                                                         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en5                     ; false                  ; String                                                         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en6                     ; false                  ; String                                                         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en7                     ; false                  ; String                                                         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en8                     ; false                  ; String                                                         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en9                     ; false                  ; String                                                         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en10                    ; false                  ; String                                                         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en11                    ; false                  ; String                                                         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en12                    ; false                  ; String                                                         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en13                    ; false                  ; String                                                         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en14                    ; false                  ; String                                                         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en15                    ; false                  ; String                                                         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en16                    ; false                  ; String                                                         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                 ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                 ;
; c_cnt_bypass_en17                    ; false                  ; String                                                         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                 ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                 ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                 ;
; pll_slf_rst                          ; false                  ; String                                                         ;
; pll_bw_sel                           ; low                    ; String                                                         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                         ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                 ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                 ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                 ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                 ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                         ;
; mimic_fbclk_type                     ; gclk                   ; String                                                         ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                 ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                         ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                         ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                         ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                         ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                         ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                 ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                         ;
+--------------------------------------+------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_VGA_Controller:vga_controller ;
+-------------------------+------------+--------------------------------------------------+
; Parameter Name          ; Value      ; Type                                             ;
+-------------------------+------------+--------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                   ;
; DW                      ; 29         ; Signed Integer                                   ;
; R_UI                    ; 29         ; Signed Integer                                   ;
; R_LI                    ; 22         ; Signed Integer                                   ;
; G_UI                    ; 19         ; Signed Integer                                   ;
; G_LI                    ; 12         ; Signed Integer                                   ;
; B_UI                    ; 9          ; Signed Integer                                   ;
; B_LI                    ; 2          ; Signed Integer                                   ;
; H_ACTIVE                ; 640        ; Signed Integer                                   ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                   ;
; H_SYNC                  ; 96         ; Signed Integer                                   ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                   ;
; H_TOTAL                 ; 800        ; Signed Integer                                   ;
; V_ACTIVE                ; 480        ; Signed Integer                                   ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                   ;
; V_SYNC                  ; 2          ; Signed Integer                                   ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                   ;
; V_TOTAL                 ; 525        ; Signed Integer                                   ;
; LW                      ; 10         ; Signed Integer                                   ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                  ;
; PW                      ; 10         ; Signed Integer                                   ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                  ;
+-------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                          ;
+-------------------------+------------+-----------------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                                ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                ;
; PW                      ; 10         ; Signed Integer                                                                                ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                               ;
; LW                      ; 10         ; Signed Integer                                                                                ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                               ;
+-------------------------+------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                     ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                   ;
; fractional_vco_multiplier            ; false                  ; String                                                                   ;
; pll_type                             ; General                ; String                                                                   ;
; pll_subtype                          ; General                ; String                                                                   ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                           ;
; operation_mode                       ; direct                 ; String                                                                   ;
; deserialization_factor               ; 4                      ; Signed Integer                                                           ;
; data_rate                            ; 0                      ; Signed Integer                                                           ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                           ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                   ;
; phase_shift0                         ; 0 ps                   ; String                                                                   ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                                                                   ;
; phase_shift1                         ; 0 ps                   ; String                                                                   ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency2              ; 33.000000 MHz          ; String                                                                   ;
; phase_shift2                         ; 0 ps                   ; String                                                                   ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                   ;
; phase_shift3                         ; 0 ps                   ; String                                                                   ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                   ;
; phase_shift4                         ; 0 ps                   ; String                                                                   ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                   ;
; phase_shift5                         ; 0 ps                   ; String                                                                   ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                   ;
; phase_shift6                         ; 0 ps                   ; String                                                                   ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                   ;
; phase_shift7                         ; 0 ps                   ; String                                                                   ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                   ;
; phase_shift8                         ; 0 ps                   ; String                                                                   ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                   ;
; phase_shift9                         ; 0 ps                   ; String                                                                   ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                   ;
; phase_shift10                        ; 0 ps                   ; String                                                                   ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                   ;
; phase_shift11                        ; 0 ps                   ; String                                                                   ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                   ;
; phase_shift12                        ; 0 ps                   ; String                                                                   ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                   ;
; phase_shift13                        ; 0 ps                   ; String                                                                   ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                   ;
; phase_shift14                        ; 0 ps                   ; String                                                                   ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                   ;
; phase_shift15                        ; 0 ps                   ; String                                                                   ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                   ;
; phase_shift16                        ; 0 ps                   ; String                                                                   ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                   ;
; phase_shift17                        ; 0 ps                   ; String                                                                   ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                           ;
; clock_name_0                         ;                        ; String                                                                   ;
; clock_name_1                         ;                        ; String                                                                   ;
; clock_name_2                         ;                        ; String                                                                   ;
; clock_name_3                         ;                        ; String                                                                   ;
; clock_name_4                         ;                        ; String                                                                   ;
; clock_name_5                         ;                        ; String                                                                   ;
; clock_name_6                         ;                        ; String                                                                   ;
; clock_name_7                         ;                        ; String                                                                   ;
; clock_name_8                         ;                        ; String                                                                   ;
; clock_name_global_0                  ; false                  ; String                                                                   ;
; clock_name_global_1                  ; false                  ; String                                                                   ;
; clock_name_global_2                  ; false                  ; String                                                                   ;
; clock_name_global_3                  ; false                  ; String                                                                   ;
; clock_name_global_4                  ; false                  ; String                                                                   ;
; clock_name_global_5                  ; false                  ; String                                                                   ;
; clock_name_global_6                  ; false                  ; String                                                                   ;
; clock_name_global_7                  ; false                  ; String                                                                   ;
; clock_name_global_8                  ; false                  ; String                                                                   ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                           ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                           ;
; m_cnt_bypass_en                      ; false                  ; String                                                                   ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                   ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                           ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                           ;
; n_cnt_bypass_en                      ; false                  ; String                                                                   ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                   ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                   ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                   ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                   ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                   ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                   ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                   ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                   ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                   ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                   ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                   ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                   ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                   ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                   ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                   ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                   ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                   ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                   ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                   ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                   ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                   ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                   ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                   ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                   ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                   ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                   ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                   ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                   ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                   ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                   ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                   ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                   ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                   ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                   ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                   ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                   ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                   ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                           ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                           ;
; pll_slf_rst                          ; false                  ; String                                                                   ;
; pll_bw_sel                           ; low                    ; String                                                                   ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                   ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                           ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                           ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                           ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                           ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                   ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                   ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                   ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                   ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                   ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                           ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                   ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                   ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                   ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                   ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                   ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                   ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                           ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                   ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                   ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pixel_buffer_avalon_pixel_dma_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 8     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 1     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 1     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 1     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rgb_resampler_avalon_rgb_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 61    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 61    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 59    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 59    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 58    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 58    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 75    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 72    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 68    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 68    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 71    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 1     ; Signed Integer                                                                                                                  ;
; ID                        ; 2     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 1     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 71    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router|test_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001|test_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_002|test_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_003:router_003|test_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_004:router_004|test_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_004:router_005|test_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_006:router_006|test_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_006:router_007|test_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_008:router_008|test_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_009:router_009|test_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_010:router_010|test_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pixel_buffer_avalon_pixel_dma_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                  ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                         ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:char_buffer_avalon_char_buffer_slave_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:char_buffer_avalon_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 49    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L ; 47    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                ;
; ST_DATA_W      ; 81    ; Signed Integer                                                                                                                                                                                                                                                ;
; ST_CHANNEL_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                       ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                               ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                               ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                               ;
; OUT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                    ;
; ST_DATA_W      ; 90    ; Signed Integer                                                                                                                                                                                                                    ;
; ST_CHANNEL_W   ; 8     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 52    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 53    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 55    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 76    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 77    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 56    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 57    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 78    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 80    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                                                                                    ;
; IN_ST_DATA_W                  ; 81    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                                                    ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                                    ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                                             ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                             ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 52    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 53    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 55    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 76    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 77    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 56    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 57    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 78    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 80    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                                                                             ;
; IN_ST_DATA_W                  ; 81    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                                             ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                             ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                             ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 52    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 53    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 55    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 76    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 77    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 56    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 57    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 78    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 80    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                                                                  ;
; IN_ST_DATA_W                  ; 81    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                               ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                               ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 52    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 53    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 55    ; Signed Integer                                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 76    ; Signed Integer                                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 77    ; Signed Integer                                                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 56    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 57    ; Signed Integer                                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 78    ; Signed Integer                                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 80    ; Signed Integer                                                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                                                               ;
; IN_ST_DATA_W                  ; 81    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                               ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                 ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                       ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                       ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 52    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 53    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 55    ; Signed Integer                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 76    ; Signed Integer                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 77    ; Signed Integer                                                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 56    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 57    ; Signed Integer                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 78    ; Signed Integer                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 80    ; Signed Integer                                                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                                                       ;
; IN_ST_DATA_W                  ; 81    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                                       ;
; OUT_ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                       ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                       ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                              ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                                                                              ;
; OUT_ST_DATA_W                 ; 81    ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                              ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                  ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                  ;
; OUT_ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 52    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 53    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 55    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 76    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 77    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 56    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 57    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 78    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 80    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                                                              ;
; IN_ST_DATA_W                  ; 81    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                              ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                              ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_control_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                                                    ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                                                                                                    ;
; OUT_ST_DATA_W                 ; 81    ; Signed Integer                                                                                                                                                                    ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rgb_resampler_avalon_rgb_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                                             ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                                                                                             ;
; OUT_ST_DATA_W                 ; 81    ; Signed Integer                                                                                                                                                             ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                             ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_debug_mem_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                                  ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 81    ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory_s1_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                               ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                               ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                               ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                                                                               ;
; OUT_ST_DATA_W                 ; 81    ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                 ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                       ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                       ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 85    ; Signed Integer                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 86    ; Signed Integer                                                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 87    ; Signed Integer                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 89    ; Signed Integer                                                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                       ;
; IN_ST_DATA_W                  ; 90    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                                                                       ;
; OUT_ST_DATA_W                 ; 81    ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                       ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                       ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 85    ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 86    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 87    ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 89    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                  ;
; IN_ST_DATA_W                  ; 90    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                  ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 85    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 86    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 87    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 89    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 90    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                     ;
; Entity Instance                           ; test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory                                                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                     ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 1                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                    ;
;     -- NUMWORDS_A                         ; 10240                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                                                    ;
;     -- NUMWORDS_A                         ; 8                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                    ;
;     -- NUMWORDS_B                         ; 8                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                               ;
+----------------------------+---------------------------------------------------------------+
; Name                       ; Value                                                         ;
+----------------------------+---------------------------------------------------------------+
; Number of entity instances ; 1                                                             ;
; Entity Instance            ; test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO ;
;     -- FIFO Type           ; Dual Clock                                                    ;
;     -- LPM_WIDTH           ; 32                                                            ;
;     -- LPM_NUMWORDS        ; 128                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                            ;
;     -- USE_EAB             ; ON                                                            ;
+----------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                               ;
+----------------------------+-------------------------------------------------------------------------------+
; Name                       ; Value                                                                         ;
+----------------------------+-------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                             ;
; Entity Instance            ; test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 8                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 8                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer                    ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 10                                                                            ;
;     -- LPM_NUMWORDS        ; 128                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                            ;
;     -- USE_EAB             ; ON                                                                            ;
+----------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_in1      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------+
; Port           ; Type  ; Severity ; Details                                ;
+----------------+-------+----------+----------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                           ;
+----------------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                   ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                      ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                           ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory_s1_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_debug_mem_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rgb_resampler_avalon_rgb_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                 ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_control_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                               ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                  ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                      ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                  ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                        ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                           ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_onchip_memory_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_cpu_debug_mem_slave_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_rgb_resampler_avalon_rgb_slave_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                 ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_010:router_010|test_mm_interconnect_0_router_010_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_009:router_009|test_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_008:router_008|test_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_006:router_006|test_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_004:router_004|test_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_003:router_003|test_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_002|test_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001|test_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router|test_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rgb_resampler_avalon_rgb_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rgb_resampler_avalon_rgb_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pixel_buffer_avalon_pixel_dma_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i"                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll" ;
+----------+--------+----------+------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                          ;
+----------+--------+----------+------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Explicitly unconnected                                           ;
; outclk_2 ; Output ; Info     ; Explicitly unconnected                                           ;
+----------+--------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                              ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_VGA_Controller:vga_controller"                                                                                                  ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i"                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_SDRAM:sdram|test_SDRAM_input_efifo_module:the_test_SDRAM_input_efifo_module"   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_RGB_Resampler:rgb_resampler"                                                                                                                ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Pixel_Buffer:pixel_buffer"                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; stream_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Onchip_Memory:onchip_memory" ;
+--------+-------+----------+------------------------------------------+
; Port   ; Type  ; Severity ; Details                                  ;
+--------+-------+----------+------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                             ;
+--------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic"                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_JTAG:jtag"                                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo"                                                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Char_Buffer:char_buffer"                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; stream_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_CPU:cpu"           ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0|test_Alpha_Blender:alpha_blender"                                                                                                                ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; background_empty ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; foreground_empty ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; output_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test:u0"                                                                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_reset_n ; Input  ; Info     ; Stuck at GND                                                                        ;
; vga_SYNC      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3562                        ;
;     CLR               ; 757                         ;
;     CLR SCLR          ; 7                           ;
;     CLR SLD           ; 21                          ;
;     ENA               ; 245                         ;
;     ENA CLR           ; 1380                        ;
;     ENA CLR SCLR      ; 192                         ;
;     ENA CLR SCLR SLD  ; 43                          ;
;     ENA CLR SLD       ; 268                         ;
;     ENA SCLR          ; 271                         ;
;     ENA SCLR SLD      ; 49                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 39                          ;
;     SLD               ; 37                          ;
;     plain             ; 244                         ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 3419                        ;
;     arith             ; 323                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 191                         ;
;         2 data inputs ; 94                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 22                          ;
;         7 data inputs ; 22                          ;
;     normal            ; 3067                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 46                          ;
;         2 data inputs ; 440                         ;
;         3 data inputs ; 527                         ;
;         4 data inputs ; 583                         ;
;         5 data inputs ; 719                         ;
;         6 data inputs ; 748                         ;
;     shared            ; 7                           ;
;         2 data inputs ; 7                           ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 176                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 373                         ;
;                       ;                             ;
; Max LUT depth         ; 10.10                       ;
; Average LUT depth     ; 2.87                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 134                                      ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 133                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 31                                       ;
;         3 data inputs ; 26                                       ;
;         4 data inputs ; 17                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 29                                       ;
; boundary_port         ; 191                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.62                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:09     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Feb 22 18:36:40 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off partyBox -c partyBox
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/test.v
    Info (12023): Found entity 1: test File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_irq_mapper.sv
    Info (12023): Found entity 1: test_irq_mapper File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0.v
    Info (12023): Found entity 1: test_mm_interconnect_0 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: test_mm_interconnect_0_avalon_st_adapter_005 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: test_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: test_mm_interconnect_0_avalon_st_adapter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_rsp_mux_002 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_rsp_mux_001 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_rsp_mux File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_006.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_rsp_demux_006 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_006.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_005.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_rsp_demux_005 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_rsp_demux_003 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_rsp_demux_001 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_rsp_demux File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_006.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_cmd_mux_006 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_006.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_005.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_cmd_mux_005 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_005.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_cmd_mux_003 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_cmd_mux_001 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_cmd_mux File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_cmd_demux_002 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_cmd_demux_001 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_cmd_demux File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_010.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_router_010_default_decode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_010.sv Line: 45
    Info (12023): Found entity 2: test_mm_interconnect_0_router_010 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_010.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_router_009_default_decode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: test_mm_interconnect_0_router_009 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_router_008_default_decode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: test_mm_interconnect_0_router_008 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_router_006_default_decode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: test_mm_interconnect_0_router_006 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_router_004_default_decode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: test_mm_interconnect_0_router_004 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_router_003_default_decode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: test_mm_interconnect_0_router_003 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_router_002_default_decode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: test_mm_interconnect_0_router_002 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_router_001_default_decode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: test_mm_interconnect_0_router_001 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: test_mm_interconnect_0_router_default_decode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: test_mm_interconnect_0_router File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_video_clk.v
    Info (12023): Found entity 1: test_Video_Clk File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_video_clk_video_pll.v
    Info (12023): Found entity 1: test_Video_Clk_video_pll File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk_video_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_vga_controller.v
    Info (12023): Found entity 1: test_VGA_Controller File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_VGA_Controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_sys_clk.v
    Info (12023): Found entity 1: test_Sys_Clk File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_sys_clk_sys_pll.v
    Info (12023): Found entity 1: test_Sys_Clk_sys_pll File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk_sys_pll.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_sdram.v
    Info (12023): Found entity 1: test_SDRAM_input_efifo_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v Line: 21
    Info (12023): Found entity 2: test_SDRAM File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_rgb_resampler.v
    Info (12023): Found entity 1: test_RGB_Resampler File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_RGB_Resampler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_pixel_buffer.v
    Info (12023): Found entity 1: test_Pixel_Buffer File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Pixel_Buffer.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_onchip_memory.v
    Info (12023): Found entity 1: test_Onchip_Memory File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Onchip_Memory.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file test/synthesis/submodules/test_jtag.v
    Info (12023): Found entity 1: test_JTAG_sim_scfifo_w File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 21
    Info (12023): Found entity 2: test_JTAG_scfifo_w File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 78
    Info (12023): Found entity 3: test_JTAG_sim_scfifo_r File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 164
    Info (12023): Found entity 4: test_JTAG_scfifo_r File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 243
    Info (12023): Found entity 5: test_JTAG File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_dual_clock_fifo.v
    Info (12023): Found entity 1: test_Dual_Clock_FIFO File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Dual_Clock_FIFO.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_video_128_character_rom.v
    Info (12023): Found entity 1: altera_up_video_128_character_rom File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_128_character_rom.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_video_fb_color_rom.v
    Info (12023): Found entity 1: altera_up_video_fb_color_rom File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_fb_color_rom.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_char_buffer.v
    Info (12023): Found entity 1: test_Char_Buffer File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Char_Buffer.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu.v
    Info (12023): Found entity 1: test_CPU File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file test/synthesis/submodules/test_cpu_cpu.v
    Info (12023): Found entity 1: test_CPU_cpu_ic_data_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 21
    Info (12023): Found entity 2: test_CPU_cpu_ic_tag_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 89
    Info (12023): Found entity 3: test_CPU_cpu_bht_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 158
    Info (12023): Found entity 4: test_CPU_cpu_register_bank_a_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 227
    Info (12023): Found entity 5: test_CPU_cpu_register_bank_b_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 293
    Info (12023): Found entity 6: test_CPU_cpu_dc_tag_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 359
    Info (12023): Found entity 7: test_CPU_cpu_dc_data_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 425
    Info (12023): Found entity 8: test_CPU_cpu_dc_victim_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 494
    Info (12023): Found entity 9: test_CPU_cpu_nios2_oci_debug File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 562
    Info (12023): Found entity 10: test_CPU_cpu_nios2_oci_break File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 708
    Info (12023): Found entity 11: test_CPU_cpu_nios2_oci_xbrk File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1001
    Info (12023): Found entity 12: test_CPU_cpu_nios2_oci_dbrk File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1262
    Info (12023): Found entity 13: test_CPU_cpu_nios2_oci_itrace File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1451
    Info (12023): Found entity 14: test_CPU_cpu_nios2_oci_td_mode File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1634
    Info (12023): Found entity 15: test_CPU_cpu_nios2_oci_dtrace File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1702
    Info (12023): Found entity 16: test_CPU_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1784
    Info (12023): Found entity 17: test_CPU_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1856
    Info (12023): Found entity 18: test_CPU_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1899
    Info (12023): Found entity 19: test_CPU_cpu_nios2_oci_fifo File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1946
    Info (12023): Found entity 20: test_CPU_cpu_nios2_oci_pib File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2432
    Info (12023): Found entity 21: test_CPU_cpu_nios2_oci_im File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2455
    Info (12023): Found entity 22: test_CPU_cpu_nios2_performance_monitors File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2525
    Info (12023): Found entity 23: test_CPU_cpu_nios2_avalon_reg File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2542
    Info (12023): Found entity 24: test_CPU_cpu_ociram_sp_ram_module File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2635
    Info (12023): Found entity 25: test_CPU_cpu_nios2_ocimem File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2700
    Info (12023): Found entity 26: test_CPU_cpu_nios2_oci File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2881
    Info (12023): Found entity 27: test_CPU_cpu File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: test_CPU_cpu_debug_slave_sysclk File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: test_CPU_cpu_debug_slave_tck File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: test_CPU_cpu_debug_slave_wrapper File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: test_CPU_cpu_mult_cell File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: test_CPU_cpu_test_bench File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_video_alpha_blender_normal.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_normal File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_alpha_blender_normal.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_up_video_alpha_blender_simple.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_simple File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_alpha_blender_simple.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_alpha_blender.v
    Info (12023): Found entity 1: test_Alpha_Blender File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Alpha_Blender.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file partybox.sv
    Info (12023): Found entity 1: partyBox File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at partyBox.sv(88): created implicit net for "VGA_SYNC" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 88
Warning (10037): Verilog HDL or VHDL warning at test_SDRAM.v(318): conditional expression evaluates to a constant File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at test_SDRAM.v(328): conditional expression evaluates to a constant File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at test_SDRAM.v(338): conditional expression evaluates to a constant File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at test_SDRAM.v(682): conditional expression evaluates to a constant File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v Line: 682
Info (12127): Elaborating entity "partyBox" for the top level hierarchy
Warning (10034): Output port "LEDR" at partyBox.sv(6) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
Warning (10034): Output port "HEX0" at partyBox.sv(7) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
Warning (10034): Output port "HEX1" at partyBox.sv(8) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
Warning (10034): Output port "HEX2" at partyBox.sv(9) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
Warning (10034): Output port "HEX3" at partyBox.sv(10) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
Warning (10034): Output port "HEX4" at partyBox.sv(11) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
Warning (10034): Output port "HEX5" at partyBox.sv(12) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
Warning (10034): Output port "DRAM_CLK" at partyBox.sv(15) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 15
Warning (10034): Output port "VGA_SYNC_N" at partyBox.sv(32) has no driver File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 32
Info (12128): Elaborating entity "test" for hierarchy "test:u0" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 92
Info (12128): Elaborating entity "test_Alpha_Blender" for hierarchy "test:u0|test_Alpha_Blender:alpha_blender" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 160
Info (12128): Elaborating entity "altera_up_video_alpha_blender_simple" for hierarchy "test:u0|test_Alpha_Blender:alpha_blender|altera_up_video_alpha_blender_simple:alpha_blender" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Alpha_Blender.v Line: 177
Info (12128): Elaborating entity "test_CPU" for hierarchy "test:u0|test_CPU:cpu" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 191
Info (12128): Elaborating entity "test_CPU_cpu" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU.v Line: 69
Info (12128): Elaborating entity "test_CPU_cpu_test_bench" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_test_bench:the_test_CPU_cpu_test_bench" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 5972
Info (12128): Elaborating entity "test_CPU_cpu_ic_data_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 6974
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_data_module:test_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_ic_tag_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 7040
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qgj1.tdf
    Info (12023): Found entity 1: altsyncram_qgj1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_qgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qgj1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_ic_tag_module:test_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_qgj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_bht_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 7238
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_bht_module:test_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_register_bank_a_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 8195
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_a_module:test_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_register_bank_b_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_register_bank_b_module:test_CPU_cpu_register_bank_b" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 8213
Info (12128): Elaborating entity "test_CPU_cpu_mult_cell" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 8798
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altera_mult_add_37p2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_mult_cell:the_test_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "test_CPU_cpu_dc_tag_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 9220
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf
    Info (12023): Found entity 1: altsyncram_jpi1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_jpi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jpi1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_tag_module:test_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_dc_data_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 9286
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_data_module:test_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_dc_victim_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 9398
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_dc_victim_module:test_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 10151
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_debug" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_debug:the_test_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 632
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_break" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_break:the_test_CPU_cpu_nios2_oci_break" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3128
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_xbrk" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_xbrk:the_test_CPU_cpu_nios2_oci_xbrk" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3151
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_dbrk" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dbrk:the_test_CPU_cpu_nios2_oci_dbrk" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3178
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_itrace" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_itrace:the_test_CPU_cpu_nios2_oci_itrace" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3216
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_dtrace" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dtrace:the_test_CPU_cpu_nios2_oci_dtrace" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3231
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_td_mode" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_dtrace:the_test_CPU_cpu_nios2_oci_dtrace|test_CPU_cpu_nios2_oci_td_mode:test_CPU_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 1752
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_fifo" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3246
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo|test_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_test_CPU_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2065
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo|test_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_test_CPU_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2074
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_fifo:the_test_CPU_cpu_nios2_oci_fifo|test_CPU_cpu_nios2_oci_fifo_cnt_inc:the_test_CPU_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2083
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_pib" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_pib:the_test_CPU_cpu_nios2_oci_pib" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3251
Info (12128): Elaborating entity "test_CPU_cpu_nios2_oci_im" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_oci_im:the_test_CPU_cpu_nios2_oci_im" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3265
Info (12128): Elaborating entity "test_CPU_cpu_nios2_avalon_reg" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_avalon_reg:the_test_CPU_cpu_nios2_avalon_reg" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3284
Info (12128): Elaborating entity "test_CPU_cpu_nios2_ocimem" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3304
Info (12128): Elaborating entity "test_CPU_cpu_ociram_sp_ram_module" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_nios2_ocimem:the_test_CPU_cpu_nios2_ocimem|test_CPU_cpu_ociram_sp_ram_module:test_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_CPU_cpu_debug_slave_wrapper" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3406
Info (12128): Elaborating entity "test_CPU_cpu_debug_slave_tck" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_tck:the_test_CPU_cpu_debug_slave_tck" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "test_CPU_cpu_debug_slave_sysclk" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|test_CPU_cpu_debug_slave_sysclk:the_test_CPU_cpu_debug_slave_sysclk" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:test_CPU_cpu_debug_slave_phy" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:test_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:test_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "test:u0|test_CPU:cpu|test_CPU_cpu:cpu|test_CPU_cpu_nios2_oci:the_test_CPU_cpu_nios2_oci|test_CPU_cpu_debug_slave_wrapper:the_test_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:test_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "test_Char_Buffer" for hierarchy "test:u0|test_Char_Buffer:char_buffer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 216
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Char_Buffer.v Line: 360
Info (12130): Elaborated megafunction instantiation "test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Char_Buffer.v Line: 360
Info (12133): Instantiated megafunction "test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Char_Buffer.v Line: 360
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6dd2.tdf
    Info (12023): Found entity 1: altsyncram_6dd2 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_6dd2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6dd2" for hierarchy "test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_up_video_128_character_rom" for hierarchy "test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Char_Buffer.v Line: 401
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_128_character_rom.v Line: 127
Info (12130): Elaborated megafunction instantiation "test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_128_character_rom.v Line: 127
Info (12133): Instantiated megafunction "test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_video_128_character_rom.v Line: 127
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "altera_up_video_char_mode_rom_128.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ggo1.tdf
    Info (12023): Found entity 1: altsyncram_ggo1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_ggo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ggo1" for hierarchy "test:u0|test_Char_Buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_ggo1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "test_Dual_Clock_FIFO" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 233
Info (12128): Elaborating entity "dcfifo" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Dual_Clock_FIFO.v Line: 155
Info (12130): Elaborated megafunction instantiation "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Dual_Clock_FIFO.v Line: 155
Info (12133): Instantiated megafunction "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Dual_Clock_FIFO.v Line: 155
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf
    Info (12023): Found entity 1: dcfifo_73q1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_73q1" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf
    Info (12023): Found entity 1: a_gray2bin_f9b File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_gray2bin_f9b.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_f9b" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf
    Info (12023): Found entity 1: a_graycounter_cg6 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_graycounter_cg6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_cg6" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf
    Info (12023): Found entity 1: a_graycounter_8ub File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_graycounter_8ub.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_8ub" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf
    Info (12023): Found entity 1: altsyncram_3b81 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3b81" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/alt_synch_pipe_g9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dffpipe_1v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/alt_synch_pipe_g9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dffpipe_0v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/alt_synch_pipe_h9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dffpipe_2v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/alt_synch_pipe_h9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf
    Info (12023): Found entity 1: cmpr_su5 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cmpr_su5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_su5" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|cmpr_su5:rdempty_eq_comp1_lsb" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/mux_5r7.tdf Line: 22
Info (12128): Elaborating entity "mux_5r7" for hierarchy "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/dcfifo_73q1.tdf Line: 92
Info (12128): Elaborating entity "test_JTAG" for hierarchy "test:u0|test_JTAG:jtag" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 246
Info (12128): Elaborating entity "test_JTAG_scfifo_w" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 139
Info (12130): Elaborated megafunction instantiation "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 139
Info (12133): Instantiated megafunction "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_w:the_test_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "test_JTAG_scfifo_r" for hierarchy "test:u0|test_JTAG:jtag|test_JTAG_scfifo_r:the_test_JTAG_scfifo_r" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 569
Info (12130): Elaborated megafunction instantiation "test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 569
Info (12133): Instantiated megafunction "test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_JTAG.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "test:u0|test_JTAG:jtag|alt_jtag_atlantic:test_JTAG_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "test_Onchip_Memory" for hierarchy "test:u0|test_Onchip_Memory:onchip_memory" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 260
Info (12128): Elaborating entity "altsyncram" for hierarchy "test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Onchip_Memory.v Line: 69
Info (12130): Elaborated megafunction instantiation "test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Onchip_Memory.v Line: 69
Info (12133): Instantiated megafunction "test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Onchip_Memory.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "test_Onchip_Memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "10240"
    Info (12134): Parameter "numwords_a" = "10240"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pum1.tdf
    Info (12023): Found entity 1: altsyncram_pum1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_pum1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_pum1" for hierarchy "test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|decode_5la:decode3" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_pum1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "test:u0|test_Onchip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|mux_2hb:mux2" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_pum1.tdf Line: 44
Info (12128): Elaborating entity "test_Pixel_Buffer" for hierarchy "test:u0|test_Pixel_Buffer:pixel_buffer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 282
Warning (10230): Verilog HDL assignment warning at test_Pixel_Buffer.v(237): truncated value with size 32 to match size of target (16) File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Pixel_Buffer.v Line: 237
Warning (10230): Verilog HDL assignment warning at test_Pixel_Buffer.v(238): truncated value with size 32 to match size of target (16) File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Pixel_Buffer.v Line: 238
Warning (10230): Verilog HDL assignment warning at test_Pixel_Buffer.v(243): truncated value with size 32 to match size of target (8) File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Pixel_Buffer.v Line: 243
Warning (10230): Verilog HDL assignment warning at test_Pixel_Buffer.v(244): truncated value with size 32 to match size of target (8) File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Pixel_Buffer.v Line: 244
Warning (10230): Verilog HDL assignment warning at test_Pixel_Buffer.v(324): truncated value with size 32 to match size of target (10) File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Pixel_Buffer.v Line: 324
Warning (10230): Verilog HDL assignment warning at test_Pixel_Buffer.v(338): truncated value with size 32 to match size of target (9) File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Pixel_Buffer.v Line: 338
Info (12128): Elaborating entity "scfifo" for hierarchy "test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Pixel_Buffer.v Line: 396
Info (12130): Elaborated megafunction instantiation "test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Pixel_Buffer.v Line: 396
Info (12133): Instantiated megafunction "test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Pixel_Buffer.v Line: 396
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "32"
    Info (12134): Parameter "almost_full_value" = "96"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1bg1.tdf
    Info (12023): Found entity 1: scfifo_1bg1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/scfifo_1bg1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_1bg1" for hierarchy "test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_m2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_m2a1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_m2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_m2a1" for hierarchy "test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/scfifo_1bg1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f3i1.tdf
    Info (12023): Found entity 1: altsyncram_f3i1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_f3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f3i1" for hierarchy "test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_m2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_m2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_m2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_m2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_m2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/a_dpfifo_m2a1.tdf Line: 58
Info (12128): Elaborating entity "test_RGB_Resampler" for hierarchy "test:u0|test_RGB_Resampler:rgb_resampler" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 299
Warning (10036): Verilog HDL or VHDL warning at test_RGB_Resampler.v(118): object "a" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_RGB_Resampler.v Line: 118
Info (12128): Elaborating entity "test_SDRAM" for hierarchy "test:u0|test_SDRAM:sdram" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 322
Info (12128): Elaborating entity "test_SDRAM_input_efifo_module" for hierarchy "test:u0|test_SDRAM:sdram|test_SDRAM_input_efifo_module:the_test_SDRAM_input_efifo_module" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_SDRAM.v Line: 298
Info (12128): Elaborating entity "test_Sys_Clk" for hierarchy "test:u0|test_Sys_Clk:sys_clk" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 330
Info (12128): Elaborating entity "test_Sys_Clk_sys_pll" for hierarchy "test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "test:u0|test_Sys_Clk:sys_clk|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Sys_Clk.v Line: 30
Info (12128): Elaborating entity "test_VGA_Controller" for hierarchy "test:u0|test_VGA_Controller:vga_controller" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 348
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "test:u0|test_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_VGA_Controller.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "test_Video_Clk" for hierarchy "test:u0|test_Video_Clk:video_clk" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 355
Info (12128): Elaborating entity "test_Video_Clk_video_pll" for hierarchy "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk_video_pll.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk_video_pll.v Line: 91
Info (12133): Instantiated megafunction "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Video_Clk_video_pll.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "33.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "test_mm_interconnect_0" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 437
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pixel_buffer_avalon_pixel_dma_master_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 993
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1053
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1113
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_buffer_slave_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1177
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:char_buffer_avalon_char_control_slave_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1241
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1369
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1433
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1497
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1561
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1625
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_agent" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1706
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1787
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1868
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1952
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_agent_rsp_fifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 1993
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2077
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:char_buffer_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_agent_rsp_fifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2118
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2577
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2618
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2659
Info (12128): Elaborating entity "test_mm_interconnect_0_router" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2925
Info (12128): Elaborating entity "test_mm_interconnect_0_router_default_decode" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router:router|test_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "test_mm_interconnect_0_router_001" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2941
Info (12128): Elaborating entity "test_mm_interconnect_0_router_001_default_decode" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_001:router_001|test_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_001.sv Line: 191
Info (12128): Elaborating entity "test_mm_interconnect_0_router_002" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_002" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2957
Info (12128): Elaborating entity "test_mm_interconnect_0_router_002_default_decode" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_002:router_002|test_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_002.sv Line: 182
Info (12128): Elaborating entity "test_mm_interconnect_0_router_003" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_003:router_003" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2973
Info (12128): Elaborating entity "test_mm_interconnect_0_router_003_default_decode" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_003:router_003|test_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "test_mm_interconnect_0_router_004" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_004:router_004" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 2989
Info (12128): Elaborating entity "test_mm_interconnect_0_router_004_default_decode" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_004:router_004|test_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "test_mm_interconnect_0_router_006" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_006:router_006" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3021
Info (12128): Elaborating entity "test_mm_interconnect_0_router_006_default_decode" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_006:router_006|test_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "test_mm_interconnect_0_router_008" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_008:router_008" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3053
Info (12128): Elaborating entity "test_mm_interconnect_0_router_008_default_decode" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_008:router_008|test_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "test_mm_interconnect_0_router_009" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_009:router_009" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3069
Info (12128): Elaborating entity "test_mm_interconnect_0_router_009_default_decode" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_009:router_009|test_mm_interconnect_0_router_009_default_decode:the_default_decode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_009.sv Line: 173
Info (12128): Elaborating entity "test_mm_interconnect_0_router_010" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_010:router_010" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3085
Info (12128): Elaborating entity "test_mm_interconnect_0_router_010_default_decode" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_router_010:router_010|test_mm_interconnect_0_router_010_default_decode:the_default_decode" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_router_010.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pixel_buffer_avalon_pixel_dma_master_limiter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3135
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3185
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:char_buffer_avalon_char_buffer_slave_burst_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3285
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:char_buffer_avalon_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3335
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "test_mm_interconnect_0_cmd_demux" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3382
Info (12128): Elaborating entity "test_mm_interconnect_0_cmd_demux_001" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3441
Info (12128): Elaborating entity "test_mm_interconnect_0_cmd_demux_002" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3476
Info (12128): Elaborating entity "test_mm_interconnect_0_cmd_mux" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3499
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "test_mm_interconnect_0_cmd_mux_001" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3522
Info (12128): Elaborating entity "test_mm_interconnect_0_cmd_mux_003" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3574
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_003.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "test_mm_interconnect_0_cmd_mux_005" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_005:cmd_mux_005" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3632
Info (12128): Elaborating entity "test_mm_interconnect_0_cmd_mux_006" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_cmd_mux_006:cmd_mux_006" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3649
Info (12128): Elaborating entity "test_mm_interconnect_0_rsp_demux" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3695
Info (12128): Elaborating entity "test_mm_interconnect_0_rsp_demux_001" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3718
Info (12128): Elaborating entity "test_mm_interconnect_0_rsp_demux_003" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3770
Info (12128): Elaborating entity "test_mm_interconnect_0_rsp_demux_005" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_005:rsp_demux_005" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3828
Info (12128): Elaborating entity "test_mm_interconnect_0_rsp_demux_006" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_demux_006:rsp_demux_006" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3845
Info (12128): Elaborating entity "test_mm_interconnect_0_rsp_mux" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3915
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "test_mm_interconnect_0_rsp_mux_001" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 3974
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "test_mm_interconnect_0_rsp_mux_002" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4009
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_002.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_char_buffer_avalon_char_control_slave_cmd_width_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4075
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_pixel_dma_master_to_sdram_s1_cmd_width_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4339
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_avalon_char_buffer_slave_cmd_width_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4405
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4471
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4603
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_avalon_char_control_slave_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4669
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_pixel_buffer_avalon_pixel_dma_master_rsp_width_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4933
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 4999
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 5099
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 5201
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 5235
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "test_mm_interconnect_0_avalon_st_adapter" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 5298
Info (12128): Elaborating entity "test_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "test_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 5327
Info (12128): Elaborating entity "test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|test_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "test_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0.v Line: 5443
Info (12128): Elaborating entity "test_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "test:u0|test_mm_interconnect_0:mm_interconnect_0|test_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|test_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "test_irq_mapper" for hierarchy "test:u0|test_irq_mapper:irq_mapper" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 444
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "test:u0|altera_reset_controller:rst_controller" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 507
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "test:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "test:u0|altera_reset_controller:rst_controller_001" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 570
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "test:u0|altera_reset_controller:rst_controller_002" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/test.v Line: 633
Warning (12030): Port "q_b" on the entity instantiation of "Char_Buffer_Memory" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_Char_Buffer.v Line: 360
Warning (12020): Port "jdo" on the entity instantiation of "the_test_CPU_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/test/synthesis/submodules/test_CPU_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.02.22.18:37:14 Progress: Loading sld76ff8c70/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld76ff8c70/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/ip/sld76ff8c70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "test:u0|test_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[9]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_f3i1.tdf Line: 307
        Warning (14320): Synthesized away node "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[1]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 69
        Warning (14320): Synthesized away node "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[2]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 99
        Warning (14320): Synthesized away node "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[3]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 129
        Warning (14320): Synthesized away node "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[12]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 399
        Warning (14320): Synthesized away node "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[13]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 429
        Warning (14320): Synthesized away node "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[22]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 699
        Warning (14320): Synthesized away node "test:u0|test_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|q_b[23]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_3b81.tdf Line: 729
        Warning (14320): Synthesized away node "test:u0|test_Char_Buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated|q_a[7]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_6dd2.tdf Line: 315
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "test:u0|test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/db/altsyncram_40n1.tdf Line: 27
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 6
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 7
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 8
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 9
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 10
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 11
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 12
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 15
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 16
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 32
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 558 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 24 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/output_files/partyBox.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance test:u0|test_Sys_Clk:sys_clk|test_Sys_Clk_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance test:u0|test_Video_Clk:video_clk|test_Video_Clk_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 4
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 4
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 4
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/partyBox.sv Line: 5
Info (21057): Implemented 6434 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 105 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 5913 logic cells
    Info (21064): Implemented 373 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 154 warnings
    Info: Peak virtual memory: 5121 megabytes
    Info: Processing ended: Wed Feb 22 18:37:40 2023
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:01:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/kolto/Desktop/CPEN_391/l2a-01-triviasoc/nios-party/output_files/partyBox.map.smsg.


