/* Generated by Yosys 0.26+53 (git sha1 8216b23fb, clang 14.0.0-1ubuntu1 -fPIC -Os) */

module async_up_down(in_bias, in_inn, out_adc);
  input in_bias;
  wire in_bias;
  input in_inn;
  wire in_inn;
  output out_adc;
  wire out_adc;
  wire ring_adc;
  COMPARATOR one_bit_adc (
    .BIAS(in_bias),
    .INN(in_inn),
    .INP(ring_adc),
    .OUT(out_adc)
  );
  RING_OSCILLATOR ring_osc (
    .INP(ring_adc)
  );
endmodule
