\hypertarget{group___s_d_m_m_c___l_l___register}{}\section{Bits And Addresses Definitions}
\label{group___s_d_m_m_c___l_l___register}\index{Bits And Addresses Definitions@{Bits And Addresses Definitions}}


S\+D\+M\+M\+C\+\_\+\+LL registers bit address in the alias region.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries C\+L\+K\+C\+R\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}
\item 
\#define {\bfseries D\+C\+T\+R\+L\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}
\item 
\#define {\bfseries C\+M\+D\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}
\item 
\mbox{\Hypertarget{group___s_d_m_m_c___l_l___register_gab3ae3e809aeb9833ca29bfe71a237db2}\label{group___s_d_m_m_c___l_l___register_gab3ae3e809aeb9833ca29bfe71a237db2}} 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+N\+I\+T\+\_\+\+C\+L\+K\+\_\+\+D\+IV}~((uint8\+\_\+t)0x76)
\item 
\mbox{\Hypertarget{group___s_d_m_m_c___l_l___register_ga6d9cf084f4a70a50f4b1d1010984214d}\label{group___s_d_m_m_c___l_l___register_ga6d9cf084f4a70a50f4b1d1010984214d}} 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+L\+K\+\_\+\+D\+IV}~((uint8\+\_\+t)0x0)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+D\+M\+M\+C\+\_\+\+LL registers bit address in the alias region. 



\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_d_m_m_c___l_l___register_gac8d10dd1e49ca9e8a6954146654e9a01}\label{group___s_d_m_m_c___l_l___register_gac8d10dd1e49ca9e8a6954146654e9a01}} 
\index{Bits And Addresses Definitions@{Bits And Addresses Definitions}!CLKCR\_CLEAR\_MASK@{CLKCR\_CLEAR\_MASK}}
\index{CLKCR\_CLEAR\_MASK@{CLKCR\_CLEAR\_MASK}!Bits And Addresses Definitions@{Bits And Addresses Definitions}}
\subsubsection{\texorpdfstring{CLKCR\_CLEAR\_MASK}{CLKCR\_CLEAR\_MASK}}
{\footnotesize\ttfamily \#define C\+L\+K\+C\+R\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((uint32\_t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea90a0b47f6a5cb3f973622bfb5be61b}{SDMMC\_CLKCR\_CLKDIV}}  | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0786d18e491c195c762e38f745312d}{SDMMC\_CLKCR\_PWRSAV}} |\(\backslash\)}
\DoxyCodeLine{                                             \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d168ec6bd3d9524bb9787397b8d351}{SDMMC\_CLKCR\_BYPASS}}  | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53238d15f901373c70f4948c466422c2}{SDMMC\_CLKCR\_WIDBUS}} |\(\backslash\)}
\DoxyCodeLine{                                             \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5575dd4b16e8f76db8ffa3ab84205e5}{SDMMC\_CLKCR\_NEGEDGE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73898c6efbc8f7962ba99dc8ae678473}{SDMMC\_CLKCR\_HWFC\_EN}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group___s_d_m_m_c___l_l___register_ga2325d77090e44221b07f8fba5bc9217e}\label{group___s_d_m_m_c___l_l___register_ga2325d77090e44221b07f8fba5bc9217e}} 
\index{Bits And Addresses Definitions@{Bits And Addresses Definitions}!CMD\_CLEAR\_MASK@{CMD\_CLEAR\_MASK}}
\index{CMD\_CLEAR\_MASK@{CMD\_CLEAR\_MASK}!Bits And Addresses Definitions@{Bits And Addresses Definitions}}
\subsubsection{\texorpdfstring{CMD\_CLEAR\_MASK}{CMD\_CLEAR\_MASK}}
{\footnotesize\ttfamily \#define C\+M\+D\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((uint32\_t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1c15c9588468c1302c1e4e77261653}{SDMMC\_CMD\_CMDINDEX}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d333417d67929cdd916b947323cf7e}{SDMMC\_CMD\_WAITRESP}} |\(\backslash\)}
\DoxyCodeLine{                                             \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e27932e37eb3de74eea7f9f07e689a}{SDMMC\_CMD\_WAITINT}}  | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae91836cca981d6b0fde3621876ce078}{SDMMC\_CMD\_WAITPEND}} |\(\backslash\)}
\DoxyCodeLine{                                             \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a08be5009835b5537cc75db92378bc}{SDMMC\_CMD\_CPSMEN}}   | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb2a41639369a8c17cdb7b900b645a9}{SDMMC\_CMD\_SDIOSUSPEND}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group___s_d_m_m_c___l_l___register_ga9e9fc7810b95805aeeb760bbdd87fa9b}\label{group___s_d_m_m_c___l_l___register_ga9e9fc7810b95805aeeb760bbdd87fa9b}} 
\index{Bits And Addresses Definitions@{Bits And Addresses Definitions}!DCTRL\_CLEAR\_MASK@{DCTRL\_CLEAR\_MASK}}
\index{DCTRL\_CLEAR\_MASK@{DCTRL\_CLEAR\_MASK}!Bits And Addresses Definitions@{Bits And Addresses Definitions}}
\subsubsection{\texorpdfstring{DCTRL\_CLEAR\_MASK}{DCTRL\_CLEAR\_MASK}}
{\footnotesize\ttfamily \#define D\+C\+T\+R\+L\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((uint32\_t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90892e49a5447bde575387ef238e6342}{SDMMC\_DCTRL\_DTEN}}    | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92ab89c4db40d4cec9f0f1e26c5f27d}{SDMMC\_DCTRL\_DTDIR}} |\(\backslash\)}
\DoxyCodeLine{                                             \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae043db7a31c549b3386ff112319a9cf4}{SDMMC\_DCTRL\_DTMODE}}  | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84dfb9cba5c3ad118b6379617c909ac8}{SDMMC\_DCTRL\_DBLOCKSIZE}}))}

\end{DoxyCode}
