m255
K3
13
cModel Technology
dC:\altera\13.0sp1
Et01_helloworldtb
Z0 w1696392925
Z1 dC:\Users\Hendrix\Documents\GitHub\vhdl-tutorial\T01_project
Z2 8C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T01_HelloWorldTb.vhd
Z3 FC:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T01_HelloWorldTb.vhd
l0
L1
V:AlJFK]Vh[]O=nMT1j8;V1
Z4 OV;C;10.1d;51
32
Z5 !s108 1696428727.638000
Z6 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T01_HelloWorldTb.vhd|
Z7 !s107 C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T01_HelloWorldTb.vhd|
Z8 o-work work -2002 -explicit -O0
Z9 tExplicit 1
!s100 FeIB7e`VR>VJLg2Q@`OKQ3
!i10b 1
Asim
DEx4 work 16 t01_helloworldtb 0 22 :AlJFK]Vh[]O=nMT1j8;V1
l5
L4
Vb9@4Y4eQW6^<DGOim@2Be1
R4
32
R5
R6
R7
R8
R9
!s100 J;Ebn1EFY0i<j;Um0QY[X2
!i10b 1
Et01_waitfortb
Z10 w1696395129
R1
Z11 8C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T02_WaitForTb.vhd
Z12 FC:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T02_WaitForTb.vhd
l0
L1
Vj[cRFDB5KH36G2g=zcUTW1
R4
32
Z13 !s108 1696395259.785000
Z14 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T02_WaitForTb.vhd|
Z15 !s107 C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T02_WaitForTb.vhd|
R8
R9
!s100 DH>PWodjD9A]MWeEIL42[3
!i10b 1
Asim
DEx4 work 13 t01_waitfortb 0 22 j[cRFDB5KH36G2g=zcUTW1
l5
L4
V]eOZ4>>ZQMlLMUMW0cFKZ0
R4
32
R13
R14
R15
R8
R9
!s100 OekFCW=ggb4=jZT:K]MB^1
!i10b 1
Et02_waitfortb
Z16 w1696426833
R1
R11
R12
l0
L1
VhF]`JiLF7YD1<l7AE2>Ab3
R4
32
Z17 !s108 1696428727.700000
R14
R15
R8
R9
!s100 zXR@FQ84ja;5JIT^Ke1H12
!i10b 1
Asim
DEx4 work 13 t02_waitfortb 0 22 hF]`JiLF7YD1<l7AE2>Ab3
l5
L4
V`GRIO1zh118Tdn;`Kf1Yn0
R4
32
R17
R14
R15
R8
R9
!s100 jCl[DC<9Nhi;P1_7nAI><1
!i10b 1
Et03_looptb
Z18 w1696427322
R1
Z19 8C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T03_LoopTb.vhd
Z20 FC:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T03_LoopTb.vhd
l0
L1
V0>:_;>CSL:eonH=>?YA[Z3
R4
32
Z21 !s108 1696428727.755000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T03_LoopTb.vhd|
Z23 !s107 C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T03_LoopTb.vhd|
R8
R9
!s100 C5Y3:LkR4Q[;ZAV<e54o02
!i10b 1
Asim
DEx4 work 10 t03_looptb 0 22 0>:_;>CSL:eonH=>?YA[Z3
l5
L4
V6dUb^7^MkkZTb_:i7cVkU0
R4
32
R21
R22
R23
R8
R9
!s100 ?HG9EKcAB3^5=H6mFf<I00
!i10b 1
Et04_forlooptb
Z24 w1696427568
R1
Z25 8C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T04_ForLoopTb.vhd
Z26 FC:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T04_ForLoopTb.vhd
l0
L1
Ve@^n6WS]nZfD0i^4ODPlg2
R4
32
Z27 !s108 1696428727.813000
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T04_ForLoopTb.vhd|
Z29 !s107 C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T04_ForLoopTb.vhd|
R8
R9
!s100 H`GkYa=;HjR^BbNDoT^O<2
!i10b 1
Asim
DEx4 work 13 t04_forlooptb 0 22 e@^n6WS]nZfD0i^4ODPlg2
l5
L4
VXF^GkNUzE2aA2z5HH0]2R1
R4
32
R27
R28
R29
R8
R9
!s100 z[3kiF>oijX5F`Mh@3ck[3
!i10b 1
Et05_whilelooptb
Z30 w1696429009
R1
Z31 8C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T06_SignalTb.vhd
Z32 FC:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T06_SignalTb.vhd
l0
L1
VKb;MJ6@L0C@C]eeUoZ[c=1
R4
32
Z33 !s108 1696429129.354000
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T06_SignalTb.vhd|
Z35 !s107 C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T06_SignalTb.vhd|
R8
R9
!s100 hi1X6WAeX5WX]<T1PdWnU2
!i10b 1
Asim
DEx4 work 15 t05_whilelooptb 0 22 Kb;MJ6@L0C@C]eeUoZ[c=1
l8
L4
VN@>YDT^gPY2fmz6h^4]Fd3
R4
32
R33
R34
R35
R8
R9
!s100 jWa@L=A:LB``iRLQGUD950
!i10b 1
Et06_signaltb
Z36 w1696429550
R1
R31
R32
l0
L1
V8aWaFDjHkjUFgl=eh05dM2
!s100 CAWTf]I[j;6nWbMjLoDW73
R4
32
!i10b 1
Z37 !s108 1696429552.892000
R34
Z38 !s107 C:/Users/Hendrix/Documents/GitHub/vhdl-tutorial/T06_SignalTb.vhd|
R8
R9
Asim
Z39 DEx4 work 12 t06_signaltb 0 22 8aWaFDjHkjUFgl=eh05dM2
l8
L4
V>CXaj7NoHFzE26jehLAIl1
!s100 35a20>D8nDHb4^9>zQ9kj2
R4
32
!i10b 1
R37
R34
R38
R8
R9
