# Start of hierarchical clock report



Clock table:
**************

Clock name                                             |      Clock domain             |      Parent clock                                    |      Clock type      |      Driver                                                 |      Fanout
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                 |      system_clkgroup          |       -                                              |      system          |       -                                                     |      2     
pin3_clk_16mhz                                         |      default_clkgroup         |       -                                              |      declared        |       -                                                     |      0     
main|clk_root_derived_clock                            |      default_clkgroup         |      pin3_clk_16mhz                                  |      derived         |      t:usb_pll_inst.PLLOUTCORE                              |      45    
clock_divider_2s_3s|clk_out_derived_clock              |      default_clkgroup         |      pin3_clk_16mhz                                  |      derived         |      t:clkdiv_matrix.clk_out.Q[0]                           |      12    
clock_divider_8s_25s|clk_out_derived_clock             |      default_clkgroup         |      pin3_clk_16mhz                                  |      derived         |      t:ctrl.urx.clkdiv_baudrate.clk_out.Q[0]                |      3     
clock_divider_28s_67000000s|clk_out_derived_clock      |      default_clkgroup         |      pin3_clk_16mhz                                  |      derived         |      t:mydebug.clkdiv_debug.clk_out.Q[0]                    |      0     
timeout_4s_0|un11_running_inferred_clock               |      Inferred_clkgroup_0      |       -                                              |      inferred        |      t:ctrl.urx.timeout_word.un11_running.OUT[0]            |      15    
timeout_2s_1|un68_running_inferred_clock               |      Inferred_clkgroup_1      |       -                                              |      inferred        |      t:ctrl.timeout_cmd_line_write.un68_running.OUT[0]      |      25    
matrix_scan|row_latch_inferred_clock                   |      Inferred_clkgroup_2      |       -                                              |      inferred        |      t:matscan1.row_latch_1.OUT[0]                          |      5     
fb.clk_a                                               |      default_clkgroup         |      main|clk_root_derived_clock                     |      gated           |      t:fb.clk_a.OUT[0]                                      |      24    
ctrl.un1_uart_rx_running                               |      Inferred_clkgroup_0      |      timeout_4s_0|un11_running_inferred_clock        |      gated           |      t:ctrl.un1_uart_rx_running.OUT[0]                      |      9     
ctrl.timeout_cmd_line_write.running                    |      Inferred_clkgroup_1      |      timeout_2s_1|un68_running_inferred_clock        |      gated           |      t:ctrl.timeout_cmd_line_write.running.OUT[0]           |      2     
ctrl.un1_clk_in                                        |      default_clkgroup         |      main|clk_root_derived_clock                     |      gated           |      t:ctrl.un1_clk_in.OUT[0]                               |      2     
ctrl.urx.un1_clk_baudrate                              |      default_clkgroup         |      clock_divider_8s_25s|clk_out_derived_clock      |      gated           |      t:ctrl.urx.un1_clk_baudrate.OUT[0]                     |      2     
fb_f.un1_clk_in                                        |      default_clkgroup         |      main|clk_root_derived_clock                     |      gated           |      t:fb_f.un1_clk_in.OUT[0]                               |      3     
matscan1.un1_clk_in                                    |      default_clkgroup         |      clock_divider_2s_3s|clk_out_derived_clock       |      gated           |      t:matscan1.un1_clk_in.OUT[0]                           |      2     
matscan1.row_latch_i                                   |       -                       |       -                                              |      gated           |      t:matscan1.row_latch_1.OUT[0]                          |      6     
================================================================================================================================================================================================================================================


# End of hierarchical clock report


