#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ed66926f40 .scope module, "memory_test" "memory_test" 2 3;
 .timescale 0 0;
P_000001ed66a16ad0 .param/l "AWIDTH" 1 2 5, +C4<00000000000000000000000000000101>;
P_000001ed66a16b08 .param/l "DWIDTH" 1 2 6, +C4<00000000000000000000000000001000>;
v000001ed66996190_0 .var "addr", 4 0;
v000001ed66996410_0 .var "clk", 0 0;
RS_000001ed66945128 .resolv tri, v000001ed66996d70_0, L_000001ed66996690;
v000001ed66996370_0 .net8 "data", 7 0, RS_000001ed66945128;  2 drivers
v000001ed66996eb0_0 .var "rd", 0 0;
v000001ed66996d70_0 .var "rdata", 7 0;
v000001ed66996af0_0 .var "wr", 0 0;
S_000001ed66926820 .scope begin, "TEST" "TEST" 2 46, 2 46 0, S_000001ed66926f40;
 .timescale 0 0;
v000001ed66926e00_0 .var "addr", 4 0;
v000001ed66a16960_0 .var "data", 7 0;
E_000001ed66929e80 .event negedge, v000001ed66a18f20_0;
S_000001ed66a163b0 .scope task, "expect" "expect" 2 31, 2 31 0, S_000001ed66926f40;
 .timescale 0 0;
v000001ed66a16cd0_0 .var "exp_data", 7 0;
TD_memory_test.expect ;
    %load/vec4 v000001ed66996370_0;
    %load/vec4 v000001ed66a16cd0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 34 "$display", "TEST FAILED" {0 0 0};
    %vpi_call 2 35 "$display", "At time %0d addr=%b data=%b", $time, v000001ed66996190_0, v000001ed66996370_0 {0 0 0};
    %vpi_call 2 36 "$display", "data should be %b", v000001ed66a16cd0_0 {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 40 "$display", "At time %0d addr=%b data=%b", $time, v000001ed66996190_0, v000001ed66996370_0 {0 0 0};
T_0.1 ;
    %end;
S_000001ed66a16540 .scope module, "memory_inst" "memory" 2 22, 3 1 0, S_000001ed66926f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr";
    .port_info 2 /INPUT 1 "rd";
    .port_info 3 /INPUT 5 "addr";
    .port_info 4 /INOUT 8 "data";
P_000001ed66a1ca80 .param/l "AWIDTH" 0 3 3, +C4<00000000000000000000000000000101>;
P_000001ed66a1cab8 .param/l "DWIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v000001ed66a166d0_0 .net *"_ivl_0", 7 0, L_000001ed66996f50;  1 drivers
v000001ed66a16770_0 .net *"_ivl_2", 6 0, L_000001ed669965f0;  1 drivers
L_000001ed66997018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed669269b0_0 .net *"_ivl_5", 1 0, L_000001ed66997018;  1 drivers
o000001ed66945098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001ed66926a50_0 name=_ivl_6
v000001ed66a18e80_0 .net "addr", 4 0, v000001ed66996190_0;  1 drivers
v000001ed66a18f20_0 .net "clk", 0 0, v000001ed66996410_0;  1 drivers
v000001ed6692ab70_0 .net8 "data", 7 0, RS_000001ed66945128;  alias, 2 drivers
v000001ed6692ac10 .array "memo", 31 0, 7 0;
v000001ed6692acb0_0 .net "rd", 0 0, v000001ed66996eb0_0;  1 drivers
v000001ed66996a50_0 .net "wr", 0 0, v000001ed66996af0_0;  1 drivers
E_000001ed6692a380 .event posedge, v000001ed66a18f20_0;
L_000001ed66996f50 .array/port v000001ed6692ac10, L_000001ed669965f0;
L_000001ed669965f0 .concat [ 5 2 0 0], v000001ed66996190_0, L_000001ed66997018;
L_000001ed66996690 .functor MUXZ 8, o000001ed66945098, L_000001ed66996f50, v000001ed66996eb0_0, C4<>;
    .scope S_000001ed66a16540;
T_1 ;
    %wait E_000001ed6692a380;
    %load/vec4 v000001ed66996a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001ed6692ab70_0;
    %load/vec4 v000001ed66a18e80_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001ed6692ac10, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ed66926f40;
T_2 ;
    %pushi/vec4 67, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed66996410_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed66996410_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
    .scope S_000001ed66926f40;
T_3 ;
    %wait E_000001ed66929e80;
    %fork t_1, S_000001ed66926820;
    %jmp t_0;
    .scope S_000001ed66926820;
t_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ed66926e00_0, 0, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001ed66a16960_0, 0, 8;
    %vpi_call 2 50 "$display", "Writing addr=%b data=%b", v000001ed66926e00_0, v000001ed66a16960_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed66996af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed66996eb0_0, 0, 1;
    %load/vec4 v000001ed66926e00_0;
    %store/vec4 v000001ed66996190_0, 0, 5;
    %load/vec4 v000001ed66a16960_0;
    %store/vec4 v000001ed66996d70_0, 0, 8;
    %wait E_000001ed66929e80;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000001ed66926e00_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ed66a16960_0, 0, 8;
    %vpi_call 2 53 "$display", "Writing addr=%b data=%b", v000001ed66926e00_0, v000001ed66a16960_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed66996af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed66996eb0_0, 0, 1;
    %load/vec4 v000001ed66926e00_0;
    %store/vec4 v000001ed66996190_0, 0, 5;
    %load/vec4 v000001ed66a16960_0;
    %store/vec4 v000001ed66996d70_0, 0, 8;
    %wait E_000001ed66929e80;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ed66926e00_0, 0, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001ed66a16960_0, 0, 8;
    %vpi_call 2 56 "$display", "Reading addr=%b data=%b", v000001ed66926e00_0, v000001ed66a16960_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed66996af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed66996eb0_0, 0, 1;
    %load/vec4 v000001ed66926e00_0;
    %store/vec4 v000001ed66996190_0, 0, 5;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000001ed66996d70_0, 0, 8;
    %wait E_000001ed66929e80;
    %load/vec4 v000001ed66a16960_0;
    %store/vec4 v000001ed66a16cd0_0, 0, 8;
    %fork TD_memory_test.expect, S_000001ed66a163b0;
    %join;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000001ed66926e00_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ed66a16960_0, 0, 8;
    %vpi_call 2 59 "$display", "Reading addr=%b data=%b", v000001ed66926e00_0, v000001ed66a16960_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed66996af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed66996eb0_0, 0, 1;
    %load/vec4 v000001ed66926e00_0;
    %store/vec4 v000001ed66996190_0, 0, 5;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000001ed66996d70_0, 0, 8;
    %wait E_000001ed66929e80;
    %load/vec4 v000001ed66a16960_0;
    %store/vec4 v000001ed66a16cd0_0, 0, 8;
    %fork TD_memory_test.expect, S_000001ed66a163b0;
    %join;
    %vpi_call 2 61 "$display", "Writing ascending data to   descending addresses" {0 0 0};
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000001ed66926e00_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ed66a16960_0, 0, 8;
T_3.0 ;
    %load/vec4 v000001ed66926e00_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.1, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed66996af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed66996eb0_0, 0, 1;
    %load/vec4 v000001ed66926e00_0;
    %store/vec4 v000001ed66996190_0, 0, 5;
    %load/vec4 v000001ed66a16960_0;
    %store/vec4 v000001ed66996d70_0, 0, 8;
    %wait E_000001ed66929e80;
    %load/vec4 v000001ed66926e00_0;
    %subi 1, 0, 5;
    %store/vec4 v000001ed66926e00_0, 0, 5;
    %load/vec4 v000001ed66a16960_0;
    %addi 1, 0, 8;
    %store/vec4 v000001ed66a16960_0, 0, 8;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 68 "$display", "Reading ascending data from descending addresses" {0 0 0};
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000001ed66926e00_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ed66a16960_0, 0, 8;
T_3.2 ;
    %load/vec4 v000001ed66926e00_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed66996af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed66996eb0_0, 0, 1;
    %load/vec4 v000001ed66926e00_0;
    %store/vec4 v000001ed66996190_0, 0, 5;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000001ed66996d70_0, 0, 8;
    %wait E_000001ed66929e80;
    %load/vec4 v000001ed66a16960_0;
    %store/vec4 v000001ed66a16cd0_0, 0, 8;
    %fork TD_memory_test.expect, S_000001ed66a163b0;
    %join;
    %load/vec4 v000001ed66926e00_0;
    %subi 1, 0, 5;
    %store/vec4 v000001ed66926e00_0, 0, 5;
    %load/vec4 v000001ed66a16960_0;
    %addi 1, 0, 8;
    %store/vec4 v000001ed66a16960_0, 0, 8;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 2 75 "$display", "TEST PASSED" {0 0 0};
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .scope S_000001ed66926f40;
t_0 %join;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "memory_test.v";
    "./memory.v";
