// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "12/16/2018 09:58:14"

// 
// Device: Altera EP1C12Q240C8 Package PQFP240
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Instruction_system (
	choose,
	addr,
	result,
	inst);
input 	choose;
input 	[11:0] addr;
output 	[15:0] result;
output 	[47:0] inst;

// Design Ports Information
// addr[8]	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[9]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[10]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[11]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// result[0]	=>  Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[1]	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[2]	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[3]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[4]	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[5]	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[6]	=>  Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[7]	=>  Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[8]	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[9]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[10]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[11]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[12]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[13]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[14]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[15]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[0]	=>  Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[1]	=>  Location: PIN_200,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[2]	=>  Location: PIN_174,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[3]	=>  Location: PIN_197,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[4]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[5]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[6]	=>  Location: PIN_175,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[7]	=>  Location: PIN_194,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[8]	=>  Location: PIN_184,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[9]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[10]	=>  Location: PIN_176,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[11]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[12]	=>  Location: PIN_156,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[13]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[14]	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[15]	=>  Location: PIN_161,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[16]	=>  Location: PIN_169,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[17]	=>  Location: PIN_164,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[18]	=>  Location: PIN_185,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[19]	=>  Location: PIN_158,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[20]	=>  Location: PIN_168,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[21]	=>  Location: PIN_187,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[22]	=>  Location: PIN_163,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[23]	=>  Location: PIN_195,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[24]	=>  Location: PIN_166,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[25]	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[26]	=>  Location: PIN_162,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[27]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[28]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[29]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[30]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[31]	=>  Location: PIN_188,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[32]	=>  Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[33]	=>  Location: PIN_183,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[34]	=>  Location: PIN_196,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[35]	=>  Location: PIN_202,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[36]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[37]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[38]	=>  Location: PIN_159,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[39]	=>  Location: PIN_167,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[40]	=>  Location: PIN_193,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[41]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[42]	=>  Location: PIN_160,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[43]	=>  Location: PIN_201,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[44]	=>  Location: PIN_170,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[45]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[46]	=>  Location: PIN_186,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[47]	=>  Location: PIN_165,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// choose	=>  Location: PIN_173,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[0]	=>  Location: PIN_233,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[7]	=>  Location: PIN_240,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[6]	=>  Location: PIN_239,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[1]	=>  Location: PIN_234,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[2]	=>  Location: PIN_235,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[3]	=>  Location: PIN_236,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[4]	=>  Location: PIN_237,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[5]	=>  Location: PIN_238,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \choose~combout ;
wire \Add1~12 ;
wire \Add1~12COUT1_42 ;
wire \Add1~17 ;
wire \Add1~17COUT1_44 ;
wire \Add1~22 ;
wire \Add1~22COUT1_46 ;
wire \Add1~27 ;
wire \Add1~32 ;
wire \Add1~32COUT1_48 ;
wire \Add1~5_combout ;
wire \Add1~25_combout ;
wire \Add1~20_combout ;
wire \Add1~15_combout ;
wire \Add1~10_combout ;
wire \address[1]~5 ;
wire \address[1]~5COUT1_22 ;
wire \address[2]~7 ;
wire \address[2]~7COUT1_24 ;
wire \address[3]~9 ;
wire \address[3]~9COUT1_26 ;
wire \address[4]~11 ;
wire \Add1~30_combout ;
wire \address[5]~13 ;
wire \address[5]~13COUT1_28 ;
wire \Add1~7 ;
wire \Add1~7COUT1_50 ;
wire \Add1~0_combout ;
wire \address[6]~3 ;
wire \address[6]~3COUT1_30 ;
wire \ROM_RAM_1|decoder|Decoder0~0_combout ;
wire \ROM_RAM_1|SRAM_1|mem~22_combout ;
wire \ROM_RAM_1|SRAM_1|mem~37_combout ;
wire \ROM_RAM_1|decoder|Decoder0~3_combout ;
wire \ROM_RAM_1|decoder|Decoder0~2_combout ;
wire \ROM_RAM_1|SRAM_1|mem~23_combout ;
wire \ROM_RAM_1|SROM_2|Mux7~3_combout ;
wire \ROM_RAM_1|SROM_2|Mux7~1_combout ;
wire \ROM_RAM_1|SRAM_1|mem~24_combout ;
wire \ROM_RAM_1|SROM_2|Mux7~2_combout ;
wire \ROM_RAM_1|SROM_1|Mux4~0_combout ;
wire \ROM_RAM_1|SROM_2|Mux7~0_combout ;
wire \ROM_RAM_1|SROM_2|Mux7~4_combout ;
wire \ROM_RAM_1|decoder|Decoder0~1_combout ;
wire \ROM_RAM_1|Mux0~0_combout ;
wire \inst[0]~reg0_regout ;
wire \ROM_RAM_1|SRAM_1|mem~25_combout ;
wire \ROM_RAM_1|SRAM_1|mem~38_combout ;
wire \ROM_RAM_1|SROM_2|Mux6~1_combout ;
wire \ROM_RAM_1|SROM_2|Mux6~0_combout ;
wire \ROM_RAM_1|SROM_1|Mux4~1_combout ;
wire \ROM_RAM_1|SROM_2|Mux6~2_combout ;
wire \ROM_RAM_1|Mux1~0_combout ;
wire \inst[1]~reg0_regout ;
wire \ROM_RAM_1|SRAM_1|mem~26_combout ;
wire \ROM_RAM_1|SRAM_1|mem~39_combout ;
wire \ROM_RAM_1|SROM_2|Mux5~1_combout ;
wire \ROM_RAM_1|SROM_2|Mux5~0_combout ;
wire \ROM_RAM_1|SROM_2|Mux5~2_combout ;
wire \ROM_RAM_1|Mux2~0_combout ;
wire \inst[2]~reg0_regout ;
wire \ROM_RAM_1|SRAM_1|mem~27_combout ;
wire \ROM_RAM_1|SROM_2|Mux1~7_combout ;
wire \ROM_RAM_1|SROM_2|Mux4~2_combout ;
wire \ROM_RAM_1|SROM_2|Mux4~3_combout ;
wire \ROM_RAM_1|Mux3~0_combout ;
wire \inst[3]~reg0_regout ;
wire \ROM_RAM_1|SRAM_1|mem~28_combout ;
wire \ROM_RAM_1|SRAM_1|mem~40_combout ;
wire \ROM_RAM_1|SROM_2|Mux3~1_combout ;
wire \ROM_RAM_1|SROM_2|Mux3~0_combout ;
wire \ROM_RAM_1|SROM_2|Mux3~2_combout ;
wire \ROM_RAM_1|SROM_2|Mux3~3_combout ;
wire \ROM_RAM_1|Mux4~0_combout ;
wire \inst[4]~reg0_regout ;
wire \ROM_RAM_1|SRAM_1|mem~29_combout ;
wire \ROM_RAM_1|SRAM_1|mem~41_combout ;
wire \ROM_RAM_1|SROM_2|Mux2~0_combout ;
wire \ROM_RAM_1|SROM_2|Mux2~1_combout ;
wire \ROM_RAM_1|Mux5~0_combout ;
wire \inst[5]~reg0_regout ;
wire \ROM_RAM_1|SRAM_1|mem~30_combout ;
wire \ROM_RAM_1|SRAM_1|mem~42_combout ;
wire \ROM_RAM_1|SROM_2|Mux1~4_combout ;
wire \ROM_RAM_1|SROM_2|Mux1~5_combout ;
wire \ROM_RAM_1|SROM_2|Mux1~6_combout ;
wire \ROM_RAM_1|Mux6~0_combout ;
wire \inst[6]~reg0_regout ;
wire \ROM_RAM_1|SROM_2|Mux0~2_combout ;
wire \ROM_RAM_1|SROM_2|Mux0~3_combout ;
wire \ROM_RAM_1|Mux7~0_combout ;
wire \inst[7]~reg0_regout ;
wire \ROM_RAM_1|SRAM_1|mem~31_combout ;
wire \ROM_RAM_1|SRAM_1|mem~43_combout ;
wire \ROM_RAM_1|Mux8~0_combout ;
wire \inst[8]~reg0_regout ;
wire \ROM_RAM_1|SRAM_1|mem~32_combout ;
wire \ROM_RAM_1|SRAM_1|mem~44_combout ;
wire \ROM_RAM_1|Mux9~0_combout ;
wire \inst[9]~reg0_regout ;
wire \ROM_RAM_1|SRAM_1|mem~33_combout ;
wire \ROM_RAM_1|SRAM_1|mem~45_combout ;
wire \ROM_RAM_1|Mux10~0_combout ;
wire \inst[10]~reg0_regout ;
wire \ROM_RAM_1|SRAM_1|mem~34_combout ;
wire \ROM_RAM_1|SRAM_1|mem~46_combout ;
wire \ROM_RAM_1|SROM_1|Mux4~2_combout ;
wire \ROM_RAM_1|Mux11~0_combout ;
wire \inst[11]~reg0_regout ;
wire \ROM_RAM_1|SRAM_1|mem~35_combout ;
wire \ROM_RAM_1|SRAM_1|mem~47_combout ;
wire \ROM_RAM_1|Mux12~0_combout ;
wire \inst[12]~reg0_regout ;
wire \ROM_RAM_1|SROM_1|Mux2~0_combout ;
wire \ROM_RAM_1|Mux13~0_combout ;
wire \inst[13]~reg0_regout ;
wire \ROM_RAM_1|SRAM_1|mem~36_combout ;
wire \ROM_RAM_1|SROM_1|Mux1~1_combout ;
wire \ROM_RAM_1|SROM_1|Mux1~0_combout ;
wire \ROM_RAM_1|SROM_1|Mux1~2_combout ;
wire \ROM_RAM_1|SROM_1|Mux1~3_combout ;
wire \ROM_RAM_1|Mux14~0_combout ;
wire \inst[14]~reg0_regout ;
wire \ROM_RAM_1|SROM_1|Mux0~2_combout ;
wire \ROM_RAM_1|SROM_1|Mux0~3_combout ;
wire \inst[15]~reg0_regout ;
wire \ROM_RAM_1|Mux0~1 ;
wire \inst[16]~reg0_regout ;
wire \ROM_RAM_1|Mux1~1 ;
wire \inst[17]~reg0_regout ;
wire \ROM_RAM_1|Mux2~1 ;
wire \inst[18]~reg0_regout ;
wire \ROM_RAM_1|Mux3~1 ;
wire \inst[19]~reg0_regout ;
wire \ROM_RAM_1|Mux4~1 ;
wire \inst[20]~reg0_regout ;
wire \ROM_RAM_1|Mux5~1 ;
wire \inst[21]~reg0_regout ;
wire \ROM_RAM_1|Mux6~1 ;
wire \inst[22]~reg0_regout ;
wire \ROM_RAM_1|Mux7~1 ;
wire \inst[23]~reg0_regout ;
wire \ROM_RAM_1|Mux8~1 ;
wire \inst[24]~reg0_regout ;
wire \ROM_RAM_1|Mux9~1 ;
wire \inst[25]~reg0_regout ;
wire \ROM_RAM_1|Mux10~1 ;
wire \inst[26]~reg0_regout ;
wire \ROM_RAM_1|Mux11~1 ;
wire \inst[27]~reg0_regout ;
wire \ROM_RAM_1|Mux12~1 ;
wire \inst[28]~reg0_regout ;
wire \ROM_RAM_1|Mux13~1 ;
wire \inst[29]~reg0_regout ;
wire \ROM_RAM_1|Mux14~1 ;
wire \inst[30]~reg0_regout ;
wire \ROM_RAM_1|Mux15~0 ;
wire \inst[31]~reg0_regout ;
wire \inst[32]~reg0_regout ;
wire \inst[33]~reg0_regout ;
wire \inst[34]~reg0_regout ;
wire \inst[35]~reg0_regout ;
wire \inst[36]~reg0_regout ;
wire \inst[37]~reg0_regout ;
wire \inst[38]~reg0_regout ;
wire \inst[39]~reg0_regout ;
wire \inst[40]~reg0_regout ;
wire \inst[41]~reg0_regout ;
wire \inst[42]~reg0_regout ;
wire \inst[43]~reg0_regout ;
wire \inst[44]~reg0_regout ;
wire \inst[45]~reg0_regout ;
wire \inst[46]~reg0_regout ;
wire \inst[47]~reg0_regout ;
wire [15:0] \ROM_RAM_1|SRAM_2|dataout ;
wire [15:0] \ROM_RAM_1|SRAM_3|dataout ;
wire [15:0] \ROM_RAM_1|SRAM_1|dataout ;
wire [11:0] address;
wire [11:0] \addr~combout ;
wire [7:0] \ROM_RAM_1|SROM_2|data_out ;
wire [7:0] \ROM_RAM_1|SROM_1|data_out ;


// Location: PIN_173,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \choose~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\choose~combout ),
	.regout(),
	.padio(choose));
// synopsys translate_off
defparam \choose~I .input_async_reset = "none";
defparam \choose~I .input_power_up = "low";
defparam \choose~I .input_register_mode = "none";
defparam \choose~I .input_sync_reset = "none";
defparam \choose~I .oe_async_reset = "none";
defparam \choose~I .oe_power_up = "low";
defparam \choose~I .oe_register_mode = "none";
defparam \choose~I .oe_sync_reset = "none";
defparam \choose~I .operation_mode = "input";
defparam \choose~I .output_async_reset = "none";
defparam \choose~I .output_power_up = "low";
defparam \choose~I .output_register_mode = "none";
defparam \choose~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_239,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [6]),
	.regout(),
	.padio(addr[6]));
// synopsys translate_off
defparam \addr[6]~I .input_async_reset = "none";
defparam \addr[6]~I .input_power_up = "low";
defparam \addr[6]~I .input_register_mode = "none";
defparam \addr[6]~I .input_sync_reset = "none";
defparam \addr[6]~I .oe_async_reset = "none";
defparam \addr[6]~I .oe_power_up = "low";
defparam \addr[6]~I .oe_register_mode = "none";
defparam \addr[6]~I .oe_sync_reset = "none";
defparam \addr[6]~I .operation_mode = "input";
defparam \addr[6]~I .output_async_reset = "none";
defparam \addr[6]~I .output_power_up = "low";
defparam \addr[6]~I .output_register_mode = "none";
defparam \addr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_237,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [4]),
	.regout(),
	.padio(addr[4]));
// synopsys translate_off
defparam \addr[4]~I .input_async_reset = "none";
defparam \addr[4]~I .input_power_up = "low";
defparam \addr[4]~I .input_register_mode = "none";
defparam \addr[4]~I .input_sync_reset = "none";
defparam \addr[4]~I .oe_async_reset = "none";
defparam \addr[4]~I .oe_power_up = "low";
defparam \addr[4]~I .oe_register_mode = "none";
defparam \addr[4]~I .oe_sync_reset = "none";
defparam \addr[4]~I .operation_mode = "input";
defparam \addr[4]~I .output_async_reset = "none";
defparam \addr[4]~I .output_power_up = "low";
defparam \addr[4]~I .output_register_mode = "none";
defparam \addr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_236,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [3]),
	.regout(),
	.padio(addr[3]));
// synopsys translate_off
defparam \addr[3]~I .input_async_reset = "none";
defparam \addr[3]~I .input_power_up = "low";
defparam \addr[3]~I .input_register_mode = "none";
defparam \addr[3]~I .input_sync_reset = "none";
defparam \addr[3]~I .oe_async_reset = "none";
defparam \addr[3]~I .oe_power_up = "low";
defparam \addr[3]~I .oe_register_mode = "none";
defparam \addr[3]~I .oe_sync_reset = "none";
defparam \addr[3]~I .operation_mode = "input";
defparam \addr[3]~I .output_async_reset = "none";
defparam \addr[3]~I .output_power_up = "low";
defparam \addr[3]~I .output_register_mode = "none";
defparam \addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_235,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [2]),
	.regout(),
	.padio(addr[2]));
// synopsys translate_off
defparam \addr[2]~I .input_async_reset = "none";
defparam \addr[2]~I .input_power_up = "low";
defparam \addr[2]~I .input_register_mode = "none";
defparam \addr[2]~I .input_sync_reset = "none";
defparam \addr[2]~I .oe_async_reset = "none";
defparam \addr[2]~I .oe_power_up = "low";
defparam \addr[2]~I .oe_register_mode = "none";
defparam \addr[2]~I .oe_sync_reset = "none";
defparam \addr[2]~I .operation_mode = "input";
defparam \addr[2]~I .output_async_reset = "none";
defparam \addr[2]~I .output_power_up = "low";
defparam \addr[2]~I .output_register_mode = "none";
defparam \addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_234,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [1]),
	.regout(),
	.padio(addr[1]));
// synopsys translate_off
defparam \addr[1]~I .input_async_reset = "none";
defparam \addr[1]~I .input_power_up = "low";
defparam \addr[1]~I .input_register_mode = "none";
defparam \addr[1]~I .input_sync_reset = "none";
defparam \addr[1]~I .oe_async_reset = "none";
defparam \addr[1]~I .oe_power_up = "low";
defparam \addr[1]~I .oe_register_mode = "none";
defparam \addr[1]~I .oe_sync_reset = "none";
defparam \addr[1]~I .operation_mode = "input";
defparam \addr[1]~I .output_async_reset = "none";
defparam \addr[1]~I .output_power_up = "low";
defparam \addr[1]~I .output_register_mode = "none";
defparam \addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X6_Y20_N1
cyclone_lcell \Add1~10 (
// Equation(s):
// \Add1~10_combout  = ((!\addr~combout [1]))
// \Add1~12  = CARRY(((\addr~combout [1])))
// \Add1~12COUT1_42  = CARRY(((\addr~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\addr~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~12 ),
	.cout1(\Add1~12COUT1_42 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = "33cc";
defparam \Add1~10 .operation_mode = "arithmetic";
defparam \Add1~10 .output_mode = "comb_only";
defparam \Add1~10 .register_cascade_mode = "off";
defparam \Add1~10 .sum_lutc_input = "datac";
defparam \Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y20_N2
cyclone_lcell \Add1~15 (
// Equation(s):
// \Add1~15_combout  = \addr~combout [2] $ ((((\Add1~12 ))))
// \Add1~17  = CARRY(((!\Add1~12 )) # (!\addr~combout [2]))
// \Add1~17COUT1_44  = CARRY(((!\Add1~12COUT1_42 )) # (!\addr~combout [2]))

	.clk(gnd),
	.dataa(\addr~combout [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~12 ),
	.cin1(\Add1~12COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~17 ),
	.cout1(\Add1~17COUT1_44 ));
// synopsys translate_off
defparam \Add1~15 .cin0_used = "true";
defparam \Add1~15 .cin1_used = "true";
defparam \Add1~15 .lut_mask = "5a5f";
defparam \Add1~15 .operation_mode = "arithmetic";
defparam \Add1~15 .output_mode = "comb_only";
defparam \Add1~15 .register_cascade_mode = "off";
defparam \Add1~15 .sum_lutc_input = "cin";
defparam \Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y20_N3
cyclone_lcell \Add1~20 (
// Equation(s):
// \Add1~20_combout  = \addr~combout [3] $ ((((!\Add1~17 ))))
// \Add1~22  = CARRY((\addr~combout [3] & ((!\Add1~17 ))))
// \Add1~22COUT1_46  = CARRY((\addr~combout [3] & ((!\Add1~17COUT1_44 ))))

	.clk(gnd),
	.dataa(\addr~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~17 ),
	.cin1(\Add1~17COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~22 ),
	.cout1(\Add1~22COUT1_46 ));
// synopsys translate_off
defparam \Add1~20 .cin0_used = "true";
defparam \Add1~20 .cin1_used = "true";
defparam \Add1~20 .lut_mask = "a50a";
defparam \Add1~20 .operation_mode = "arithmetic";
defparam \Add1~20 .output_mode = "comb_only";
defparam \Add1~20 .register_cascade_mode = "off";
defparam \Add1~20 .sum_lutc_input = "cin";
defparam \Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y20_N4
cyclone_lcell \Add1~25 (
// Equation(s):
// \Add1~25_combout  = \addr~combout [4] $ ((((\Add1~22 ))))
// \Add1~27  = CARRY(((!\Add1~22COUT1_46 )) # (!\addr~combout [4]))

	.clk(gnd),
	.dataa(\addr~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~22 ),
	.cin1(\Add1~22COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~25_combout ),
	.regout(),
	.cout(\Add1~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~25 .cin0_used = "true";
defparam \Add1~25 .cin1_used = "true";
defparam \Add1~25 .lut_mask = "5a5f";
defparam \Add1~25 .operation_mode = "arithmetic";
defparam \Add1~25 .output_mode = "comb_only";
defparam \Add1~25 .register_cascade_mode = "off";
defparam \Add1~25 .sum_lutc_input = "cin";
defparam \Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_238,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [5]),
	.regout(),
	.padio(addr[5]));
// synopsys translate_off
defparam \addr[5]~I .input_async_reset = "none";
defparam \addr[5]~I .input_power_up = "low";
defparam \addr[5]~I .input_register_mode = "none";
defparam \addr[5]~I .input_sync_reset = "none";
defparam \addr[5]~I .oe_async_reset = "none";
defparam \addr[5]~I .oe_power_up = "low";
defparam \addr[5]~I .oe_register_mode = "none";
defparam \addr[5]~I .oe_sync_reset = "none";
defparam \addr[5]~I .operation_mode = "input";
defparam \addr[5]~I .output_async_reset = "none";
defparam \addr[5]~I .output_power_up = "low";
defparam \addr[5]~I .output_register_mode = "none";
defparam \addr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X6_Y20_N5
cyclone_lcell \Add1~30 (
// Equation(s):
// \Add1~30_combout  = \addr~combout [5] $ ((((!\Add1~27 ))))
// \Add1~32  = CARRY((\addr~combout [5] & ((!\Add1~27 ))))
// \Add1~32COUT1_48  = CARRY((\addr~combout [5] & ((!\Add1~27 ))))

	.clk(gnd),
	.dataa(\addr~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~32 ),
	.cout1(\Add1~32COUT1_48 ));
// synopsys translate_off
defparam \Add1~30 .cin_used = "true";
defparam \Add1~30 .lut_mask = "a50a";
defparam \Add1~30 .operation_mode = "arithmetic";
defparam \Add1~30 .output_mode = "comb_only";
defparam \Add1~30 .register_cascade_mode = "off";
defparam \Add1~30 .sum_lutc_input = "cin";
defparam \Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y20_N6
cyclone_lcell \Add1~5 (
// Equation(s):
// \Add1~5_combout  = \addr~combout [6] $ (((((!\Add1~27  & \Add1~32 ) # (\Add1~27  & \Add1~32COUT1_48 )))))
// \Add1~7  = CARRY(((!\Add1~32 )) # (!\addr~combout [6]))
// \Add1~7COUT1_50  = CARRY(((!\Add1~32COUT1_48 )) # (!\addr~combout [6]))

	.clk(gnd),
	.dataa(\addr~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~27 ),
	.cin0(\Add1~32 ),
	.cin1(\Add1~32COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~7 ),
	.cout1(\Add1~7COUT1_50 ));
// synopsys translate_off
defparam \Add1~5 .cin0_used = "true";
defparam \Add1~5 .cin1_used = "true";
defparam \Add1~5 .cin_used = "true";
defparam \Add1~5 .lut_mask = "5a5f";
defparam \Add1~5 .operation_mode = "arithmetic";
defparam \Add1~5 .output_mode = "comb_only";
defparam \Add1~5 .register_cascade_mode = "off";
defparam \Add1~5 .sum_lutc_input = "cin";
defparam \Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_233,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [0]),
	.regout(),
	.padio(addr[0]));
// synopsys translate_off
defparam \addr[0]~I .input_async_reset = "none";
defparam \addr[0]~I .input_power_up = "low";
defparam \addr[0]~I .input_register_mode = "none";
defparam \addr[0]~I .input_sync_reset = "none";
defparam \addr[0]~I .oe_async_reset = "none";
defparam \addr[0]~I .oe_power_up = "low";
defparam \addr[0]~I .oe_register_mode = "none";
defparam \addr[0]~I .oe_sync_reset = "none";
defparam \addr[0]~I .operation_mode = "input";
defparam \addr[0]~I .output_async_reset = "none";
defparam \addr[0]~I .output_power_up = "low";
defparam \addr[0]~I .output_register_mode = "none";
defparam \addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X39_Y16_N1
cyclone_lcell \address[1] (
// Equation(s):
// address[1] = DFFEAS(\addr~combout [0] $ ((\Add1~10_combout )), GLOBAL(\choose~combout ), VCC, , , , , , )
// \address[1]~5  = CARRY((\addr~combout [0] & (\Add1~10_combout )))
// \address[1]~5COUT1_22  = CARRY((\addr~combout [0] & (\Add1~10_combout )))

	.clk(\choose~combout ),
	.dataa(\addr~combout [0]),
	.datab(\Add1~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[1]),
	.cout(),
	.cout0(\address[1]~5 ),
	.cout1(\address[1]~5COUT1_22 ));
// synopsys translate_off
defparam \address[1] .lut_mask = "6688";
defparam \address[1] .operation_mode = "arithmetic";
defparam \address[1] .output_mode = "reg_only";
defparam \address[1] .register_cascade_mode = "off";
defparam \address[1] .sum_lutc_input = "datac";
defparam \address[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N2
cyclone_lcell \address[2] (
// Equation(s):
// address[2] = DFFEAS(\Add1~15_combout  $ ((((\address[1]~5 )))), GLOBAL(\choose~combout ), VCC, , , , , , )
// \address[2]~7  = CARRY(((!\address[1]~5 )) # (!\Add1~15_combout ))
// \address[2]~7COUT1_24  = CARRY(((!\address[1]~5COUT1_22 )) # (!\Add1~15_combout ))

	.clk(\choose~combout ),
	.dataa(\Add1~15_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\address[1]~5 ),
	.cin1(\address[1]~5COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[2]),
	.cout(),
	.cout0(\address[2]~7 ),
	.cout1(\address[2]~7COUT1_24 ));
// synopsys translate_off
defparam \address[2] .cin0_used = "true";
defparam \address[2] .cin1_used = "true";
defparam \address[2] .lut_mask = "5a5f";
defparam \address[2] .operation_mode = "arithmetic";
defparam \address[2] .output_mode = "reg_only";
defparam \address[2] .register_cascade_mode = "off";
defparam \address[2] .sum_lutc_input = "cin";
defparam \address[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N3
cyclone_lcell \address[3] (
// Equation(s):
// address[3] = DFFEAS(\Add1~20_combout  $ ((((!\address[2]~7 )))), GLOBAL(\choose~combout ), VCC, , , , , , )
// \address[3]~9  = CARRY((\Add1~20_combout  & ((!\address[2]~7 ))))
// \address[3]~9COUT1_26  = CARRY((\Add1~20_combout  & ((!\address[2]~7COUT1_24 ))))

	.clk(\choose~combout ),
	.dataa(\Add1~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\address[2]~7 ),
	.cin1(\address[2]~7COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[3]),
	.cout(),
	.cout0(\address[3]~9 ),
	.cout1(\address[3]~9COUT1_26 ));
// synopsys translate_off
defparam \address[3] .cin0_used = "true";
defparam \address[3] .cin1_used = "true";
defparam \address[3] .lut_mask = "a50a";
defparam \address[3] .operation_mode = "arithmetic";
defparam \address[3] .output_mode = "reg_only";
defparam \address[3] .register_cascade_mode = "off";
defparam \address[3] .sum_lutc_input = "cin";
defparam \address[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N4
cyclone_lcell \address[4] (
// Equation(s):
// address[4] = DFFEAS(\Add1~25_combout  $ ((((\address[3]~9 )))), GLOBAL(\choose~combout ), VCC, , , , , , )
// \address[4]~11  = CARRY(((!\address[3]~9COUT1_26 )) # (!\Add1~25_combout ))

	.clk(\choose~combout ),
	.dataa(\Add1~25_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\address[3]~9 ),
	.cin1(\address[3]~9COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[4]),
	.cout(\address[4]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[4] .cin0_used = "true";
defparam \address[4] .cin1_used = "true";
defparam \address[4] .lut_mask = "5a5f";
defparam \address[4] .operation_mode = "arithmetic";
defparam \address[4] .output_mode = "reg_only";
defparam \address[4] .register_cascade_mode = "off";
defparam \address[4] .sum_lutc_input = "cin";
defparam \address[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N5
cyclone_lcell \address[5] (
// Equation(s):
// address[5] = DFFEAS(\Add1~30_combout  $ ((((!\address[4]~11 )))), GLOBAL(\choose~combout ), VCC, , , , , , )
// \address[5]~13  = CARRY((\Add1~30_combout  & ((!\address[4]~11 ))))
// \address[5]~13COUT1_28  = CARRY((\Add1~30_combout  & ((!\address[4]~11 ))))

	.clk(\choose~combout ),
	.dataa(\Add1~30_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\address[4]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[5]),
	.cout(),
	.cout0(\address[5]~13 ),
	.cout1(\address[5]~13COUT1_28 ));
// synopsys translate_off
defparam \address[5] .cin_used = "true";
defparam \address[5] .lut_mask = "a50a";
defparam \address[5] .operation_mode = "arithmetic";
defparam \address[5] .output_mode = "reg_only";
defparam \address[5] .register_cascade_mode = "off";
defparam \address[5] .sum_lutc_input = "cin";
defparam \address[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N6
cyclone_lcell \address[6] (
// Equation(s):
// address[6] = DFFEAS((\Add1~5_combout  $ (((!\address[4]~11  & \address[5]~13 ) # (\address[4]~11  & \address[5]~13COUT1_28 )))), GLOBAL(\choose~combout ), VCC, , , , , , )
// \address[6]~3  = CARRY(((!\address[5]~13 ) # (!\Add1~5_combout )))
// \address[6]~3COUT1_30  = CARRY(((!\address[5]~13COUT1_28 ) # (!\Add1~5_combout )))

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(\Add1~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\address[4]~11 ),
	.cin0(\address[5]~13 ),
	.cin1(\address[5]~13COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[6]),
	.cout(),
	.cout0(\address[6]~3 ),
	.cout1(\address[6]~3COUT1_30 ));
// synopsys translate_off
defparam \address[6] .cin0_used = "true";
defparam \address[6] .cin1_used = "true";
defparam \address[6] .cin_used = "true";
defparam \address[6] .lut_mask = "3c3f";
defparam \address[6] .operation_mode = "arithmetic";
defparam \address[6] .output_mode = "reg_only";
defparam \address[6] .register_cascade_mode = "off";
defparam \address[6] .sum_lutc_input = "cin";
defparam \address[6] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_240,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [7]),
	.regout(),
	.padio(addr[7]));
// synopsys translate_off
defparam \addr[7]~I .input_async_reset = "none";
defparam \addr[7]~I .input_power_up = "low";
defparam \addr[7]~I .input_register_mode = "none";
defparam \addr[7]~I .input_sync_reset = "none";
defparam \addr[7]~I .oe_async_reset = "none";
defparam \addr[7]~I .oe_power_up = "low";
defparam \addr[7]~I .oe_register_mode = "none";
defparam \addr[7]~I .oe_sync_reset = "none";
defparam \addr[7]~I .operation_mode = "input";
defparam \addr[7]~I .output_async_reset = "none";
defparam \addr[7]~I .output_power_up = "low";
defparam \addr[7]~I .output_register_mode = "none";
defparam \addr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X6_Y20_N7
cyclone_lcell \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\addr~combout [7] $ ((!(!\Add1~27  & \Add1~7 ) # (\Add1~27  & \Add1~7COUT1_50 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\addr~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~27 ),
	.cin0(\Add1~7 ),
	.cin1(\Add1~7COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~0 .cin0_used = "true";
defparam \Add1~0 .cin1_used = "true";
defparam \Add1~0 .cin_used = "true";
defparam \Add1~0 .lut_mask = "c3c3";
defparam \Add1~0 .operation_mode = "normal";
defparam \Add1~0 .output_mode = "comb_only";
defparam \Add1~0 .register_cascade_mode = "off";
defparam \Add1~0 .sum_lutc_input = "cin";
defparam \Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N7
cyclone_lcell \address[7] (
// Equation(s):
// address[7] = DFFEAS((\Add1~0_combout  $ ((!(!\address[4]~11  & \address[6]~3 ) # (\address[4]~11  & \address[6]~3COUT1_30 )))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(\Add1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\address[4]~11 ),
	.cin0(\address[6]~3 ),
	.cin1(\address[6]~3COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[7] .cin0_used = "true";
defparam \address[7] .cin1_used = "true";
defparam \address[7] .cin_used = "true";
defparam \address[7] .lut_mask = "c3c3";
defparam \address[7] .operation_mode = "normal";
defparam \address[7] .output_mode = "reg_only";
defparam \address[7] .register_cascade_mode = "off";
defparam \address[7] .sum_lutc_input = "cin";
defparam \address[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N6
cyclone_lcell \ROM_RAM_1|decoder|Decoder0~0 (
// Equation(s):
// \ROM_RAM_1|decoder|Decoder0~0_combout  = (((!address[6] & address[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(address[6]),
	.datad(address[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|decoder|Decoder0~0 .lut_mask = "0f00";
defparam \ROM_RAM_1|decoder|Decoder0~0 .operation_mode = "normal";
defparam \ROM_RAM_1|decoder|Decoder0~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|decoder|Decoder0~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|decoder|Decoder0~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|decoder|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N0
cyclone_lcell \address[0] (
// Equation(s):
// address[0] = DFFEAS((((!\addr~combout [0]))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addr~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[0] .lut_mask = "00ff";
defparam \address[0] .operation_mode = "normal";
defparam \address[0] .output_mode = "reg_only";
defparam \address[0] .register_cascade_mode = "off";
defparam \address[0] .sum_lutc_input = "datac";
defparam \address[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N0
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~22 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~22_combout  = (address[3]) # ((address[1]) # ((address[2] & !address[0])))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[1]),
	.datac(address[2]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~22 .lut_mask = "eefe";
defparam \ROM_RAM_1|SRAM_1|mem~22 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~22 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~22 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~22 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N1
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~37 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~37_combout  = (address[4]) # ((address[5]) # ((\ROM_RAM_1|SRAM_1|mem~22_combout )))

	.clk(gnd),
	.dataa(address[4]),
	.datab(address[5]),
	.datac(vcc),
	.datad(\ROM_RAM_1|SRAM_1|mem~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~37 .lut_mask = "ffee";
defparam \ROM_RAM_1|SRAM_1|mem~37 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~37 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~37 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~37 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N9
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[0] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [0] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((!\ROM_RAM_1|SRAM_1|mem~37_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [0])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_2|dataout [0]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[0] .lut_mask = "0afa";
defparam \ROM_RAM_1|SRAM_2|dataout[0] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[0] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[0] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[0] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N2
cyclone_lcell \ROM_RAM_1|decoder|Decoder0~3 (
// Equation(s):
// \ROM_RAM_1|decoder|Decoder0~3_combout  = (((address[6] & address[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(address[6]),
	.datad(address[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|decoder|Decoder0~3 .lut_mask = "f000";
defparam \ROM_RAM_1|decoder|Decoder0~3 .operation_mode = "normal";
defparam \ROM_RAM_1|decoder|Decoder0~3 .output_mode = "comb_only";
defparam \ROM_RAM_1|decoder|Decoder0~3 .register_cascade_mode = "off";
defparam \ROM_RAM_1|decoder|Decoder0~3 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|decoder|Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y14_N7
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[0] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [0] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((!\ROM_RAM_1|SRAM_1|mem~37_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_3|dataout [0])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_3|dataout [0]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[0] .lut_mask = "0afa";
defparam \ROM_RAM_1|SRAM_3|dataout[0] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[0] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[0] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[0] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N4
cyclone_lcell \ROM_RAM_1|decoder|Decoder0~2 (
// Equation(s):
// \ROM_RAM_1|decoder|Decoder0~2_combout  = (((address[6]) # (address[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(address[6]),
	.datad(address[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|decoder|Decoder0~2 .lut_mask = "fff0";
defparam \ROM_RAM_1|decoder|Decoder0~2 .operation_mode = "normal";
defparam \ROM_RAM_1|decoder|Decoder0~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|decoder|Decoder0~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|decoder|Decoder0~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|decoder|Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N7
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~23 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~23_combout  = (((!address[5] & !address[4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(address[5]),
	.datad(address[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~23 .lut_mask = "000f";
defparam \ROM_RAM_1|SRAM_1|mem~23 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~23 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~23 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~23 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y14_N9
cyclone_lcell \ROM_RAM_1|SROM_2|Mux7~3 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux7~3_combout  = (address[1] & (!address[3] & (address[0] $ (address[2]))))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[0]),
	.datac(address[3]),
	.datad(address[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux7~3 .lut_mask = "0208";
defparam \ROM_RAM_1|SROM_2|Mux7~3 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux7~3 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux7~3 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux7~3 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N4
cyclone_lcell \ROM_RAM_1|SROM_2|Mux7~1 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux7~1_combout  = (((address[0] & !address[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(address[0]),
	.datad(address[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux7~1 .lut_mask = "00f0";
defparam \ROM_RAM_1|SROM_2|Mux7~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux7~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux7~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux7~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N1
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~24 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~24_combout  = (((!address[2] & !address[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(address[2]),
	.datad(address[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~24 .lut_mask = "000f";
defparam \ROM_RAM_1|SRAM_1|mem~24 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~24 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~24 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~24 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N2
cyclone_lcell \ROM_RAM_1|SROM_2|Mux7~2 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux7~2_combout  = (!address[4] & (address[5] & (\ROM_RAM_1|SROM_2|Mux7~1_combout  & \ROM_RAM_1|SRAM_1|mem~24_combout )))

	.clk(gnd),
	.dataa(address[4]),
	.datab(address[5]),
	.datac(\ROM_RAM_1|SROM_2|Mux7~1_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux7~2 .lut_mask = "4000";
defparam \ROM_RAM_1|SROM_2|Mux7~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux7~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux7~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux7~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N9
cyclone_lcell \ROM_RAM_1|SROM_1|Mux4~0 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux4~0_combout  = ((address[3] & (address[4] & !address[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[3]),
	.datac(address[4]),
	.datad(address[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux4~0 .lut_mask = "00c0";
defparam \ROM_RAM_1|SROM_1|Mux4~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux4~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux4~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux4~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y14_N7
cyclone_lcell \ROM_RAM_1|SROM_2|Mux7~0 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux7~0_combout  = (!address[2] & (address[0] & (address[1] & \ROM_RAM_1|SROM_1|Mux4~0_combout )))

	.clk(gnd),
	.dataa(address[2]),
	.datab(address[0]),
	.datac(address[1]),
	.datad(\ROM_RAM_1|SROM_1|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux7~0 .lut_mask = "4000";
defparam \ROM_RAM_1|SROM_2|Mux7~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux7~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux7~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux7~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N2
cyclone_lcell \ROM_RAM_1|SROM_2|Mux7~4 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux7~4_combout  = (\ROM_RAM_1|SROM_2|Mux7~2_combout ) # ((\ROM_RAM_1|SROM_2|Mux7~0_combout ) # ((\ROM_RAM_1|SRAM_1|mem~23_combout  & \ROM_RAM_1|SROM_2|Mux7~3_combout )))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_1|mem~23_combout ),
	.datab(\ROM_RAM_1|SROM_2|Mux7~3_combout ),
	.datac(\ROM_RAM_1|SROM_2|Mux7~2_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux7~4 .lut_mask = "fff8";
defparam \ROM_RAM_1|SROM_2|Mux7~4 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux7~4 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux7~4 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux7~4 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux7~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N3
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[0] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [0] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|data_out [0])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_2|Mux7~4_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_2|data_out [0]),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux7~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[0] .lut_mask = "cfc0";
defparam \ROM_RAM_1|SROM_2|data_out[0] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[0] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[0] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[0] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N5
cyclone_lcell \ROM_RAM_1|decoder|Decoder0~1 (
// Equation(s):
// \ROM_RAM_1|decoder|Decoder0~1_combout  = ((!address[7] & (address[6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[7]),
	.datac(address[6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|decoder|Decoder0~1 .lut_mask = "3030";
defparam \ROM_RAM_1|decoder|Decoder0~1 .operation_mode = "normal";
defparam \ROM_RAM_1|decoder|Decoder0~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|decoder|Decoder0~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|decoder|Decoder0~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|decoder|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N5
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[0] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [0] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((!\ROM_RAM_1|SRAM_1|mem~37_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|dataout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|dataout [0]),
	.datac(\ROM_RAM_1|SRAM_1|mem~37_combout ),
	.datad(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[0] .lut_mask = "0fcc";
defparam \ROM_RAM_1|SRAM_1|dataout[0] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[0] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[0] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[0] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N6
cyclone_lcell \ROM_RAM_1|Mux0~0 (
// Equation(s):
// \ROM_RAM_1|Mux0~0_combout  = (address[6] & (((address[7]) # (\ROM_RAM_1|SRAM_1|dataout [0])))) # (!address[6] & (\ROM_RAM_1|SROM_2|data_out [0] & (!address[7])))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SROM_2|data_out [0]),
	.datac(address[7]),
	.datad(\ROM_RAM_1|SRAM_1|dataout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux0~0 .lut_mask = "aea4";
defparam \ROM_RAM_1|Mux0~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux0~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux0~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux0~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N7
cyclone_lcell \inst[0]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux0~1  = (address[7] & ((\ROM_RAM_1|Mux0~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [0]))) # (!\ROM_RAM_1|Mux0~0_combout  & (\ROM_RAM_1|SRAM_2|dataout [0])))) # (!address[7] & (((\ROM_RAM_1|Mux0~0_combout ))))
// \inst[0]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux0~1 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(\ROM_RAM_1|SRAM_2|dataout [0]),
	.datab(address[7]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [0]),
	.datad(\ROM_RAM_1|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux0~1 ),
	.regout(\inst[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[0]~reg0 .lut_mask = "f388";
defparam \inst[0]~reg0 .operation_mode = "normal";
defparam \inst[0]~reg0 .output_mode = "reg_and_comb";
defparam \inst[0]~reg0 .register_cascade_mode = "off";
defparam \inst[0]~reg0 .sum_lutc_input = "datac";
defparam \inst[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N7
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~25 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~25_combout  = (!address[3] & (address[2] $ (((address[0]) # (address[1])))))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[0]),
	.datac(address[2]),
	.datad(address[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~25 .lut_mask = "0514";
defparam \ROM_RAM_1|SRAM_1|mem~25 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~25 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~25 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~25 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N8
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~38 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~38_combout  = ((!address[5] & (!address[4] & \ROM_RAM_1|SRAM_1|mem~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[5]),
	.datac(address[4]),
	.datad(\ROM_RAM_1|SRAM_1|mem~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~38 .lut_mask = "0300";
defparam \ROM_RAM_1|SRAM_1|mem~38 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~38 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~38 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~38 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N9
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[1] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [1] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_1|mem~38_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_3|dataout [1])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_3|dataout [1]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~38_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[1] .lut_mask = "fa0a";
defparam \ROM_RAM_1|SRAM_3|dataout[1] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[1] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[1] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[1] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N2
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[1] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [1] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|mem~38_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|dataout [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~38_combout ),
	.datac(\ROM_RAM_1|SRAM_1|dataout [1]),
	.datad(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[1] .lut_mask = "ccf0";
defparam \ROM_RAM_1|SRAM_1|dataout[1] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[1] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[1] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[1] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N9
cyclone_lcell \ROM_RAM_1|SROM_2|Mux6~1 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux6~1_combout  = (address[0] & (!address[2] & (address[3] $ (!address[1]))))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[0]),
	.datac(address[2]),
	.datad(address[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux6~1 .lut_mask = "0804";
defparam \ROM_RAM_1|SROM_2|Mux6~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux6~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux6~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux6~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N8
cyclone_lcell \ROM_RAM_1|SROM_2|Mux6~0 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux6~0_combout  = (address[1] & (address[2] & (!address[0] & \ROM_RAM_1|SRAM_1|mem~23_combout )))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[2]),
	.datac(address[0]),
	.datad(\ROM_RAM_1|SRAM_1|mem~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux6~0 .lut_mask = "0800";
defparam \ROM_RAM_1|SROM_2|Mux6~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux6~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux6~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux6~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N4
cyclone_lcell \ROM_RAM_1|SROM_1|Mux4~1 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux4~1_combout  = (((!address[5] & address[4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(address[5]),
	.datad(address[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux4~1 .lut_mask = "0f00";
defparam \ROM_RAM_1|SROM_1|Mux4~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux4~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux4~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux4~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N3
cyclone_lcell \ROM_RAM_1|SROM_2|Mux6~2 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux6~2_combout  = (\ROM_RAM_1|SROM_2|Mux6~0_combout ) # ((\ROM_RAM_1|SROM_2|Mux7~2_combout ) # ((\ROM_RAM_1|SROM_2|Mux6~1_combout  & \ROM_RAM_1|SROM_1|Mux4~1_combout )))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_2|Mux6~1_combout ),
	.datab(\ROM_RAM_1|SROM_2|Mux6~0_combout ),
	.datac(\ROM_RAM_1|SROM_2|Mux7~2_combout ),
	.datad(\ROM_RAM_1|SROM_1|Mux4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux6~2 .lut_mask = "fefc";
defparam \ROM_RAM_1|SROM_2|Mux6~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux6~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux6~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux6~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N0
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[1] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [1] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|data_out [1])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_2|Mux6~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_2|data_out [1]),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[1] .lut_mask = "cfc0";
defparam \ROM_RAM_1|SROM_2|data_out[1] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[1] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[1] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[1] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N3
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[1] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [1] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_1|mem~38_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((\ROM_RAM_1|SRAM_2|dataout [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~38_combout ),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_2|dataout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[1] .lut_mask = "cfc0";
defparam \ROM_RAM_1|SRAM_2|dataout[1] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[1] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[1] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[1] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N4
cyclone_lcell \ROM_RAM_1|Mux1~0 (
// Equation(s):
// \ROM_RAM_1|Mux1~0_combout  = (address[6] & (address[7])) # (!address[6] & ((address[7] & ((\ROM_RAM_1|SRAM_2|dataout [1]))) # (!address[7] & (\ROM_RAM_1|SROM_2|data_out [1]))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(address[7]),
	.datac(\ROM_RAM_1|SROM_2|data_out [1]),
	.datad(\ROM_RAM_1|SRAM_2|dataout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux1~0 .lut_mask = "dc98";
defparam \ROM_RAM_1|Mux1~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux1~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux1~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux1~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N5
cyclone_lcell \inst[1]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux1~1  = (address[6] & ((\ROM_RAM_1|Mux1~0_combout  & (\ROM_RAM_1|SRAM_3|dataout [1])) # (!\ROM_RAM_1|Mux1~0_combout  & ((\ROM_RAM_1|SRAM_1|dataout [1]))))) # (!address[6] & (((\ROM_RAM_1|Mux1~0_combout ))))
// \inst[1]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux1~1 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(\ROM_RAM_1|SRAM_3|dataout [1]),
	.datab(address[6]),
	.datac(\ROM_RAM_1|SRAM_1|dataout [1]),
	.datad(\ROM_RAM_1|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux1~1 ),
	.regout(\inst[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[1]~reg0 .lut_mask = "bbc0";
defparam \inst[1]~reg0 .operation_mode = "normal";
defparam \inst[1]~reg0 .output_mode = "reg_and_comb";
defparam \inst[1]~reg0 .register_cascade_mode = "off";
defparam \inst[1]~reg0 .sum_lutc_input = "datac";
defparam \inst[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y16_N8
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~26 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~26_combout  = (address[3]) # ((address[0] & ((address[2]) # (!address[1]))) # (!address[0] & ((address[1]))))

	.clk(gnd),
	.dataa(address[2]),
	.datab(address[3]),
	.datac(address[0]),
	.datad(address[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~26 .lut_mask = "effc";
defparam \ROM_RAM_1|SRAM_1|mem~26 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~26 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~26 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~26 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N1
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~39 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~39_combout  = ((address[4]) # ((address[5]) # (\ROM_RAM_1|SRAM_1|mem~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[4]),
	.datac(address[5]),
	.datad(\ROM_RAM_1|SRAM_1|mem~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~39 .lut_mask = "fffc";
defparam \ROM_RAM_1|SRAM_1|mem~39 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~39 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~39 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~39 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N8
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[2] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [2] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (!\ROM_RAM_1|SRAM_1|mem~39_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((\ROM_RAM_1|SRAM_2|dataout [2]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_1|mem~39_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SRAM_2|dataout [2]),
	.datad(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[2] .lut_mask = "55f0";
defparam \ROM_RAM_1|SRAM_2|dataout[2] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[2] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[2] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[2] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N7
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[2] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [2] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((!\ROM_RAM_1|SRAM_1|mem~39_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_3|dataout [2])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_3|dataout [2]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~39_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[2] .lut_mask = "0afa";
defparam \ROM_RAM_1|SRAM_3|dataout[2] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[2] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[2] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[2] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N9
cyclone_lcell \ROM_RAM_1|SROM_2|Mux5~1 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux5~1_combout  = (address[1] & ((address[3] & (!address[2] & !address[0])) # (!address[3] & (address[2] & address[0]))))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[2]),
	.datac(address[1]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux5~1 .lut_mask = "4020";
defparam \ROM_RAM_1|SROM_2|Mux5~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux5~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux5~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux5~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N3
cyclone_lcell \ROM_RAM_1|SROM_2|Mux5~0 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux5~0_combout  = (address[0] & (address[3] & ((address[1]) # (!address[2])))) # (!address[0] & (address[2] & (address[1] $ (address[3]))))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[2]),
	.datac(address[1]),
	.datad(address[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux5~0 .lut_mask = "a640";
defparam \ROM_RAM_1|SROM_2|Mux5~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux5~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux5~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux5~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N3
cyclone_lcell \ROM_RAM_1|SROM_2|Mux5~2 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux5~2_combout  = (!address[5] & ((address[4] & ((\ROM_RAM_1|SROM_2|Mux5~0_combout ))) # (!address[4] & (\ROM_RAM_1|SROM_2|Mux5~1_combout ))))

	.clk(gnd),
	.dataa(address[5]),
	.datab(address[4]),
	.datac(\ROM_RAM_1|SROM_2|Mux5~1_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux5~2 .lut_mask = "5410";
defparam \ROM_RAM_1|SROM_2|Mux5~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux5~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux5~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux5~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N4
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[2] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [2] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|data_out [2])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_2|Mux5~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_2|data_out [2]),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[2] .lut_mask = "cfc0";
defparam \ROM_RAM_1|SROM_2|data_out[2] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[2] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[2] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[2] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N5
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[2] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [2] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((!\ROM_RAM_1|SRAM_1|mem~39_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|dataout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|dataout [2]),
	.datac(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~39_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[2] .lut_mask = "0cfc";
defparam \ROM_RAM_1|SRAM_1|dataout[2] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[2] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[2] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[2] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N6
cyclone_lcell \ROM_RAM_1|Mux2~0 (
// Equation(s):
// \ROM_RAM_1|Mux2~0_combout  = (address[6] & (((address[7]) # (\ROM_RAM_1|SRAM_1|dataout [2])))) # (!address[6] & (\ROM_RAM_1|SROM_2|data_out [2] & (!address[7])))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SROM_2|data_out [2]),
	.datac(address[7]),
	.datad(\ROM_RAM_1|SRAM_1|dataout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux2~0 .lut_mask = "aea4";
defparam \ROM_RAM_1|Mux2~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux2~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux2~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux2~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N7
cyclone_lcell \inst[2]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux2~1  = (address[7] & ((\ROM_RAM_1|Mux2~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [2]))) # (!\ROM_RAM_1|Mux2~0_combout  & (\ROM_RAM_1|SRAM_2|dataout [2])))) # (!address[7] & (((\ROM_RAM_1|Mux2~0_combout ))))
// \inst[2]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux2~1 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(address[7]),
	.datab(\ROM_RAM_1|SRAM_2|dataout [2]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [2]),
	.datad(\ROM_RAM_1|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux2~1 ),
	.regout(\inst[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[2]~reg0 .lut_mask = "f588";
defparam \inst[2]~reg0 .operation_mode = "normal";
defparam \inst[2]~reg0 .output_mode = "reg_and_comb";
defparam \inst[2]~reg0 .register_cascade_mode = "off";
defparam \inst[2]~reg0 .sum_lutc_input = "datac";
defparam \inst[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N6
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~27 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~27_combout  = (address[1] & (address[0] & (\ROM_RAM_1|SRAM_1|mem~23_combout  & \ROM_RAM_1|SRAM_1|mem~24_combout )))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[0]),
	.datac(\ROM_RAM_1|SRAM_1|mem~23_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~27 .lut_mask = "8000";
defparam \ROM_RAM_1|SRAM_1|mem~27 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~27 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~27 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~27 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N9
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[3] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [3] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|mem~27_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|dataout [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~27_combout ),
	.datac(\ROM_RAM_1|SRAM_1|dataout [3]),
	.datad(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[3] .lut_mask = "ccf0";
defparam \ROM_RAM_1|SRAM_1|dataout[3] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[3] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[3] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[3] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N0
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[3] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [3] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_1|mem~27_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_3|dataout [3]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_1|mem~27_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(\ROM_RAM_1|SRAM_3|dataout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[3] .lut_mask = "afa0";
defparam \ROM_RAM_1|SRAM_3|dataout[3] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[3] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[3] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[3] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y16_N5
cyclone_lcell \ROM_RAM_1|SROM_2|Mux1~7 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux1~7_combout  = (address[2] & (!address[4] & (!address[5] & \ROM_RAM_1|SROM_2|Mux7~1_combout )))

	.clk(gnd),
	.dataa(address[2]),
	.datab(address[4]),
	.datac(address[5]),
	.datad(\ROM_RAM_1|SROM_2|Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux1~7 .lut_mask = "0200";
defparam \ROM_RAM_1|SROM_2|Mux1~7 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux1~7 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux1~7 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux1~7 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N3
cyclone_lcell \ROM_RAM_1|SROM_2|Mux4~2 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux4~2_combout  = (address[3] & ((address[0] & ((address[1]) # (!address[2]))) # (!address[0] & (address[2])))) # (!address[3] & (address[1] & (address[0] $ (address[2]))))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[3]),
	.datac(address[2]),
	.datad(address[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux4~2 .lut_mask = "da48";
defparam \ROM_RAM_1|SROM_2|Mux4~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux4~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux4~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux4~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N4
cyclone_lcell \ROM_RAM_1|SROM_2|Mux4~3 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux4~3_combout  = (\ROM_RAM_1|SROM_2|Mux1~7_combout ) # ((!address[5] & (address[4] & \ROM_RAM_1|SROM_2|Mux4~2_combout )))

	.clk(gnd),
	.dataa(address[5]),
	.datab(address[4]),
	.datac(\ROM_RAM_1|SROM_2|Mux1~7_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux4~3 .lut_mask = "f4f0";
defparam \ROM_RAM_1|SROM_2|Mux4~3 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux4~3 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux4~3 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux4~3 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N5
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[3] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [3] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|data_out [3])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_2|Mux4~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_2|data_out [3]),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux4~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[3] .lut_mask = "cfc0";
defparam \ROM_RAM_1|SROM_2|data_out[3] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[3] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[3] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[3] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N0
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[3] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [3] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((\ROM_RAM_1|SRAM_1|mem~27_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_2|dataout [3]),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[3] .lut_mask = "fc0c";
defparam \ROM_RAM_1|SRAM_2|dataout[3] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[3] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[3] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[3] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N1
cyclone_lcell \ROM_RAM_1|Mux3~0 (
// Equation(s):
// \ROM_RAM_1|Mux3~0_combout  = (address[6] & (((address[7])))) # (!address[6] & ((address[7] & ((\ROM_RAM_1|SRAM_2|dataout [3]))) # (!address[7] & (\ROM_RAM_1|SROM_2|data_out [3]))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SROM_2|data_out [3]),
	.datac(address[7]),
	.datad(\ROM_RAM_1|SRAM_2|dataout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux3~0 .lut_mask = "f4a4";
defparam \ROM_RAM_1|Mux3~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux3~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux3~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux3~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y16_N2
cyclone_lcell \inst[3]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux3~1  = (address[6] & ((\ROM_RAM_1|Mux3~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [3]))) # (!\ROM_RAM_1|Mux3~0_combout  & (\ROM_RAM_1|SRAM_1|dataout [3])))) # (!address[6] & (((\ROM_RAM_1|Mux3~0_combout ))))
// \inst[3]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux3~1 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(\ROM_RAM_1|SRAM_1|dataout [3]),
	.datab(address[6]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [3]),
	.datad(\ROM_RAM_1|Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux3~1 ),
	.regout(\inst[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[3]~reg0 .lut_mask = "f388";
defparam \inst[3]~reg0 .operation_mode = "normal";
defparam \inst[3]~reg0 .output_mode = "reg_and_comb";
defparam \inst[3]~reg0 .register_cascade_mode = "off";
defparam \inst[3]~reg0 .sum_lutc_input = "datac";
defparam \inst[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N3
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~28 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~28_combout  = (address[3]) # ((address[2] & ((address[0]) # (!address[1]))) # (!address[2] & (!address[1] & address[0])))

	.clk(gnd),
	.dataa(address[2]),
	.datab(address[1]),
	.datac(address[0]),
	.datad(address[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~28 .lut_mask = "ffb2";
defparam \ROM_RAM_1|SRAM_1|mem~28 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~28 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~28 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~28 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N4
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~40 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~40_combout  = ((address[5]) # ((address[4]) # (\ROM_RAM_1|SRAM_1|mem~28_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[5]),
	.datac(address[4]),
	.datad(\ROM_RAM_1|SRAM_1|mem~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~40 .lut_mask = "fffc";
defparam \ROM_RAM_1|SRAM_1|mem~40 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~40 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~40 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~40 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N6
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[4] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [4] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (!\ROM_RAM_1|SRAM_1|mem~40_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_3|dataout [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~40_combout ),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(\ROM_RAM_1|SRAM_3|dataout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[4] .lut_mask = "3f30";
defparam \ROM_RAM_1|SRAM_3|dataout[4] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[4] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[4] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[4] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y13_N3
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[4] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [4] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((!\ROM_RAM_1|SRAM_1|mem~40_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_2|dataout [4]),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[4] .lut_mask = "0cfc";
defparam \ROM_RAM_1|SRAM_2|dataout[4] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[4] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[4] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[4] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y13_N9
cyclone_lcell \ROM_RAM_1|SROM_2|Mux3~1 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux3~1_combout  = (address[1] & (!address[3] & (address[2] $ (!address[4])))) # (!address[1] & (address[2] $ (((!address[4] & address[3])))))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[2]),
	.datac(address[4]),
	.datad(address[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux3~1 .lut_mask = "41c6";
defparam \ROM_RAM_1|SROM_2|Mux3~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux3~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux3~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux3~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y13_N1
cyclone_lcell \ROM_RAM_1|SROM_2|Mux3~0 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux3~0_combout  = (address[3] & (address[1] & (!address[4] & address[2]))) # (!address[3] & (address[4] & (address[1] $ (address[2]))))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[3]),
	.datac(address[4]),
	.datad(address[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux3~0 .lut_mask = "1820";
defparam \ROM_RAM_1|SROM_2|Mux3~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux3~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux3~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux3~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y13_N2
cyclone_lcell \ROM_RAM_1|SROM_2|Mux3~2 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux3~2_combout  = (!address[5] & ((address[0] & (!\ROM_RAM_1|SROM_2|Mux3~1_combout )) # (!address[0] & ((\ROM_RAM_1|SROM_2|Mux3~0_combout )))))

	.clk(gnd),
	.dataa(address[5]),
	.datab(address[0]),
	.datac(\ROM_RAM_1|SROM_2|Mux3~1_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux3~2 .lut_mask = "1504";
defparam \ROM_RAM_1|SROM_2|Mux3~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux3~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux3~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux3~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N1
cyclone_lcell \ROM_RAM_1|SROM_2|Mux3~3 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux3~3_combout  = (((\ROM_RAM_1|SROM_2|Mux3~2_combout ) # (\ROM_RAM_1|SROM_2|Mux7~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|SROM_2|Mux3~2_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux3~3 .lut_mask = "fff0";
defparam \ROM_RAM_1|SROM_2|Mux3~3 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux3~3 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux3~3 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux3~3 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N0
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[4] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [4] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|data_out [4])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_2|Mux3~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_2|data_out [4]),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[4] .lut_mask = "cfc0";
defparam \ROM_RAM_1|SROM_2|data_out[4] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[4] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[4] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[4] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N5
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[4] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [4] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((!\ROM_RAM_1|SRAM_1|mem~40_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|dataout [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|dataout [4]),
	.datac(\ROM_RAM_1|SRAM_1|mem~40_combout ),
	.datad(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[4] .lut_mask = "0fcc";
defparam \ROM_RAM_1|SRAM_1|dataout[4] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[4] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[4] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[4] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N7
cyclone_lcell \ROM_RAM_1|Mux4~0 (
// Equation(s):
// \ROM_RAM_1|Mux4~0_combout  = (address[6] & (((address[7]) # (\ROM_RAM_1|SRAM_1|dataout [4])))) # (!address[6] & (\ROM_RAM_1|SROM_2|data_out [4] & (!address[7])))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SROM_2|data_out [4]),
	.datac(address[7]),
	.datad(\ROM_RAM_1|SRAM_1|dataout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux4~0 .lut_mask = "aea4";
defparam \ROM_RAM_1|Mux4~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux4~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux4~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux4~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X38_Y13_N8
cyclone_lcell \inst[4]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux4~1  = (address[7] & ((\ROM_RAM_1|Mux4~0_combout  & (\ROM_RAM_1|SRAM_3|dataout [4])) # (!\ROM_RAM_1|Mux4~0_combout  & ((\ROM_RAM_1|SRAM_2|dataout [4]))))) # (!address[7] & (((\ROM_RAM_1|Mux4~0_combout ))))
// \inst[4]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux4~1 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(\ROM_RAM_1|SRAM_3|dataout [4]),
	.datab(address[7]),
	.datac(\ROM_RAM_1|SRAM_2|dataout [4]),
	.datad(\ROM_RAM_1|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux4~1 ),
	.regout(\inst[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[4]~reg0 .lut_mask = "bbc0";
defparam \inst[4]~reg0 .operation_mode = "normal";
defparam \inst[4]~reg0 .output_mode = "reg_and_comb";
defparam \inst[4]~reg0 .register_cascade_mode = "off";
defparam \inst[4]~reg0 .sum_lutc_input = "datac";
defparam \inst[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y13_N6
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~29 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~29_combout  = (address[3]) # ((address[2] & ((address[0]))) # (!address[2] & (address[1] & !address[0])))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[2]),
	.datac(address[3]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~29 .lut_mask = "fcf2";
defparam \ROM_RAM_1|SRAM_1|mem~29 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~29 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~29 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~29 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y13_N0
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~41 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~41_combout  = ((address[4]) # ((address[5]) # (\ROM_RAM_1|SRAM_1|mem~29_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[4]),
	.datac(address[5]),
	.datad(\ROM_RAM_1|SRAM_1|mem~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~41 .lut_mask = "fffc";
defparam \ROM_RAM_1|SRAM_1|mem~41 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~41 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~41 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~41 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y13_N5
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[5] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [5] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((!\ROM_RAM_1|SRAM_1|mem~41_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_3|dataout [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_3|dataout [5]),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[5] .lut_mask = "0cfc";
defparam \ROM_RAM_1|SRAM_3|dataout[5] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[5] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[5] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[5] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y13_N8
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[5] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [5] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (!\ROM_RAM_1|SRAM_1|mem~41_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|dataout [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~41_combout ),
	.datac(\ROM_RAM_1|SRAM_1|dataout [5]),
	.datad(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[5] .lut_mask = "33f0";
defparam \ROM_RAM_1|SRAM_1|dataout[5] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[5] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[5] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[5] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y13_N5
cyclone_lcell \ROM_RAM_1|SROM_2|Mux2~0 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux2~0_combout  = (address[3] & (address[4] & ((address[1]) # (address[2])))) # (!address[3] & (address[4] $ (((address[2])))))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[4]),
	.datac(address[1]),
	.datad(address[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux2~0 .lut_mask = "99c4";
defparam \ROM_RAM_1|SROM_2|Mux2~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux2~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux2~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux2~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y13_N6
cyclone_lcell \ROM_RAM_1|SROM_2|Mux2~1 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux2~1_combout  = (!address[5] & (\ROM_RAM_1|SROM_2|Mux2~0_combout  & (address[0] $ (!address[1]))))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[5]),
	.datac(address[1]),
	.datad(\ROM_RAM_1|SROM_2|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux2~1 .lut_mask = "2100";
defparam \ROM_RAM_1|SROM_2|Mux2~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux2~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux2~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux2~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y13_N7
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[5] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [5] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|data_out [5])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_2|Mux2~1_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_2|data_out [5]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[5] .lut_mask = "afa0";
defparam \ROM_RAM_1|SROM_2|data_out[5] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[5] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[5] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[5] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y13_N7
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[5] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [5] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((!\ROM_RAM_1|SRAM_1|mem~41_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [5])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_2|dataout [5]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[5] .lut_mask = "0afa";
defparam \ROM_RAM_1|SRAM_2|dataout[5] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[5] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[5] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[5] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y13_N1
cyclone_lcell \ROM_RAM_1|Mux5~0 (
// Equation(s):
// \ROM_RAM_1|Mux5~0_combout  = (address[6] & (((address[7])))) # (!address[6] & ((address[7] & ((\ROM_RAM_1|SRAM_2|dataout [5]))) # (!address[7] & (\ROM_RAM_1|SROM_2|data_out [5]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_2|data_out [5]),
	.datab(address[6]),
	.datac(\ROM_RAM_1|SRAM_2|dataout [5]),
	.datad(address[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux5~0 .lut_mask = "fc22";
defparam \ROM_RAM_1|Mux5~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux5~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux5~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux5~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y13_N2
cyclone_lcell \inst[5]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux5~1  = (address[6] & ((\ROM_RAM_1|Mux5~0_combout  & (\ROM_RAM_1|SRAM_3|dataout [5])) # (!\ROM_RAM_1|Mux5~0_combout  & ((\ROM_RAM_1|SRAM_1|dataout [5]))))) # (!address[6] & (((\ROM_RAM_1|Mux5~0_combout ))))
// \inst[5]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux5~1 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SRAM_3|dataout [5]),
	.datac(\ROM_RAM_1|SRAM_1|dataout [5]),
	.datad(\ROM_RAM_1|Mux5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux5~1 ),
	.regout(\inst[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[5]~reg0 .lut_mask = "dda0";
defparam \inst[5]~reg0 .operation_mode = "normal";
defparam \inst[5]~reg0 .output_mode = "reg_and_comb";
defparam \inst[5]~reg0 .register_cascade_mode = "off";
defparam \inst[5]~reg0 .sum_lutc_input = "datac";
defparam \inst[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N9
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~30 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~30_combout  = (!address[3] & ((address[1] & (!address[0] & address[2])) # (!address[1] & (address[0] & !address[2]))))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[0]),
	.datac(address[3]),
	.datad(address[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~30 .lut_mask = "0204";
defparam \ROM_RAM_1|SRAM_1|mem~30 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~30 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~30 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~30 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y17_N3
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~42 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~42_combout  = ((!address[4] & (!address[5] & \ROM_RAM_1|SRAM_1|mem~30_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[4]),
	.datac(address[5]),
	.datad(\ROM_RAM_1|SRAM_1|mem~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~42 .lut_mask = "0300";
defparam \ROM_RAM_1|SRAM_1|mem~42 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~42 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~42 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~42 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y17_N4
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[6] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [6] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_1|mem~42_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_3|dataout [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_3|dataout [6]),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[6] .lut_mask = "fc0c";
defparam \ROM_RAM_1|SRAM_3|dataout[6] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[6] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[6] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[6] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y17_N5
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[6] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [6] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((\ROM_RAM_1|SRAM_1|mem~42_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_2|dataout [6]),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[6] .lut_mask = "fc0c";
defparam \ROM_RAM_1|SRAM_2|dataout[6] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[6] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[6] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[6] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y17_N1
cyclone_lcell \ROM_RAM_1|SROM_2|Mux1~4 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux1~4_combout  = (address[4] & (!address[3] & (address[0] $ (!address[1])))) # (!address[4] & (!address[0] & (address[1] & address[3])))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[1]),
	.datac(address[4]),
	.datad(address[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux1~4 .lut_mask = "0490";
defparam \ROM_RAM_1|SROM_2|Mux1~4 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux1~4 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux1~4 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux1~4 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y17_N0
cyclone_lcell \ROM_RAM_1|SROM_2|Mux1~5 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux1~5_combout  = ((!address[2] & (!address[5] & \ROM_RAM_1|SROM_2|Mux1~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[2]),
	.datac(address[5]),
	.datad(\ROM_RAM_1|SROM_2|Mux1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux1~5 .lut_mask = "0300";
defparam \ROM_RAM_1|SROM_2|Mux1~5 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux1~5 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux1~5 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux1~5 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y17_N1
cyclone_lcell \ROM_RAM_1|SROM_2|Mux1~6 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux1~6_combout  = (\ROM_RAM_1|SROM_2|Mux7~2_combout ) # ((\ROM_RAM_1|SROM_2|Mux1~5_combout ) # ((address[3] & \ROM_RAM_1|SROM_2|Mux1~7_combout )))

	.clk(gnd),
	.dataa(address[3]),
	.datab(\ROM_RAM_1|SROM_2|Mux7~2_combout ),
	.datac(\ROM_RAM_1|SROM_2|Mux1~7_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux1~6 .lut_mask = "ffec";
defparam \ROM_RAM_1|SROM_2|Mux1~6 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux1~6 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux1~6 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux1~6 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y17_N2
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[6] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [6] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|data_out [6])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_2|Mux1~6_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_2|data_out [6]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux1~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[6] .lut_mask = "afa0";
defparam \ROM_RAM_1|SROM_2|data_out[6] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[6] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[6] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[6] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y17_N5
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[6] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [6] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|mem~42_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|dataout [6]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~42_combout ),
	.datac(\ROM_RAM_1|SRAM_1|dataout [6]),
	.datad(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[6] .lut_mask = "ccf0";
defparam \ROM_RAM_1|SRAM_1|dataout[6] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[6] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[6] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[6] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y17_N6
cyclone_lcell \ROM_RAM_1|Mux6~0 (
// Equation(s):
// \ROM_RAM_1|Mux6~0_combout  = (address[6] & (((address[7]) # (\ROM_RAM_1|SRAM_1|dataout [6])))) # (!address[6] & (\ROM_RAM_1|SROM_2|data_out [6] & (!address[7])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_2|data_out [6]),
	.datab(address[6]),
	.datac(address[7]),
	.datad(\ROM_RAM_1|SRAM_1|dataout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux6~0 .lut_mask = "cec2";
defparam \ROM_RAM_1|Mux6~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux6~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux6~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux6~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y17_N7
cyclone_lcell \inst[6]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux6~1  = (address[7] & ((\ROM_RAM_1|Mux6~0_combout  & (\ROM_RAM_1|SRAM_3|dataout [6])) # (!\ROM_RAM_1|Mux6~0_combout  & ((\ROM_RAM_1|SRAM_2|dataout [6]))))) # (!address[7] & (((\ROM_RAM_1|Mux6~0_combout ))))
// \inst[6]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux6~1 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(address[7]),
	.datab(\ROM_RAM_1|SRAM_3|dataout [6]),
	.datac(\ROM_RAM_1|SRAM_2|dataout [6]),
	.datad(\ROM_RAM_1|Mux6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux6~1 ),
	.regout(\inst[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[6]~reg0 .lut_mask = "dda0";
defparam \inst[6]~reg0 .operation_mode = "normal";
defparam \inst[6]~reg0 .output_mode = "reg_and_comb";
defparam \inst[6]~reg0 .register_cascade_mode = "off";
defparam \inst[6]~reg0 .sum_lutc_input = "datac";
defparam \inst[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y17_N4
cyclone_lcell \ROM_RAM_1|SROM_2|Mux0~2 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux0~2_combout  = (address[0] & (address[3] & (address[1] $ (!address[2])))) # (!address[0] & (address[2] & ((address[3]) # (address[1]))))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[3]),
	.datac(address[1]),
	.datad(address[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux0~2 .lut_mask = "d408";
defparam \ROM_RAM_1|SROM_2|Mux0~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux0~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux0~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux0~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y17_N3
cyclone_lcell \ROM_RAM_1|SROM_2|Mux0~3 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux0~3_combout  = (address[4] & (\ROM_RAM_1|SROM_2|Mux0~2_combout  & (!address[5])))

	.clk(gnd),
	.dataa(address[4]),
	.datab(\ROM_RAM_1|SROM_2|Mux0~2_combout ),
	.datac(address[5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux0~3 .lut_mask = "0808";
defparam \ROM_RAM_1|SROM_2|Mux0~3 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux0~3 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux0~3 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux0~3 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y17_N0
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[7] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [7] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_2|data_out [7]))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|Mux0~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_2|Mux0~3_combout ),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_2|data_out [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[7] .lut_mask = "fc0c";
defparam \ROM_RAM_1|SROM_2|data_out[7] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[7] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[7] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[7] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y17_N6
cyclone_lcell \ROM_RAM_1|Mux7~0 (
// Equation(s):
// \ROM_RAM_1|Mux7~0_combout  = (address[6] & (((address[7])))) # (!address[6] & ((address[7] & ((\ROM_RAM_1|SRAM_2|dataout [6]))) # (!address[7] & (\ROM_RAM_1|SROM_2|data_out [7]))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SROM_2|data_out [7]),
	.datac(address[7]),
	.datad(\ROM_RAM_1|SRAM_2|dataout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux7~0 .lut_mask = "f4a4";
defparam \ROM_RAM_1|Mux7~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux7~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux7~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux7~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y17_N7
cyclone_lcell \inst[7]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux7~1  = (address[6] & ((\ROM_RAM_1|Mux7~0_combout  & (\ROM_RAM_1|SRAM_3|dataout [6])) # (!\ROM_RAM_1|Mux7~0_combout  & ((\ROM_RAM_1|SRAM_1|dataout [6]))))) # (!address[6] & (((\ROM_RAM_1|Mux7~0_combout ))))
// \inst[7]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux7~1 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SRAM_3|dataout [6]),
	.datac(\ROM_RAM_1|SRAM_1|dataout [6]),
	.datad(\ROM_RAM_1|Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux7~1 ),
	.regout(\inst[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[7]~reg0 .lut_mask = "dda0";
defparam \inst[7]~reg0 .operation_mode = "normal";
defparam \inst[7]~reg0 .output_mode = "reg_and_comb";
defparam \inst[7]~reg0 .register_cascade_mode = "off";
defparam \inst[7]~reg0 .sum_lutc_input = "datac";
defparam \inst[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N6
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~31 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~31_combout  = (!address[3] & ((address[1] & ((!address[2]) # (!address[0]))) # (!address[1] & (address[0]))))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[1]),
	.datac(address[0]),
	.datad(address[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~31 .lut_mask = "1454";
defparam \ROM_RAM_1|SRAM_1|mem~31 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~31 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~31 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~31 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N5
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~43 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~43_combout  = (!address[4] & (((!address[5] & \ROM_RAM_1|SRAM_1|mem~31_combout ))))

	.clk(gnd),
	.dataa(address[4]),
	.datab(vcc),
	.datac(address[5]),
	.datad(\ROM_RAM_1|SRAM_1|mem~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~43 .lut_mask = "0500";
defparam \ROM_RAM_1|SRAM_1|mem~43 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~43 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~43 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~43 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N9
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[8] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [8] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((\ROM_RAM_1|SRAM_1|mem~43_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [8])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_2|dataout [8]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[8] .lut_mask = "fa0a";
defparam \ROM_RAM_1|SRAM_2|dataout[8] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[8] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[8] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[8] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N7
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[8] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [8] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_1|mem~43_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_3|dataout [8])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_3|dataout [8]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[8] .lut_mask = "fa0a";
defparam \ROM_RAM_1|SRAM_3|dataout[8] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[8] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[8] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[8] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N9
cyclone_lcell \ROM_RAM_1|SROM_1|data_out[0] (
// Equation(s):
// \ROM_RAM_1|SROM_1|data_out [0] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_1|data_out [0])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (((\ROM_RAM_1|SROM_2|Mux7~2_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_1|data_out [0]),
	.datab(\ROM_RAM_1|SROM_2|Mux7~2_combout ),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|data_out [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|data_out[0] .lut_mask = "acac";
defparam \ROM_RAM_1|SROM_1|data_out[0] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|data_out[0] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|data_out[0] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|data_out[0] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|data_out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X42_Y16_N8
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[8] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [8] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|mem~43_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|dataout [8]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~43_combout ),
	.datac(\ROM_RAM_1|SRAM_1|dataout [8]),
	.datad(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[8] .lut_mask = "ccf0";
defparam \ROM_RAM_1|SRAM_1|dataout[8] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[8] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[8] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[8] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N7
cyclone_lcell \ROM_RAM_1|Mux8~0 (
// Equation(s):
// \ROM_RAM_1|Mux8~0_combout  = (address[7] & (((address[6])))) # (!address[7] & ((address[6] & ((\ROM_RAM_1|SRAM_1|dataout [8]))) # (!address[6] & (\ROM_RAM_1|SROM_1|data_out [0]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_1|data_out [0]),
	.datab(address[7]),
	.datac(address[6]),
	.datad(\ROM_RAM_1|SRAM_1|dataout [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux8~0 .lut_mask = "f2c2";
defparam \ROM_RAM_1|Mux8~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux8~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux8~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux8~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N8
cyclone_lcell \inst[8]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux8~1  = (address[7] & ((\ROM_RAM_1|Mux8~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [8]))) # (!\ROM_RAM_1|Mux8~0_combout  & (\ROM_RAM_1|SRAM_2|dataout [8])))) # (!address[7] & (((\ROM_RAM_1|Mux8~0_combout ))))
// \inst[8]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux8~1 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(address[7]),
	.datab(\ROM_RAM_1|SRAM_2|dataout [8]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [8]),
	.datad(\ROM_RAM_1|Mux8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux8~1 ),
	.regout(\inst[8]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[8]~reg0 .lut_mask = "f588";
defparam \inst[8]~reg0 .operation_mode = "normal";
defparam \inst[8]~reg0 .output_mode = "reg_and_comb";
defparam \inst[8]~reg0 .register_cascade_mode = "off";
defparam \inst[8]~reg0 .sum_lutc_input = "datac";
defparam \inst[8]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y13_N5
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~32 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~32_combout  = (address[2]) # ((address[3]) # ((address[0] & address[1])))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[2]),
	.datac(address[3]),
	.datad(address[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~32 .lut_mask = "fefc";
defparam \ROM_RAM_1|SRAM_1|mem~32 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~32 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~32 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~32 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y13_N6
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~44 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~44_combout  = ((address[4]) # ((address[5]) # (\ROM_RAM_1|SRAM_1|mem~32_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[4]),
	.datac(address[5]),
	.datad(\ROM_RAM_1|SRAM_1|mem~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~44 .lut_mask = "fffc";
defparam \ROM_RAM_1|SRAM_1|mem~44 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~44 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~44 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~44 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y13_N3
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[9] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [9] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (((!\ROM_RAM_1|SRAM_1|mem~44_combout )))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_3|dataout [9]))

	.clk(gnd),
	.dataa(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datab(\ROM_RAM_1|SRAM_3|dataout [9]),
	.datac(vcc),
	.datad(\ROM_RAM_1|SRAM_1|mem~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [9]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[9] .lut_mask = "44ee";
defparam \ROM_RAM_1|SRAM_3|dataout[9] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[9] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[9] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[9] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y13_N7
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[9] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [9] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (!\ROM_RAM_1|SRAM_1|mem~44_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|dataout [9]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_1|mem~44_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.datad(\ROM_RAM_1|SRAM_1|dataout [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [9]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[9] .lut_mask = "5f50";
defparam \ROM_RAM_1|SRAM_1|dataout[9] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[9] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[9] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[9] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y13_N4
cyclone_lcell \ROM_RAM_1|SROM_1|data_out[1] (
// Equation(s):
// \ROM_RAM_1|SROM_1|data_out [1] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_1|data_out [1])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_2|Mux7~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_1|data_out [1]),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|data_out [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|data_out[1] .lut_mask = "cfc0";
defparam \ROM_RAM_1|SROM_1|data_out[1] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|data_out[1] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|data_out[1] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|data_out[1] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|data_out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y13_N5
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[9] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [9] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((!\ROM_RAM_1|SRAM_1|mem~44_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_2|dataout [9]),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [9]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[9] .lut_mask = "0cfc";
defparam \ROM_RAM_1|SRAM_2|dataout[9] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[9] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[9] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[9] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y13_N6
cyclone_lcell \ROM_RAM_1|Mux9~0 (
// Equation(s):
// \ROM_RAM_1|Mux9~0_combout  = (address[6] & (((address[7])))) # (!address[6] & ((address[7] & ((\ROM_RAM_1|SRAM_2|dataout [9]))) # (!address[7] & (\ROM_RAM_1|SROM_1|data_out [1]))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SROM_1|data_out [1]),
	.datac(address[7]),
	.datad(\ROM_RAM_1|SRAM_2|dataout [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux9~0 .lut_mask = "f4a4";
defparam \ROM_RAM_1|Mux9~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux9~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux9~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux9~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y13_N7
cyclone_lcell \inst[9]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux9~1  = (address[6] & ((\ROM_RAM_1|Mux9~0_combout  & (\ROM_RAM_1|SRAM_3|dataout [9])) # (!\ROM_RAM_1|Mux9~0_combout  & ((\ROM_RAM_1|SRAM_1|dataout [9]))))) # (!address[6] & (((\ROM_RAM_1|Mux9~0_combout ))))
// \inst[9]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux9~1 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SRAM_3|dataout [9]),
	.datac(\ROM_RAM_1|SRAM_1|dataout [9]),
	.datad(\ROM_RAM_1|Mux9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux9~1 ),
	.regout(\inst[9]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[9]~reg0 .lut_mask = "dda0";
defparam \inst[9]~reg0 .operation_mode = "normal";
defparam \inst[9]~reg0 .output_mode = "reg_and_comb";
defparam \inst[9]~reg0 .register_cascade_mode = "off";
defparam \inst[9]~reg0 .sum_lutc_input = "datac";
defparam \inst[9]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N1
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~33 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~33_combout  = (!address[3] & ((address[0] & (!address[2] & !address[1])) # (!address[0] & (address[2] $ (address[1])))))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[0]),
	.datac(address[2]),
	.datad(address[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~33 .lut_mask = "0114";
defparam \ROM_RAM_1|SRAM_1|mem~33 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~33 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~33 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~33 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N2
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~45 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~45_combout  = ((!address[4] & (!address[5] & \ROM_RAM_1|SRAM_1|mem~33_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[4]),
	.datac(address[5]),
	.datad(\ROM_RAM_1|SRAM_1|mem~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~45 .lut_mask = "0300";
defparam \ROM_RAM_1|SRAM_1|mem~45 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~45 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~45 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~45 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N4
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[10] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [10] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((\ROM_RAM_1|SRAM_1|mem~45_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_2|dataout [10]),
	.datac(\ROM_RAM_1|SRAM_1|mem~45_combout ),
	.datad(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [10]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[10] .lut_mask = "f0cc";
defparam \ROM_RAM_1|SRAM_2|dataout[10] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[10] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[10] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[10] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N8
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[10] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [10] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_1|mem~45_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (((\ROM_RAM_1|SRAM_3|dataout [10]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_1|mem~45_combout ),
	.datab(\ROM_RAM_1|SRAM_3|dataout [10]),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [10]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[10] .lut_mask = "acac";
defparam \ROM_RAM_1|SRAM_3|dataout[10] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[10] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[10] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[10] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N1
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[10] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [10] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|mem~45_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|dataout [10]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~45_combout ),
	.datac(\ROM_RAM_1|SRAM_1|dataout [10]),
	.datad(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [10]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[10] .lut_mask = "ccf0";
defparam \ROM_RAM_1|SRAM_1|dataout[10] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[10] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[10] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[10] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N3
cyclone_lcell \ROM_RAM_1|Mux10~0 (
// Equation(s):
// \ROM_RAM_1|Mux10~0_combout  = (address[7] & (((address[6])))) # (!address[7] & ((address[6] & ((\ROM_RAM_1|SRAM_1|dataout [10]))) # (!address[6] & (\ROM_RAM_1|SROM_1|data_out [0]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_1|data_out [0]),
	.datab(address[7]),
	.datac(address[6]),
	.datad(\ROM_RAM_1|SRAM_1|dataout [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux10~0 .lut_mask = "f2c2";
defparam \ROM_RAM_1|Mux10~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux10~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux10~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux10~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N0
cyclone_lcell \inst[10]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux10~1  = (address[7] & ((\ROM_RAM_1|Mux10~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [10]))) # (!\ROM_RAM_1|Mux10~0_combout  & (\ROM_RAM_1|SRAM_2|dataout [10])))) # (!address[7] & (((\ROM_RAM_1|Mux10~0_combout ))))
// \inst[10]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux10~1 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(address[7]),
	.datab(\ROM_RAM_1|SRAM_2|dataout [10]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [10]),
	.datad(\ROM_RAM_1|Mux10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux10~1 ),
	.regout(\inst[10]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[10]~reg0 .lut_mask = "f588";
defparam \inst[10]~reg0 .operation_mode = "normal";
defparam \inst[10]~reg0 .output_mode = "reg_and_comb";
defparam \inst[10]~reg0 .register_cascade_mode = "off";
defparam \inst[10]~reg0 .sum_lutc_input = "datac";
defparam \inst[10]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y13_N7
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~34 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~34_combout  = (!address[2] & (!address[3] & (address[0] $ (address[1]))))

	.clk(gnd),
	.dataa(address[2]),
	.datab(address[0]),
	.datac(address[3]),
	.datad(address[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~34 .lut_mask = "0104";
defparam \ROM_RAM_1|SRAM_1|mem~34 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~34 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~34 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~34 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y13_N8
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~46 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~46_combout  = ((!address[4] & (!address[5] & \ROM_RAM_1|SRAM_1|mem~34_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[4]),
	.datac(address[5]),
	.datad(\ROM_RAM_1|SRAM_1|mem~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~46 .lut_mask = "0300";
defparam \ROM_RAM_1|SRAM_1|mem~46 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~46 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~46 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~46 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y13_N9
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[11] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [11] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_1|mem~46_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_3|dataout [11])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_3|dataout [11]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [11]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[11] .lut_mask = "fa0a";
defparam \ROM_RAM_1|SRAM_3|dataout[11] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[11] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[11] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[11] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y13_N2
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[11] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [11] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|mem~46_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|dataout [11]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~46_combout ),
	.datac(\ROM_RAM_1|SRAM_1|dataout [11]),
	.datad(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [11]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[11] .lut_mask = "ccf0";
defparam \ROM_RAM_1|SRAM_1|dataout[11] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[11] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[11] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[11] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y13_N1
cyclone_lcell \ROM_RAM_1|SROM_1|Mux4~2 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux4~2_combout  = (!address[0] & (address[1] & (address[2] & \ROM_RAM_1|SROM_1|Mux4~0_combout )))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[1]),
	.datac(address[2]),
	.datad(\ROM_RAM_1|SROM_1|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux4~2 .lut_mask = "4000";
defparam \ROM_RAM_1|SROM_1|Mux4~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux4~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux4~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux4~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y13_N5
cyclone_lcell \ROM_RAM_1|SROM_1|data_out[3] (
// Equation(s):
// \ROM_RAM_1|SROM_1|data_out [3] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_1|data_out [3])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_1|Mux4~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_1|data_out [3]),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_1|Mux4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|data_out [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|data_out[3] .lut_mask = "cfc0";
defparam \ROM_RAM_1|SROM_1|data_out[3] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|data_out[3] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|data_out[3] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|data_out[3] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|data_out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N9
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[11] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [11] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((\ROM_RAM_1|SRAM_1|mem~46_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [11])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_2|dataout [11]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [11]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[11] .lut_mask = "fa0a";
defparam \ROM_RAM_1|SRAM_2|dataout[11] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[11] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[11] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[11] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N4
cyclone_lcell \ROM_RAM_1|Mux11~0 (
// Equation(s):
// \ROM_RAM_1|Mux11~0_combout  = (address[6] & (((address[7])))) # (!address[6] & ((address[7] & ((\ROM_RAM_1|SRAM_2|dataout [11]))) # (!address[7] & (\ROM_RAM_1|SROM_1|data_out [3]))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SROM_1|data_out [3]),
	.datac(\ROM_RAM_1|SRAM_2|dataout [11]),
	.datad(address[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux11~0 .lut_mask = "fa44";
defparam \ROM_RAM_1|Mux11~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux11~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux11~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux11~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N5
cyclone_lcell \inst[11]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux11~1  = (address[6] & ((\ROM_RAM_1|Mux11~0_combout  & (\ROM_RAM_1|SRAM_3|dataout [11])) # (!\ROM_RAM_1|Mux11~0_combout  & ((\ROM_RAM_1|SRAM_1|dataout [11]))))) # (!address[6] & (((\ROM_RAM_1|Mux11~0_combout ))))
// \inst[11]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux11~1 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SRAM_3|dataout [11]),
	.datac(\ROM_RAM_1|SRAM_1|dataout [11]),
	.datad(\ROM_RAM_1|Mux11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux11~1 ),
	.regout(\inst[11]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[11]~reg0 .lut_mask = "dda0";
defparam \inst[11]~reg0 .operation_mode = "normal";
defparam \inst[11]~reg0 .output_mode = "reg_and_comb";
defparam \inst[11]~reg0 .register_cascade_mode = "off";
defparam \inst[11]~reg0 .sum_lutc_input = "datac";
defparam \inst[11]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N9
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~35 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~35_combout  = (!address[3] & ((address[0] & ((!address[1]))) # (!address[0] & ((address[2]) # (address[1])))))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[2]),
	.datac(address[1]),
	.datad(address[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~35 .lut_mask = "005e";
defparam \ROM_RAM_1|SRAM_1|mem~35 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~35 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~35 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~35 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N4
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~47 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~47_combout  = ((!address[4] & (!address[5] & \ROM_RAM_1|SRAM_1|mem~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[4]),
	.datac(address[5]),
	.datad(\ROM_RAM_1|SRAM_1|mem~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~47 .lut_mask = "0300";
defparam \ROM_RAM_1|SRAM_1|mem~47 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~47 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~47 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~47 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N5
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[12] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [12] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_1|mem~47_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_3|dataout [12])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_3|dataout [12]),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [12]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[12] .lut_mask = "fc0c";
defparam \ROM_RAM_1|SRAM_3|dataout[12] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[12] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[12] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[12] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N8
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[12] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [12] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (((\ROM_RAM_1|SRAM_1|mem~47_combout )))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [12]))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_2|dataout [12]),
	.datab(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datac(\ROM_RAM_1|SRAM_1|mem~47_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [12]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[12] .lut_mask = "e2e2";
defparam \ROM_RAM_1|SRAM_2|dataout[12] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[12] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[12] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[12] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N0
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[12] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [12] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|mem~47_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|dataout [12])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|dataout [12]),
	.datac(\ROM_RAM_1|SRAM_1|mem~47_combout ),
	.datad(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [12]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[12] .lut_mask = "f0cc";
defparam \ROM_RAM_1|SRAM_1|dataout[12] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[12] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[12] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[12] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N1
cyclone_lcell \ROM_RAM_1|Mux12~0 (
// Equation(s):
// \ROM_RAM_1|Mux12~0_combout  = (address[6] & ((\ROM_RAM_1|SRAM_1|dataout [12]) # ((address[7])))) # (!address[6] & (((!address[7] & \ROM_RAM_1|SROM_1|data_out [0]))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SRAM_1|dataout [12]),
	.datac(address[7]),
	.datad(\ROM_RAM_1|SROM_1|data_out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux12~0 .lut_mask = "ada8";
defparam \ROM_RAM_1|Mux12~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux12~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux12~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux12~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N2
cyclone_lcell \inst[12]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux12~1  = (address[7] & ((\ROM_RAM_1|Mux12~0_combout  & (\ROM_RAM_1|SRAM_3|dataout [12])) # (!\ROM_RAM_1|Mux12~0_combout  & ((\ROM_RAM_1|SRAM_2|dataout [12]))))) # (!address[7] & (((\ROM_RAM_1|Mux12~0_combout ))))
// \inst[12]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux12~1 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(address[7]),
	.datab(\ROM_RAM_1|SRAM_3|dataout [12]),
	.datac(\ROM_RAM_1|SRAM_2|dataout [12]),
	.datad(\ROM_RAM_1|Mux12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux12~1 ),
	.regout(\inst[12]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[12]~reg0 .lut_mask = "dda0";
defparam \inst[12]~reg0 .operation_mode = "normal";
defparam \inst[12]~reg0 .output_mode = "reg_and_comb";
defparam \inst[12]~reg0 .register_cascade_mode = "off";
defparam \inst[12]~reg0 .sum_lutc_input = "datac";
defparam \inst[12]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X36_Y13_N6
cyclone_lcell \ROM_RAM_1|SROM_1|Mux2~0 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux2~0_combout  = (!address[0] & (!address[1] & (!address[2] & \ROM_RAM_1|SROM_1|Mux4~0_combout )))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[1]),
	.datac(address[2]),
	.datad(\ROM_RAM_1|SROM_1|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux2~0 .lut_mask = "0100";
defparam \ROM_RAM_1|SROM_1|Mux2~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux2~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux2~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux2~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N0
cyclone_lcell \ROM_RAM_1|SROM_1|data_out[5] (
// Equation(s):
// \ROM_RAM_1|SROM_1|data_out [5] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_1|data_out [5])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_1|Mux2~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_1|data_out [5]),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_1|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|data_out [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|data_out[5] .lut_mask = "cfc0";
defparam \ROM_RAM_1|SROM_1|data_out[5] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|data_out[5] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|data_out[5] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|data_out[5] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|data_out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N7
cyclone_lcell \ROM_RAM_1|Mux13~0 (
// Equation(s):
// \ROM_RAM_1|Mux13~0_combout  = (address[6] & (((address[7])))) # (!address[6] & ((address[7] & ((\ROM_RAM_1|SRAM_2|dataout [11]))) # (!address[7] & (\ROM_RAM_1|SROM_1|data_out [5]))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SROM_1|data_out [5]),
	.datac(\ROM_RAM_1|SRAM_2|dataout [11]),
	.datad(address[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux13~0 .lut_mask = "fa44";
defparam \ROM_RAM_1|Mux13~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux13~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux13~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux13~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N8
cyclone_lcell \inst[13]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux13~1  = (address[6] & ((\ROM_RAM_1|Mux13~0_combout  & (\ROM_RAM_1|SRAM_3|dataout [11])) # (!\ROM_RAM_1|Mux13~0_combout  & ((\ROM_RAM_1|SRAM_1|dataout [11]))))) # (!address[6] & (((\ROM_RAM_1|Mux13~0_combout ))))
// \inst[13]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux13~1 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SRAM_3|dataout [11]),
	.datac(\ROM_RAM_1|SRAM_1|dataout [11]),
	.datad(\ROM_RAM_1|Mux13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux13~1 ),
	.regout(\inst[13]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[13]~reg0 .lut_mask = "dda0";
defparam \inst[13]~reg0 .operation_mode = "normal";
defparam \inst[13]~reg0 .output_mode = "reg_and_comb";
defparam \inst[13]~reg0 .register_cascade_mode = "off";
defparam \inst[13]~reg0 .sum_lutc_input = "datac";
defparam \inst[13]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y13_N9
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~36 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~36_combout  = (!address[3] & (!address[4] & (!address[5] & !address[2])))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[4]),
	.datac(address[5]),
	.datad(address[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~36 .lut_mask = "0001";
defparam \ROM_RAM_1|SRAM_1|mem~36 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~36 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~36 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~36 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y13_N9
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[14] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [14] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_1|mem~36_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_3|dataout [14])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_3|dataout [14]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [14]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[14] .lut_mask = "fa0a";
defparam \ROM_RAM_1|SRAM_3|dataout[14] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[14] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[14] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[14] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y13_N8
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[14] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [14] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((\ROM_RAM_1|SRAM_1|mem~36_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [14])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_2|dataout [14]),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [14]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[14] .lut_mask = "fc0c";
defparam \ROM_RAM_1|SRAM_2|dataout[14] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[14] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[14] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[14] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y13_N4
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[14] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [14] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|mem~36_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|dataout [14])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|dataout [14]),
	.datac(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [14]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[14] .lut_mask = "fc0c";
defparam \ROM_RAM_1|SRAM_1|dataout[14] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[14] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[14] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[14] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N7
cyclone_lcell \ROM_RAM_1|SROM_1|Mux1~1 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux1~1_combout  = (address[3] & (address[0] $ (((!address[1]))))) # (!address[3] & (address[4] & (address[0] $ (address[1]))))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[4]),
	.datac(address[3]),
	.datad(address[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux1~1 .lut_mask = "a458";
defparam \ROM_RAM_1|SROM_1|Mux1~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux1~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux1~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux1~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N0
cyclone_lcell \ROM_RAM_1|SROM_1|Mux1~0 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux1~0_combout  = (address[4] & (!address[0] & (!address[3] & !address[1]))) # (!address[4] & (((address[3] & address[1]))))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[4]),
	.datac(address[3]),
	.datad(address[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux1~0 .lut_mask = "3004";
defparam \ROM_RAM_1|SROM_1|Mux1~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux1~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux1~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux1~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N3
cyclone_lcell \ROM_RAM_1|SROM_1|Mux1~2 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux1~2_combout  = (!address[5] & ((address[2] & ((\ROM_RAM_1|SROM_1|Mux1~0_combout ))) # (!address[2] & (\ROM_RAM_1|SROM_1|Mux1~1_combout ))))

	.clk(gnd),
	.dataa(address[2]),
	.datab(address[5]),
	.datac(\ROM_RAM_1|SROM_1|Mux1~1_combout ),
	.datad(\ROM_RAM_1|SROM_1|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux1~2 .lut_mask = "3210";
defparam \ROM_RAM_1|SROM_1|Mux1~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux1~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux1~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux1~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N5
cyclone_lcell \ROM_RAM_1|SROM_1|Mux1~3 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux1~3_combout  = (((\ROM_RAM_1|SROM_2|Mux7~2_combout ) # (\ROM_RAM_1|SROM_1|Mux1~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|SROM_2|Mux7~2_combout ),
	.datad(\ROM_RAM_1|SROM_1|Mux1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux1~3 .lut_mask = "fff0";
defparam \ROM_RAM_1|SROM_1|Mux1~3 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux1~3 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux1~3 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux1~3 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y16_N6
cyclone_lcell \ROM_RAM_1|SROM_1|data_out[6] (
// Equation(s):
// \ROM_RAM_1|SROM_1|data_out [6] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_1|data_out [6])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_1|Mux1~3_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_1|data_out [6]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_1|Mux1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|data_out [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|data_out[6] .lut_mask = "afa0";
defparam \ROM_RAM_1|SROM_1|data_out[6] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|data_out[6] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|data_out[6] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|data_out[6] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|data_out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y13_N1
cyclone_lcell \ROM_RAM_1|Mux14~0 (
// Equation(s):
// \ROM_RAM_1|Mux14~0_combout  = (address[6] & ((address[7]) # ((\ROM_RAM_1|SRAM_1|dataout [14])))) # (!address[6] & (!address[7] & ((\ROM_RAM_1|SROM_1|data_out [6]))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(address[7]),
	.datac(\ROM_RAM_1|SRAM_1|dataout [14]),
	.datad(\ROM_RAM_1|SROM_1|data_out [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux14~0 .lut_mask = "b9a8";
defparam \ROM_RAM_1|Mux14~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux14~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux14~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux14~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y13_N2
cyclone_lcell \inst[14]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux14~1  = (address[7] & ((\ROM_RAM_1|Mux14~0_combout  & (\ROM_RAM_1|SRAM_3|dataout [14])) # (!\ROM_RAM_1|Mux14~0_combout  & ((\ROM_RAM_1|SRAM_2|dataout [14]))))) # (!address[7] & (((\ROM_RAM_1|Mux14~0_combout ))))
// \inst[14]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux14~1 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(\ROM_RAM_1|SRAM_3|dataout [14]),
	.datab(address[7]),
	.datac(\ROM_RAM_1|SRAM_2|dataout [14]),
	.datad(\ROM_RAM_1|Mux14~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux14~1 ),
	.regout(\inst[14]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[14]~reg0 .lut_mask = "bbc0";
defparam \inst[14]~reg0 .operation_mode = "normal";
defparam \inst[14]~reg0 .output_mode = "reg_and_comb";
defparam \inst[14]~reg0 .register_cascade_mode = "off";
defparam \inst[14]~reg0 .sum_lutc_input = "datac";
defparam \inst[14]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N6
cyclone_lcell \ROM_RAM_1|SROM_1|Mux0~2 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux0~2_combout  = (!address[0] & (address[3] & (address[1] $ (!address[2]))))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[3]),
	.datac(address[1]),
	.datad(address[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux0~2 .lut_mask = "4004";
defparam \ROM_RAM_1|SROM_1|Mux0~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux0~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux0~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux0~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N5
cyclone_lcell \ROM_RAM_1|SROM_1|Mux0~3 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux0~3_combout  = (!address[5] & (((address[4] & \ROM_RAM_1|SROM_1|Mux0~2_combout ))))

	.clk(gnd),
	.dataa(address[5]),
	.datab(vcc),
	.datac(address[4]),
	.datad(\ROM_RAM_1|SROM_1|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux0~3 .lut_mask = "5000";
defparam \ROM_RAM_1|SROM_1|Mux0~3 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux0~3 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux0~3 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux0~3 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N0
cyclone_lcell \ROM_RAM_1|SROM_1|data_out[7] (
// Equation(s):
// \ROM_RAM_1|SROM_1|data_out [7] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_1|data_out [7])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_1|Mux0~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_1|data_out [7]),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_1|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|data_out [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|data_out[7] .lut_mask = "cfc0";
defparam \ROM_RAM_1|SROM_1|data_out[7] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|data_out[7] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|data_out[7] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|data_out[7] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|data_out[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N1
cyclone_lcell \inst[15]~reg0 (
// Equation(s):
// \ROM_RAM_1|Mux15~0  = ((!address[6] & (!address[7] & \ROM_RAM_1|SROM_1|data_out [7])))
// \inst[15]~reg0_regout  = DFFEAS(\ROM_RAM_1|Mux15~0 , GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(address[6]),
	.datac(address[7]),
	.datad(\ROM_RAM_1|SROM_1|data_out [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux15~0 ),
	.regout(\inst[15]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[15]~reg0 .lut_mask = "0300";
defparam \inst[15]~reg0 .operation_mode = "normal";
defparam \inst[15]~reg0 .output_mode = "reg_and_comb";
defparam \inst[15]~reg0 .register_cascade_mode = "off";
defparam \inst[15]~reg0 .sum_lutc_input = "datac";
defparam \inst[15]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N4
cyclone_lcell \inst[16]~reg0 (
// Equation(s):
// \inst[16]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux0~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux0~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[16]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[16]~reg0 .lut_mask = "0000";
defparam \inst[16]~reg0 .operation_mode = "normal";
defparam \inst[16]~reg0 .output_mode = "reg_only";
defparam \inst[16]~reg0 .register_cascade_mode = "off";
defparam \inst[16]~reg0 .sum_lutc_input = "datac";
defparam \inst[16]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X37_Y16_N1
cyclone_lcell \inst[17]~reg0 (
// Equation(s):
// \inst[17]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux1~1 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[17]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[17]~reg0 .lut_mask = "ff00";
defparam \inst[17]~reg0 .operation_mode = "normal";
defparam \inst[17]~reg0 .output_mode = "reg_only";
defparam \inst[17]~reg0 .register_cascade_mode = "off";
defparam \inst[17]~reg0 .sum_lutc_input = "datac";
defparam \inst[17]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N2
cyclone_lcell \inst[18]~reg0 (
// Equation(s):
// \inst[18]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux2~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux2~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[18]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[18]~reg0 .lut_mask = "0000";
defparam \inst[18]~reg0 .operation_mode = "normal";
defparam \inst[18]~reg0 .output_mode = "reg_only";
defparam \inst[18]~reg0 .register_cascade_mode = "off";
defparam \inst[18]~reg0 .sum_lutc_input = "datac";
defparam \inst[18]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y16_N8
cyclone_lcell \inst[19]~reg0 (
// Equation(s):
// \inst[19]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux3~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux3~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[19]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[19]~reg0 .lut_mask = "0000";
defparam \inst[19]~reg0 .operation_mode = "normal";
defparam \inst[19]~reg0 .output_mode = "reg_only";
defparam \inst[19]~reg0 .register_cascade_mode = "off";
defparam \inst[19]~reg0 .sum_lutc_input = "datac";
defparam \inst[19]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X38_Y13_N9
cyclone_lcell \inst[20]~reg0 (
// Equation(s):
// \inst[20]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux4~1 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[20]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[20]~reg0 .lut_mask = "ff00";
defparam \inst[20]~reg0 .operation_mode = "normal";
defparam \inst[20]~reg0 .output_mode = "reg_only";
defparam \inst[20]~reg0 .register_cascade_mode = "off";
defparam \inst[20]~reg0 .sum_lutc_input = "datac";
defparam \inst[20]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y13_N4
cyclone_lcell \inst[21]~reg0 (
// Equation(s):
// \inst[21]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux5~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux5~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[21]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[21]~reg0 .lut_mask = "0000";
defparam \inst[21]~reg0 .operation_mode = "normal";
defparam \inst[21]~reg0 .output_mode = "reg_only";
defparam \inst[21]~reg0 .register_cascade_mode = "off";
defparam \inst[21]~reg0 .sum_lutc_input = "datac";
defparam \inst[21]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X41_Y17_N9
cyclone_lcell \inst[22]~reg0 (
// Equation(s):
// \inst[22]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux6~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux6~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[22]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[22]~reg0 .lut_mask = "0000";
defparam \inst[22]~reg0 .operation_mode = "normal";
defparam \inst[22]~reg0 .output_mode = "reg_only";
defparam \inst[22]~reg0 .register_cascade_mode = "off";
defparam \inst[22]~reg0 .sum_lutc_input = "datac";
defparam \inst[22]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X40_Y17_N8
cyclone_lcell \inst[23]~reg0 (
// Equation(s):
// \inst[23]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux7~1 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[23]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[23]~reg0 .lut_mask = "ff00";
defparam \inst[23]~reg0 .operation_mode = "normal";
defparam \inst[23]~reg0 .output_mode = "reg_only";
defparam \inst[23]~reg0 .register_cascade_mode = "off";
defparam \inst[23]~reg0 .sum_lutc_input = "datac";
defparam \inst[23]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N5
cyclone_lcell \inst[24]~reg0 (
// Equation(s):
// \inst[24]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux8~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux8~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[24]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[24]~reg0 .lut_mask = "0000";
defparam \inst[24]~reg0 .operation_mode = "normal";
defparam \inst[24]~reg0 .output_mode = "reg_only";
defparam \inst[24]~reg0 .register_cascade_mode = "off";
defparam \inst[24]~reg0 .sum_lutc_input = "datac";
defparam \inst[24]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y13_N8
cyclone_lcell \inst[25]~reg0 (
// Equation(s):
// \inst[25]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux9~1 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux9~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[25]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[25]~reg0 .lut_mask = "ff00";
defparam \inst[25]~reg0 .operation_mode = "normal";
defparam \inst[25]~reg0 .output_mode = "reg_only";
defparam \inst[25]~reg0 .register_cascade_mode = "off";
defparam \inst[25]~reg0 .sum_lutc_input = "datac";
defparam \inst[25]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y16_N2
cyclone_lcell \inst[26]~reg0 (
// Equation(s):
// \inst[26]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux10~1 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux10~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[26]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[26]~reg0 .lut_mask = "ff00";
defparam \inst[26]~reg0 .operation_mode = "normal";
defparam \inst[26]~reg0 .output_mode = "reg_only";
defparam \inst[26]~reg0 .register_cascade_mode = "off";
defparam \inst[26]~reg0 .sum_lutc_input = "datac";
defparam \inst[26]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N6
cyclone_lcell \inst[27]~reg0 (
// Equation(s):
// \inst[27]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux11~1 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux11~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[27]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[27]~reg0 .lut_mask = "ff00";
defparam \inst[27]~reg0 .operation_mode = "normal";
defparam \inst[27]~reg0 .output_mode = "reg_only";
defparam \inst[27]~reg0 .register_cascade_mode = "off";
defparam \inst[27]~reg0 .sum_lutc_input = "datac";
defparam \inst[27]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N3
cyclone_lcell \inst[28]~reg0 (
// Equation(s):
// \inst[28]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux12~1 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux12~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[28]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[28]~reg0 .lut_mask = "ff00";
defparam \inst[28]~reg0 .operation_mode = "normal";
defparam \inst[28]~reg0 .output_mode = "reg_only";
defparam \inst[28]~reg0 .register_cascade_mode = "off";
defparam \inst[28]~reg0 .sum_lutc_input = "datac";
defparam \inst[28]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N3
cyclone_lcell \inst[29]~reg0 (
// Equation(s):
// \inst[29]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux13~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux13~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[29]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[29]~reg0 .lut_mask = "0000";
defparam \inst[29]~reg0 .operation_mode = "normal";
defparam \inst[29]~reg0 .output_mode = "reg_only";
defparam \inst[29]~reg0 .register_cascade_mode = "off";
defparam \inst[29]~reg0 .sum_lutc_input = "datac";
defparam \inst[29]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X40_Y13_N0
cyclone_lcell \inst[30]~reg0 (
// Equation(s):
// \inst[30]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux14~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux14~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[30]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[30]~reg0 .lut_mask = "0000";
defparam \inst[30]~reg0 .operation_mode = "normal";
defparam \inst[30]~reg0 .output_mode = "reg_only";
defparam \inst[30]~reg0 .register_cascade_mode = "off";
defparam \inst[30]~reg0 .sum_lutc_input = "datac";
defparam \inst[30]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X40_Y15_N8
cyclone_lcell \inst[31]~reg0 (
// Equation(s):
// \inst[31]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux15~0 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux15~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[31]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[31]~reg0 .lut_mask = "ff00";
defparam \inst[31]~reg0 .operation_mode = "normal";
defparam \inst[31]~reg0 .output_mode = "reg_only";
defparam \inst[31]~reg0 .register_cascade_mode = "off";
defparam \inst[31]~reg0 .sum_lutc_input = "datac";
defparam \inst[31]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y14_N8
cyclone_lcell \inst[32]~reg0 (
// Equation(s):
// \inst[32]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux0~1 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[32]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[32]~reg0 .lut_mask = "ff00";
defparam \inst[32]~reg0 .operation_mode = "normal";
defparam \inst[32]~reg0 .output_mode = "reg_only";
defparam \inst[32]~reg0 .register_cascade_mode = "off";
defparam \inst[32]~reg0 .sum_lutc_input = "datac";
defparam \inst[32]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X37_Y16_N6
cyclone_lcell \inst[33]~reg0 (
// Equation(s):
// \inst[33]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux1~1 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[33]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[33]~reg0 .lut_mask = "ff00";
defparam \inst[33]~reg0 .operation_mode = "normal";
defparam \inst[33]~reg0 .output_mode = "reg_only";
defparam \inst[33]~reg0 .register_cascade_mode = "off";
defparam \inst[33]~reg0 .sum_lutc_input = "datac";
defparam \inst[33]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X39_Y15_N0
cyclone_lcell \inst[34]~reg0 (
// Equation(s):
// \inst[34]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux2~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux2~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[34]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[34]~reg0 .lut_mask = "0000";
defparam \inst[34]~reg0 .operation_mode = "normal";
defparam \inst[34]~reg0 .output_mode = "reg_only";
defparam \inst[34]~reg0 .register_cascade_mode = "off";
defparam \inst[34]~reg0 .sum_lutc_input = "datac";
defparam \inst[34]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X36_Y16_N7
cyclone_lcell \inst[35]~reg0 (
// Equation(s):
// \inst[35]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux3~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux3~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[35]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[35]~reg0 .lut_mask = "0000";
defparam \inst[35]~reg0 .operation_mode = "normal";
defparam \inst[35]~reg0 .output_mode = "reg_only";
defparam \inst[35]~reg0 .register_cascade_mode = "off";
defparam \inst[35]~reg0 .sum_lutc_input = "datac";
defparam \inst[35]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X38_Y13_N2
cyclone_lcell \inst[36]~reg0 (
// Equation(s):
// \inst[36]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux4~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux4~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[36]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[36]~reg0 .lut_mask = "0000";
defparam \inst[36]~reg0 .operation_mode = "normal";
defparam \inst[36]~reg0 .output_mode = "reg_only";
defparam \inst[36]~reg0 .register_cascade_mode = "off";
defparam \inst[36]~reg0 .sum_lutc_input = "datac";
defparam \inst[36]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X41_Y13_N3
cyclone_lcell \inst[37]~reg0 (
// Equation(s):
// \inst[37]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux5~1 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux5~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[37]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[37]~reg0 .lut_mask = "ff00";
defparam \inst[37]~reg0 .operation_mode = "normal";
defparam \inst[37]~reg0 .output_mode = "reg_only";
defparam \inst[37]~reg0 .register_cascade_mode = "off";
defparam \inst[37]~reg0 .sum_lutc_input = "datac";
defparam \inst[37]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y17_N8
cyclone_lcell \inst[38]~reg0 (
// Equation(s):
// \inst[38]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux6~1 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[38]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[38]~reg0 .lut_mask = "ff00";
defparam \inst[38]~reg0 .operation_mode = "normal";
defparam \inst[38]~reg0 .output_mode = "reg_only";
defparam \inst[38]~reg0 .register_cascade_mode = "off";
defparam \inst[38]~reg0 .sum_lutc_input = "datac";
defparam \inst[38]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y17_N9
cyclone_lcell \inst[39]~reg0 (
// Equation(s):
// \inst[39]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux7~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux7~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[39]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[39]~reg0 .lut_mask = "0000";
defparam \inst[39]~reg0 .operation_mode = "normal";
defparam \inst[39]~reg0 .output_mode = "reg_only";
defparam \inst[39]~reg0 .register_cascade_mode = "off";
defparam \inst[39]~reg0 .sum_lutc_input = "datac";
defparam \inst[39]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X41_Y16_N6
cyclone_lcell \inst[40]~reg0 (
// Equation(s):
// \inst[40]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux8~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux8~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[40]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[40]~reg0 .lut_mask = "0000";
defparam \inst[40]~reg0 .operation_mode = "normal";
defparam \inst[40]~reg0 .output_mode = "reg_only";
defparam \inst[40]~reg0 .register_cascade_mode = "off";
defparam \inst[40]~reg0 .sum_lutc_input = "datac";
defparam \inst[40]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X39_Y13_N0
cyclone_lcell \inst[41]~reg0 (
// Equation(s):
// \inst[41]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux9~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux9~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[41]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[41]~reg0 .lut_mask = "0000";
defparam \inst[41]~reg0 .operation_mode = "normal";
defparam \inst[41]~reg0 .output_mode = "reg_only";
defparam \inst[41]~reg0 .register_cascade_mode = "off";
defparam \inst[41]~reg0 .sum_lutc_input = "datac";
defparam \inst[41]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X41_Y16_N4
cyclone_lcell \inst[42]~reg0 (
// Equation(s):
// \inst[42]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux10~1 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux10~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[42]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[42]~reg0 .lut_mask = "ff00";
defparam \inst[42]~reg0 .operation_mode = "normal";
defparam \inst[42]~reg0 .output_mode = "reg_only";
defparam \inst[42]~reg0 .register_cascade_mode = "off";
defparam \inst[42]~reg0 .sum_lutc_input = "datac";
defparam \inst[42]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X35_Y13_N2
cyclone_lcell \inst[43]~reg0 (
// Equation(s):
// \inst[43]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux11~1 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux11~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[43]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[43]~reg0 .lut_mask = "ff00";
defparam \inst[43]~reg0 .operation_mode = "normal";
defparam \inst[43]~reg0 .output_mode = "reg_only";
defparam \inst[43]~reg0 .register_cascade_mode = "off";
defparam \inst[43]~reg0 .sum_lutc_input = "datac";
defparam \inst[43]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X41_Y15_N9
cyclone_lcell \inst[44]~reg0 (
// Equation(s):
// \inst[44]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux12~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux12~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[44]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[44]~reg0 .lut_mask = "0000";
defparam \inst[44]~reg0 .operation_mode = "normal";
defparam \inst[44]~reg0 .output_mode = "reg_only";
defparam \inst[44]~reg0 .register_cascade_mode = "off";
defparam \inst[44]~reg0 .sum_lutc_input = "datac";
defparam \inst[44]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X35_Y13_N1
cyclone_lcell \inst[45]~reg0 (
// Equation(s):
// \inst[45]~reg0_regout  = DFFEAS(GND, GLOBAL(\choose~combout ), VCC, , , \ROM_RAM_1|Mux13~1 , , , VCC)

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux13~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[45]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[45]~reg0 .lut_mask = "0000";
defparam \inst[45]~reg0 .operation_mode = "normal";
defparam \inst[45]~reg0 .output_mode = "reg_only";
defparam \inst[45]~reg0 .register_cascade_mode = "off";
defparam \inst[45]~reg0 .sum_lutc_input = "datac";
defparam \inst[45]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X40_Y13_N3
cyclone_lcell \inst[46]~reg0 (
// Equation(s):
// \inst[46]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux14~1 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux14~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[46]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[46]~reg0 .lut_mask = "ff00";
defparam \inst[46]~reg0 .operation_mode = "normal";
defparam \inst[46]~reg0 .output_mode = "reg_only";
defparam \inst[46]~reg0 .register_cascade_mode = "off";
defparam \inst[46]~reg0 .sum_lutc_input = "datac";
defparam \inst[46]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X40_Y15_N2
cyclone_lcell \inst[47]~reg0 (
// Equation(s):
// \inst[47]~reg0_regout  = DFFEAS((((\ROM_RAM_1|Mux15~0 ))), GLOBAL(\choose~combout ), VCC, , , , , , )

	.clk(\choose~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux15~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst[47]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[47]~reg0 .lut_mask = "ff00";
defparam \inst[47]~reg0 .operation_mode = "normal";
defparam \inst[47]~reg0 .output_mode = "reg_only";
defparam \inst[47]~reg0 .register_cascade_mode = "off";
defparam \inst[47]~reg0 .sum_lutc_input = "datac";
defparam \inst[47]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(addr[8]));
// synopsys translate_off
defparam \addr[8]~I .input_async_reset = "none";
defparam \addr[8]~I .input_power_up = "low";
defparam \addr[8]~I .input_register_mode = "none";
defparam \addr[8]~I .input_sync_reset = "none";
defparam \addr[8]~I .oe_async_reset = "none";
defparam \addr[8]~I .oe_power_up = "low";
defparam \addr[8]~I .oe_register_mode = "none";
defparam \addr[8]~I .oe_sync_reset = "none";
defparam \addr[8]~I .operation_mode = "input";
defparam \addr[8]~I .output_async_reset = "none";
defparam \addr[8]~I .output_power_up = "low";
defparam \addr[8]~I .output_register_mode = "none";
defparam \addr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(addr[9]));
// synopsys translate_off
defparam \addr[9]~I .input_async_reset = "none";
defparam \addr[9]~I .input_power_up = "low";
defparam \addr[9]~I .input_register_mode = "none";
defparam \addr[9]~I .input_sync_reset = "none";
defparam \addr[9]~I .oe_async_reset = "none";
defparam \addr[9]~I .oe_power_up = "low";
defparam \addr[9]~I .oe_register_mode = "none";
defparam \addr[9]~I .oe_sync_reset = "none";
defparam \addr[9]~I .operation_mode = "input";
defparam \addr[9]~I .output_async_reset = "none";
defparam \addr[9]~I .output_power_up = "low";
defparam \addr[9]~I .output_register_mode = "none";
defparam \addr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(addr[10]));
// synopsys translate_off
defparam \addr[10]~I .input_async_reset = "none";
defparam \addr[10]~I .input_power_up = "low";
defparam \addr[10]~I .input_register_mode = "none";
defparam \addr[10]~I .input_sync_reset = "none";
defparam \addr[10]~I .oe_async_reset = "none";
defparam \addr[10]~I .oe_power_up = "low";
defparam \addr[10]~I .oe_register_mode = "none";
defparam \addr[10]~I .oe_sync_reset = "none";
defparam \addr[10]~I .operation_mode = "input";
defparam \addr[10]~I .output_async_reset = "none";
defparam \addr[10]~I .output_power_up = "low";
defparam \addr[10]~I .output_register_mode = "none";
defparam \addr[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(addr[11]));
// synopsys translate_off
defparam \addr[11]~I .input_async_reset = "none";
defparam \addr[11]~I .input_power_up = "low";
defparam \addr[11]~I .input_register_mode = "none";
defparam \addr[11]~I .input_sync_reset = "none";
defparam \addr[11]~I .oe_async_reset = "none";
defparam \addr[11]~I .oe_power_up = "low";
defparam \addr[11]~I .oe_register_mode = "none";
defparam \addr[11]~I .oe_sync_reset = "none";
defparam \addr[11]~I .operation_mode = "input";
defparam \addr[11]~I .output_async_reset = "none";
defparam \addr[11]~I .output_power_up = "low";
defparam \addr[11]~I .output_register_mode = "none";
defparam \addr[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[0]));
// synopsys translate_off
defparam \result[0]~I .input_async_reset = "none";
defparam \result[0]~I .input_power_up = "low";
defparam \result[0]~I .input_register_mode = "none";
defparam \result[0]~I .input_sync_reset = "none";
defparam \result[0]~I .oe_async_reset = "none";
defparam \result[0]~I .oe_power_up = "low";
defparam \result[0]~I .oe_register_mode = "none";
defparam \result[0]~I .oe_sync_reset = "none";
defparam \result[0]~I .operation_mode = "output";
defparam \result[0]~I .output_async_reset = "none";
defparam \result[0]~I .output_power_up = "low";
defparam \result[0]~I .output_register_mode = "none";
defparam \result[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[1]));
// synopsys translate_off
defparam \result[1]~I .input_async_reset = "none";
defparam \result[1]~I .input_power_up = "low";
defparam \result[1]~I .input_register_mode = "none";
defparam \result[1]~I .input_sync_reset = "none";
defparam \result[1]~I .oe_async_reset = "none";
defparam \result[1]~I .oe_power_up = "low";
defparam \result[1]~I .oe_register_mode = "none";
defparam \result[1]~I .oe_sync_reset = "none";
defparam \result[1]~I .operation_mode = "output";
defparam \result[1]~I .output_async_reset = "none";
defparam \result[1]~I .output_power_up = "low";
defparam \result[1]~I .output_register_mode = "none";
defparam \result[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[2]));
// synopsys translate_off
defparam \result[2]~I .input_async_reset = "none";
defparam \result[2]~I .input_power_up = "low";
defparam \result[2]~I .input_register_mode = "none";
defparam \result[2]~I .input_sync_reset = "none";
defparam \result[2]~I .oe_async_reset = "none";
defparam \result[2]~I .oe_power_up = "low";
defparam \result[2]~I .oe_register_mode = "none";
defparam \result[2]~I .oe_sync_reset = "none";
defparam \result[2]~I .operation_mode = "output";
defparam \result[2]~I .output_async_reset = "none";
defparam \result[2]~I .output_power_up = "low";
defparam \result[2]~I .output_register_mode = "none";
defparam \result[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[3]));
// synopsys translate_off
defparam \result[3]~I .input_async_reset = "none";
defparam \result[3]~I .input_power_up = "low";
defparam \result[3]~I .input_register_mode = "none";
defparam \result[3]~I .input_sync_reset = "none";
defparam \result[3]~I .oe_async_reset = "none";
defparam \result[3]~I .oe_power_up = "low";
defparam \result[3]~I .oe_register_mode = "none";
defparam \result[3]~I .oe_sync_reset = "none";
defparam \result[3]~I .operation_mode = "output";
defparam \result[3]~I .output_async_reset = "none";
defparam \result[3]~I .output_power_up = "low";
defparam \result[3]~I .output_register_mode = "none";
defparam \result[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[4]));
// synopsys translate_off
defparam \result[4]~I .input_async_reset = "none";
defparam \result[4]~I .input_power_up = "low";
defparam \result[4]~I .input_register_mode = "none";
defparam \result[4]~I .input_sync_reset = "none";
defparam \result[4]~I .oe_async_reset = "none";
defparam \result[4]~I .oe_power_up = "low";
defparam \result[4]~I .oe_register_mode = "none";
defparam \result[4]~I .oe_sync_reset = "none";
defparam \result[4]~I .operation_mode = "output";
defparam \result[4]~I .output_async_reset = "none";
defparam \result[4]~I .output_power_up = "low";
defparam \result[4]~I .output_register_mode = "none";
defparam \result[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[5]));
// synopsys translate_off
defparam \result[5]~I .input_async_reset = "none";
defparam \result[5]~I .input_power_up = "low";
defparam \result[5]~I .input_register_mode = "none";
defparam \result[5]~I .input_sync_reset = "none";
defparam \result[5]~I .oe_async_reset = "none";
defparam \result[5]~I .oe_power_up = "low";
defparam \result[5]~I .oe_register_mode = "none";
defparam \result[5]~I .oe_sync_reset = "none";
defparam \result[5]~I .operation_mode = "output";
defparam \result[5]~I .output_async_reset = "none";
defparam \result[5]~I .output_power_up = "low";
defparam \result[5]~I .output_register_mode = "none";
defparam \result[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[6]));
// synopsys translate_off
defparam \result[6]~I .input_async_reset = "none";
defparam \result[6]~I .input_power_up = "low";
defparam \result[6]~I .input_register_mode = "none";
defparam \result[6]~I .input_sync_reset = "none";
defparam \result[6]~I .oe_async_reset = "none";
defparam \result[6]~I .oe_power_up = "low";
defparam \result[6]~I .oe_register_mode = "none";
defparam \result[6]~I .oe_sync_reset = "none";
defparam \result[6]~I .operation_mode = "output";
defparam \result[6]~I .output_async_reset = "none";
defparam \result[6]~I .output_power_up = "low";
defparam \result[6]~I .output_register_mode = "none";
defparam \result[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[7]));
// synopsys translate_off
defparam \result[7]~I .input_async_reset = "none";
defparam \result[7]~I .input_power_up = "low";
defparam \result[7]~I .input_register_mode = "none";
defparam \result[7]~I .input_sync_reset = "none";
defparam \result[7]~I .oe_async_reset = "none";
defparam \result[7]~I .oe_power_up = "low";
defparam \result[7]~I .oe_register_mode = "none";
defparam \result[7]~I .oe_sync_reset = "none";
defparam \result[7]~I .operation_mode = "output";
defparam \result[7]~I .output_async_reset = "none";
defparam \result[7]~I .output_power_up = "low";
defparam \result[7]~I .output_register_mode = "none";
defparam \result[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[8]));
// synopsys translate_off
defparam \result[8]~I .input_async_reset = "none";
defparam \result[8]~I .input_power_up = "low";
defparam \result[8]~I .input_register_mode = "none";
defparam \result[8]~I .input_sync_reset = "none";
defparam \result[8]~I .oe_async_reset = "none";
defparam \result[8]~I .oe_power_up = "low";
defparam \result[8]~I .oe_register_mode = "none";
defparam \result[8]~I .oe_sync_reset = "none";
defparam \result[8]~I .operation_mode = "output";
defparam \result[8]~I .output_async_reset = "none";
defparam \result[8]~I .output_power_up = "low";
defparam \result[8]~I .output_register_mode = "none";
defparam \result[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[9]));
// synopsys translate_off
defparam \result[9]~I .input_async_reset = "none";
defparam \result[9]~I .input_power_up = "low";
defparam \result[9]~I .input_register_mode = "none";
defparam \result[9]~I .input_sync_reset = "none";
defparam \result[9]~I .oe_async_reset = "none";
defparam \result[9]~I .oe_power_up = "low";
defparam \result[9]~I .oe_register_mode = "none";
defparam \result[9]~I .oe_sync_reset = "none";
defparam \result[9]~I .operation_mode = "output";
defparam \result[9]~I .output_async_reset = "none";
defparam \result[9]~I .output_power_up = "low";
defparam \result[9]~I .output_register_mode = "none";
defparam \result[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[10]));
// synopsys translate_off
defparam \result[10]~I .input_async_reset = "none";
defparam \result[10]~I .input_power_up = "low";
defparam \result[10]~I .input_register_mode = "none";
defparam \result[10]~I .input_sync_reset = "none";
defparam \result[10]~I .oe_async_reset = "none";
defparam \result[10]~I .oe_power_up = "low";
defparam \result[10]~I .oe_register_mode = "none";
defparam \result[10]~I .oe_sync_reset = "none";
defparam \result[10]~I .operation_mode = "output";
defparam \result[10]~I .output_async_reset = "none";
defparam \result[10]~I .output_power_up = "low";
defparam \result[10]~I .output_register_mode = "none";
defparam \result[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[11]));
// synopsys translate_off
defparam \result[11]~I .input_async_reset = "none";
defparam \result[11]~I .input_power_up = "low";
defparam \result[11]~I .input_register_mode = "none";
defparam \result[11]~I .input_sync_reset = "none";
defparam \result[11]~I .oe_async_reset = "none";
defparam \result[11]~I .oe_power_up = "low";
defparam \result[11]~I .oe_register_mode = "none";
defparam \result[11]~I .oe_sync_reset = "none";
defparam \result[11]~I .operation_mode = "output";
defparam \result[11]~I .output_async_reset = "none";
defparam \result[11]~I .output_power_up = "low";
defparam \result[11]~I .output_register_mode = "none";
defparam \result[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[12]));
// synopsys translate_off
defparam \result[12]~I .input_async_reset = "none";
defparam \result[12]~I .input_power_up = "low";
defparam \result[12]~I .input_register_mode = "none";
defparam \result[12]~I .input_sync_reset = "none";
defparam \result[12]~I .oe_async_reset = "none";
defparam \result[12]~I .oe_power_up = "low";
defparam \result[12]~I .oe_register_mode = "none";
defparam \result[12]~I .oe_sync_reset = "none";
defparam \result[12]~I .operation_mode = "output";
defparam \result[12]~I .output_async_reset = "none";
defparam \result[12]~I .output_power_up = "low";
defparam \result[12]~I .output_register_mode = "none";
defparam \result[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[13]));
// synopsys translate_off
defparam \result[13]~I .input_async_reset = "none";
defparam \result[13]~I .input_power_up = "low";
defparam \result[13]~I .input_register_mode = "none";
defparam \result[13]~I .input_sync_reset = "none";
defparam \result[13]~I .oe_async_reset = "none";
defparam \result[13]~I .oe_power_up = "low";
defparam \result[13]~I .oe_register_mode = "none";
defparam \result[13]~I .oe_sync_reset = "none";
defparam \result[13]~I .operation_mode = "output";
defparam \result[13]~I .output_async_reset = "none";
defparam \result[13]~I .output_power_up = "low";
defparam \result[13]~I .output_register_mode = "none";
defparam \result[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[14]));
// synopsys translate_off
defparam \result[14]~I .input_async_reset = "none";
defparam \result[14]~I .input_power_up = "low";
defparam \result[14]~I .input_register_mode = "none";
defparam \result[14]~I .input_sync_reset = "none";
defparam \result[14]~I .oe_async_reset = "none";
defparam \result[14]~I .oe_power_up = "low";
defparam \result[14]~I .oe_register_mode = "none";
defparam \result[14]~I .oe_sync_reset = "none";
defparam \result[14]~I .operation_mode = "output";
defparam \result[14]~I .output_async_reset = "none";
defparam \result[14]~I .output_power_up = "low";
defparam \result[14]~I .output_register_mode = "none";
defparam \result[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \result[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(result[15]));
// synopsys translate_off
defparam \result[15]~I .input_async_reset = "none";
defparam \result[15]~I .input_power_up = "low";
defparam \result[15]~I .input_register_mode = "none";
defparam \result[15]~I .input_sync_reset = "none";
defparam \result[15]~I .oe_async_reset = "none";
defparam \result[15]~I .oe_power_up = "low";
defparam \result[15]~I .oe_register_mode = "none";
defparam \result[15]~I .oe_sync_reset = "none";
defparam \result[15]~I .operation_mode = "output";
defparam \result[15]~I .output_async_reset = "none";
defparam \result[15]~I .output_power_up = "low";
defparam \result[15]~I .output_register_mode = "none";
defparam \result[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[0]~I (
	.datain(\inst[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[0]));
// synopsys translate_off
defparam \inst[0]~I .input_async_reset = "none";
defparam \inst[0]~I .input_power_up = "low";
defparam \inst[0]~I .input_register_mode = "none";
defparam \inst[0]~I .input_sync_reset = "none";
defparam \inst[0]~I .oe_async_reset = "none";
defparam \inst[0]~I .oe_power_up = "low";
defparam \inst[0]~I .oe_register_mode = "none";
defparam \inst[0]~I .oe_sync_reset = "none";
defparam \inst[0]~I .operation_mode = "output";
defparam \inst[0]~I .output_async_reset = "none";
defparam \inst[0]~I .output_power_up = "low";
defparam \inst[0]~I .output_register_mode = "none";
defparam \inst[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_200,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[1]~I (
	.datain(\inst[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[1]));
// synopsys translate_off
defparam \inst[1]~I .input_async_reset = "none";
defparam \inst[1]~I .input_power_up = "low";
defparam \inst[1]~I .input_register_mode = "none";
defparam \inst[1]~I .input_sync_reset = "none";
defparam \inst[1]~I .oe_async_reset = "none";
defparam \inst[1]~I .oe_power_up = "low";
defparam \inst[1]~I .oe_register_mode = "none";
defparam \inst[1]~I .oe_sync_reset = "none";
defparam \inst[1]~I .operation_mode = "output";
defparam \inst[1]~I .output_async_reset = "none";
defparam \inst[1]~I .output_power_up = "low";
defparam \inst[1]~I .output_register_mode = "none";
defparam \inst[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_174,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[2]~I (
	.datain(\inst[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[2]));
// synopsys translate_off
defparam \inst[2]~I .input_async_reset = "none";
defparam \inst[2]~I .input_power_up = "low";
defparam \inst[2]~I .input_register_mode = "none";
defparam \inst[2]~I .input_sync_reset = "none";
defparam \inst[2]~I .oe_async_reset = "none";
defparam \inst[2]~I .oe_power_up = "low";
defparam \inst[2]~I .oe_register_mode = "none";
defparam \inst[2]~I .oe_sync_reset = "none";
defparam \inst[2]~I .operation_mode = "output";
defparam \inst[2]~I .output_async_reset = "none";
defparam \inst[2]~I .output_power_up = "low";
defparam \inst[2]~I .output_register_mode = "none";
defparam \inst[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_197,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[3]~I (
	.datain(\inst[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[3]));
// synopsys translate_off
defparam \inst[3]~I .input_async_reset = "none";
defparam \inst[3]~I .input_power_up = "low";
defparam \inst[3]~I .input_register_mode = "none";
defparam \inst[3]~I .input_sync_reset = "none";
defparam \inst[3]~I .oe_async_reset = "none";
defparam \inst[3]~I .oe_power_up = "low";
defparam \inst[3]~I .oe_register_mode = "none";
defparam \inst[3]~I .oe_sync_reset = "none";
defparam \inst[3]~I .operation_mode = "output";
defparam \inst[3]~I .output_async_reset = "none";
defparam \inst[3]~I .output_power_up = "low";
defparam \inst[3]~I .output_register_mode = "none";
defparam \inst[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[4]~I (
	.datain(\inst[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[4]));
// synopsys translate_off
defparam \inst[4]~I .input_async_reset = "none";
defparam \inst[4]~I .input_power_up = "low";
defparam \inst[4]~I .input_register_mode = "none";
defparam \inst[4]~I .input_sync_reset = "none";
defparam \inst[4]~I .oe_async_reset = "none";
defparam \inst[4]~I .oe_power_up = "low";
defparam \inst[4]~I .oe_register_mode = "none";
defparam \inst[4]~I .oe_sync_reset = "none";
defparam \inst[4]~I .operation_mode = "output";
defparam \inst[4]~I .output_async_reset = "none";
defparam \inst[4]~I .output_power_up = "low";
defparam \inst[4]~I .output_register_mode = "none";
defparam \inst[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[5]~I (
	.datain(\inst[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[5]));
// synopsys translate_off
defparam \inst[5]~I .input_async_reset = "none";
defparam \inst[5]~I .input_power_up = "low";
defparam \inst[5]~I .input_register_mode = "none";
defparam \inst[5]~I .input_sync_reset = "none";
defparam \inst[5]~I .oe_async_reset = "none";
defparam \inst[5]~I .oe_power_up = "low";
defparam \inst[5]~I .oe_register_mode = "none";
defparam \inst[5]~I .oe_sync_reset = "none";
defparam \inst[5]~I .operation_mode = "output";
defparam \inst[5]~I .output_async_reset = "none";
defparam \inst[5]~I .output_power_up = "low";
defparam \inst[5]~I .output_register_mode = "none";
defparam \inst[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_175,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[6]~I (
	.datain(\inst[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[6]));
// synopsys translate_off
defparam \inst[6]~I .input_async_reset = "none";
defparam \inst[6]~I .input_power_up = "low";
defparam \inst[6]~I .input_register_mode = "none";
defparam \inst[6]~I .input_sync_reset = "none";
defparam \inst[6]~I .oe_async_reset = "none";
defparam \inst[6]~I .oe_power_up = "low";
defparam \inst[6]~I .oe_register_mode = "none";
defparam \inst[6]~I .oe_sync_reset = "none";
defparam \inst[6]~I .operation_mode = "output";
defparam \inst[6]~I .output_async_reset = "none";
defparam \inst[6]~I .output_power_up = "low";
defparam \inst[6]~I .output_register_mode = "none";
defparam \inst[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_194,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[7]~I (
	.datain(\inst[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[7]));
// synopsys translate_off
defparam \inst[7]~I .input_async_reset = "none";
defparam \inst[7]~I .input_power_up = "low";
defparam \inst[7]~I .input_register_mode = "none";
defparam \inst[7]~I .input_sync_reset = "none";
defparam \inst[7]~I .oe_async_reset = "none";
defparam \inst[7]~I .oe_power_up = "low";
defparam \inst[7]~I .oe_register_mode = "none";
defparam \inst[7]~I .oe_sync_reset = "none";
defparam \inst[7]~I .operation_mode = "output";
defparam \inst[7]~I .output_async_reset = "none";
defparam \inst[7]~I .output_power_up = "low";
defparam \inst[7]~I .output_register_mode = "none";
defparam \inst[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_184,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[8]~I (
	.datain(\inst[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[8]));
// synopsys translate_off
defparam \inst[8]~I .input_async_reset = "none";
defparam \inst[8]~I .input_power_up = "low";
defparam \inst[8]~I .input_register_mode = "none";
defparam \inst[8]~I .input_sync_reset = "none";
defparam \inst[8]~I .oe_async_reset = "none";
defparam \inst[8]~I .oe_power_up = "low";
defparam \inst[8]~I .oe_register_mode = "none";
defparam \inst[8]~I .oe_sync_reset = "none";
defparam \inst[8]~I .operation_mode = "output";
defparam \inst[8]~I .output_async_reset = "none";
defparam \inst[8]~I .output_power_up = "low";
defparam \inst[8]~I .output_register_mode = "none";
defparam \inst[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[9]~I (
	.datain(\inst[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[9]));
// synopsys translate_off
defparam \inst[9]~I .input_async_reset = "none";
defparam \inst[9]~I .input_power_up = "low";
defparam \inst[9]~I .input_register_mode = "none";
defparam \inst[9]~I .input_sync_reset = "none";
defparam \inst[9]~I .oe_async_reset = "none";
defparam \inst[9]~I .oe_power_up = "low";
defparam \inst[9]~I .oe_register_mode = "none";
defparam \inst[9]~I .oe_sync_reset = "none";
defparam \inst[9]~I .operation_mode = "output";
defparam \inst[9]~I .output_async_reset = "none";
defparam \inst[9]~I .output_power_up = "low";
defparam \inst[9]~I .output_register_mode = "none";
defparam \inst[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_176,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[10]~I (
	.datain(\inst[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[10]));
// synopsys translate_off
defparam \inst[10]~I .input_async_reset = "none";
defparam \inst[10]~I .input_power_up = "low";
defparam \inst[10]~I .input_register_mode = "none";
defparam \inst[10]~I .input_sync_reset = "none";
defparam \inst[10]~I .oe_async_reset = "none";
defparam \inst[10]~I .oe_power_up = "low";
defparam \inst[10]~I .oe_register_mode = "none";
defparam \inst[10]~I .oe_sync_reset = "none";
defparam \inst[10]~I .operation_mode = "output";
defparam \inst[10]~I .output_async_reset = "none";
defparam \inst[10]~I .output_power_up = "low";
defparam \inst[10]~I .output_register_mode = "none";
defparam \inst[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[11]~I (
	.datain(\inst[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[11]));
// synopsys translate_off
defparam \inst[11]~I .input_async_reset = "none";
defparam \inst[11]~I .input_power_up = "low";
defparam \inst[11]~I .input_register_mode = "none";
defparam \inst[11]~I .input_sync_reset = "none";
defparam \inst[11]~I .oe_async_reset = "none";
defparam \inst[11]~I .oe_power_up = "low";
defparam \inst[11]~I .oe_register_mode = "none";
defparam \inst[11]~I .oe_sync_reset = "none";
defparam \inst[11]~I .operation_mode = "output";
defparam \inst[11]~I .output_async_reset = "none";
defparam \inst[11]~I .output_power_up = "low";
defparam \inst[11]~I .output_register_mode = "none";
defparam \inst[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_156,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[12]~I (
	.datain(\inst[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[12]));
// synopsys translate_off
defparam \inst[12]~I .input_async_reset = "none";
defparam \inst[12]~I .input_power_up = "low";
defparam \inst[12]~I .input_register_mode = "none";
defparam \inst[12]~I .input_sync_reset = "none";
defparam \inst[12]~I .oe_async_reset = "none";
defparam \inst[12]~I .oe_power_up = "low";
defparam \inst[12]~I .oe_register_mode = "none";
defparam \inst[12]~I .oe_sync_reset = "none";
defparam \inst[12]~I .operation_mode = "output";
defparam \inst[12]~I .output_async_reset = "none";
defparam \inst[12]~I .output_power_up = "low";
defparam \inst[12]~I .output_register_mode = "none";
defparam \inst[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[13]~I (
	.datain(\inst[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[13]));
// synopsys translate_off
defparam \inst[13]~I .input_async_reset = "none";
defparam \inst[13]~I .input_power_up = "low";
defparam \inst[13]~I .input_register_mode = "none";
defparam \inst[13]~I .input_sync_reset = "none";
defparam \inst[13]~I .oe_async_reset = "none";
defparam \inst[13]~I .oe_power_up = "low";
defparam \inst[13]~I .oe_register_mode = "none";
defparam \inst[13]~I .oe_sync_reset = "none";
defparam \inst[13]~I .operation_mode = "output";
defparam \inst[13]~I .output_async_reset = "none";
defparam \inst[13]~I .output_power_up = "low";
defparam \inst[13]~I .output_register_mode = "none";
defparam \inst[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[14]~I (
	.datain(\inst[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[14]));
// synopsys translate_off
defparam \inst[14]~I .input_async_reset = "none";
defparam \inst[14]~I .input_power_up = "low";
defparam \inst[14]~I .input_register_mode = "none";
defparam \inst[14]~I .input_sync_reset = "none";
defparam \inst[14]~I .oe_async_reset = "none";
defparam \inst[14]~I .oe_power_up = "low";
defparam \inst[14]~I .oe_register_mode = "none";
defparam \inst[14]~I .oe_sync_reset = "none";
defparam \inst[14]~I .operation_mode = "output";
defparam \inst[14]~I .output_async_reset = "none";
defparam \inst[14]~I .output_power_up = "low";
defparam \inst[14]~I .output_register_mode = "none";
defparam \inst[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_161,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[15]~I (
	.datain(\inst[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[15]));
// synopsys translate_off
defparam \inst[15]~I .input_async_reset = "none";
defparam \inst[15]~I .input_power_up = "low";
defparam \inst[15]~I .input_register_mode = "none";
defparam \inst[15]~I .input_sync_reset = "none";
defparam \inst[15]~I .oe_async_reset = "none";
defparam \inst[15]~I .oe_power_up = "low";
defparam \inst[15]~I .oe_register_mode = "none";
defparam \inst[15]~I .oe_sync_reset = "none";
defparam \inst[15]~I .operation_mode = "output";
defparam \inst[15]~I .output_async_reset = "none";
defparam \inst[15]~I .output_power_up = "low";
defparam \inst[15]~I .output_register_mode = "none";
defparam \inst[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_169,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[16]~I (
	.datain(\inst[16]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[16]));
// synopsys translate_off
defparam \inst[16]~I .input_async_reset = "none";
defparam \inst[16]~I .input_power_up = "low";
defparam \inst[16]~I .input_register_mode = "none";
defparam \inst[16]~I .input_sync_reset = "none";
defparam \inst[16]~I .oe_async_reset = "none";
defparam \inst[16]~I .oe_power_up = "low";
defparam \inst[16]~I .oe_register_mode = "none";
defparam \inst[16]~I .oe_sync_reset = "none";
defparam \inst[16]~I .operation_mode = "output";
defparam \inst[16]~I .output_async_reset = "none";
defparam \inst[16]~I .output_power_up = "low";
defparam \inst[16]~I .output_register_mode = "none";
defparam \inst[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_164,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[17]~I (
	.datain(\inst[17]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[17]));
// synopsys translate_off
defparam \inst[17]~I .input_async_reset = "none";
defparam \inst[17]~I .input_power_up = "low";
defparam \inst[17]~I .input_register_mode = "none";
defparam \inst[17]~I .input_sync_reset = "none";
defparam \inst[17]~I .oe_async_reset = "none";
defparam \inst[17]~I .oe_power_up = "low";
defparam \inst[17]~I .oe_register_mode = "none";
defparam \inst[17]~I .oe_sync_reset = "none";
defparam \inst[17]~I .operation_mode = "output";
defparam \inst[17]~I .output_async_reset = "none";
defparam \inst[17]~I .output_power_up = "low";
defparam \inst[17]~I .output_register_mode = "none";
defparam \inst[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_185,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[18]~I (
	.datain(\inst[18]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[18]));
// synopsys translate_off
defparam \inst[18]~I .input_async_reset = "none";
defparam \inst[18]~I .input_power_up = "low";
defparam \inst[18]~I .input_register_mode = "none";
defparam \inst[18]~I .input_sync_reset = "none";
defparam \inst[18]~I .oe_async_reset = "none";
defparam \inst[18]~I .oe_power_up = "low";
defparam \inst[18]~I .oe_register_mode = "none";
defparam \inst[18]~I .oe_sync_reset = "none";
defparam \inst[18]~I .operation_mode = "output";
defparam \inst[18]~I .output_async_reset = "none";
defparam \inst[18]~I .output_power_up = "low";
defparam \inst[18]~I .output_register_mode = "none";
defparam \inst[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_158,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[19]~I (
	.datain(\inst[19]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[19]));
// synopsys translate_off
defparam \inst[19]~I .input_async_reset = "none";
defparam \inst[19]~I .input_power_up = "low";
defparam \inst[19]~I .input_register_mode = "none";
defparam \inst[19]~I .input_sync_reset = "none";
defparam \inst[19]~I .oe_async_reset = "none";
defparam \inst[19]~I .oe_power_up = "low";
defparam \inst[19]~I .oe_register_mode = "none";
defparam \inst[19]~I .oe_sync_reset = "none";
defparam \inst[19]~I .operation_mode = "output";
defparam \inst[19]~I .output_async_reset = "none";
defparam \inst[19]~I .output_power_up = "low";
defparam \inst[19]~I .output_register_mode = "none";
defparam \inst[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_168,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[20]~I (
	.datain(\inst[20]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[20]));
// synopsys translate_off
defparam \inst[20]~I .input_async_reset = "none";
defparam \inst[20]~I .input_power_up = "low";
defparam \inst[20]~I .input_register_mode = "none";
defparam \inst[20]~I .input_sync_reset = "none";
defparam \inst[20]~I .oe_async_reset = "none";
defparam \inst[20]~I .oe_power_up = "low";
defparam \inst[20]~I .oe_register_mode = "none";
defparam \inst[20]~I .oe_sync_reset = "none";
defparam \inst[20]~I .operation_mode = "output";
defparam \inst[20]~I .output_async_reset = "none";
defparam \inst[20]~I .output_power_up = "low";
defparam \inst[20]~I .output_register_mode = "none";
defparam \inst[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_187,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[21]~I (
	.datain(\inst[21]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[21]));
// synopsys translate_off
defparam \inst[21]~I .input_async_reset = "none";
defparam \inst[21]~I .input_power_up = "low";
defparam \inst[21]~I .input_register_mode = "none";
defparam \inst[21]~I .input_sync_reset = "none";
defparam \inst[21]~I .oe_async_reset = "none";
defparam \inst[21]~I .oe_power_up = "low";
defparam \inst[21]~I .oe_register_mode = "none";
defparam \inst[21]~I .oe_sync_reset = "none";
defparam \inst[21]~I .operation_mode = "output";
defparam \inst[21]~I .output_async_reset = "none";
defparam \inst[21]~I .output_power_up = "low";
defparam \inst[21]~I .output_register_mode = "none";
defparam \inst[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_163,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[22]~I (
	.datain(\inst[22]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[22]));
// synopsys translate_off
defparam \inst[22]~I .input_async_reset = "none";
defparam \inst[22]~I .input_power_up = "low";
defparam \inst[22]~I .input_register_mode = "none";
defparam \inst[22]~I .input_sync_reset = "none";
defparam \inst[22]~I .oe_async_reset = "none";
defparam \inst[22]~I .oe_power_up = "low";
defparam \inst[22]~I .oe_register_mode = "none";
defparam \inst[22]~I .oe_sync_reset = "none";
defparam \inst[22]~I .operation_mode = "output";
defparam \inst[22]~I .output_async_reset = "none";
defparam \inst[22]~I .output_power_up = "low";
defparam \inst[22]~I .output_register_mode = "none";
defparam \inst[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_195,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[23]~I (
	.datain(\inst[23]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[23]));
// synopsys translate_off
defparam \inst[23]~I .input_async_reset = "none";
defparam \inst[23]~I .input_power_up = "low";
defparam \inst[23]~I .input_register_mode = "none";
defparam \inst[23]~I .input_sync_reset = "none";
defparam \inst[23]~I .oe_async_reset = "none";
defparam \inst[23]~I .oe_power_up = "low";
defparam \inst[23]~I .oe_register_mode = "none";
defparam \inst[23]~I .oe_sync_reset = "none";
defparam \inst[23]~I .operation_mode = "output";
defparam \inst[23]~I .output_async_reset = "none";
defparam \inst[23]~I .output_power_up = "low";
defparam \inst[23]~I .output_register_mode = "none";
defparam \inst[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_166,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[24]~I (
	.datain(\inst[24]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[24]));
// synopsys translate_off
defparam \inst[24]~I .input_async_reset = "none";
defparam \inst[24]~I .input_power_up = "low";
defparam \inst[24]~I .input_register_mode = "none";
defparam \inst[24]~I .input_sync_reset = "none";
defparam \inst[24]~I .oe_async_reset = "none";
defparam \inst[24]~I .oe_power_up = "low";
defparam \inst[24]~I .oe_register_mode = "none";
defparam \inst[24]~I .oe_sync_reset = "none";
defparam \inst[24]~I .operation_mode = "output";
defparam \inst[24]~I .output_async_reset = "none";
defparam \inst[24]~I .output_power_up = "low";
defparam \inst[24]~I .output_register_mode = "none";
defparam \inst[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[25]~I (
	.datain(\inst[25]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[25]));
// synopsys translate_off
defparam \inst[25]~I .input_async_reset = "none";
defparam \inst[25]~I .input_power_up = "low";
defparam \inst[25]~I .input_register_mode = "none";
defparam \inst[25]~I .input_sync_reset = "none";
defparam \inst[25]~I .oe_async_reset = "none";
defparam \inst[25]~I .oe_power_up = "low";
defparam \inst[25]~I .oe_register_mode = "none";
defparam \inst[25]~I .oe_sync_reset = "none";
defparam \inst[25]~I .operation_mode = "output";
defparam \inst[25]~I .output_async_reset = "none";
defparam \inst[25]~I .output_power_up = "low";
defparam \inst[25]~I .output_register_mode = "none";
defparam \inst[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_162,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[26]~I (
	.datain(\inst[26]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[26]));
// synopsys translate_off
defparam \inst[26]~I .input_async_reset = "none";
defparam \inst[26]~I .input_power_up = "low";
defparam \inst[26]~I .input_register_mode = "none";
defparam \inst[26]~I .input_sync_reset = "none";
defparam \inst[26]~I .oe_async_reset = "none";
defparam \inst[26]~I .oe_power_up = "low";
defparam \inst[26]~I .oe_register_mode = "none";
defparam \inst[26]~I .oe_sync_reset = "none";
defparam \inst[26]~I .operation_mode = "output";
defparam \inst[26]~I .output_async_reset = "none";
defparam \inst[26]~I .output_power_up = "low";
defparam \inst[26]~I .output_register_mode = "none";
defparam \inst[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[27]~I (
	.datain(\inst[27]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[27]));
// synopsys translate_off
defparam \inst[27]~I .input_async_reset = "none";
defparam \inst[27]~I .input_power_up = "low";
defparam \inst[27]~I .input_register_mode = "none";
defparam \inst[27]~I .input_sync_reset = "none";
defparam \inst[27]~I .oe_async_reset = "none";
defparam \inst[27]~I .oe_power_up = "low";
defparam \inst[27]~I .oe_register_mode = "none";
defparam \inst[27]~I .oe_sync_reset = "none";
defparam \inst[27]~I .operation_mode = "output";
defparam \inst[27]~I .output_async_reset = "none";
defparam \inst[27]~I .output_power_up = "low";
defparam \inst[27]~I .output_register_mode = "none";
defparam \inst[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[28]~I (
	.datain(\inst[28]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[28]));
// synopsys translate_off
defparam \inst[28]~I .input_async_reset = "none";
defparam \inst[28]~I .input_power_up = "low";
defparam \inst[28]~I .input_register_mode = "none";
defparam \inst[28]~I .input_sync_reset = "none";
defparam \inst[28]~I .oe_async_reset = "none";
defparam \inst[28]~I .oe_power_up = "low";
defparam \inst[28]~I .oe_register_mode = "none";
defparam \inst[28]~I .oe_sync_reset = "none";
defparam \inst[28]~I .operation_mode = "output";
defparam \inst[28]~I .output_async_reset = "none";
defparam \inst[28]~I .output_power_up = "low";
defparam \inst[28]~I .output_register_mode = "none";
defparam \inst[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[29]~I (
	.datain(\inst[29]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[29]));
// synopsys translate_off
defparam \inst[29]~I .input_async_reset = "none";
defparam \inst[29]~I .input_power_up = "low";
defparam \inst[29]~I .input_register_mode = "none";
defparam \inst[29]~I .input_sync_reset = "none";
defparam \inst[29]~I .oe_async_reset = "none";
defparam \inst[29]~I .oe_power_up = "low";
defparam \inst[29]~I .oe_register_mode = "none";
defparam \inst[29]~I .oe_sync_reset = "none";
defparam \inst[29]~I .operation_mode = "output";
defparam \inst[29]~I .output_async_reset = "none";
defparam \inst[29]~I .output_power_up = "low";
defparam \inst[29]~I .output_register_mode = "none";
defparam \inst[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[30]~I (
	.datain(\inst[30]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[30]));
// synopsys translate_off
defparam \inst[30]~I .input_async_reset = "none";
defparam \inst[30]~I .input_power_up = "low";
defparam \inst[30]~I .input_register_mode = "none";
defparam \inst[30]~I .input_sync_reset = "none";
defparam \inst[30]~I .oe_async_reset = "none";
defparam \inst[30]~I .oe_power_up = "low";
defparam \inst[30]~I .oe_register_mode = "none";
defparam \inst[30]~I .oe_sync_reset = "none";
defparam \inst[30]~I .operation_mode = "output";
defparam \inst[30]~I .output_async_reset = "none";
defparam \inst[30]~I .output_power_up = "low";
defparam \inst[30]~I .output_register_mode = "none";
defparam \inst[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_188,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[31]~I (
	.datain(\inst[31]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[31]));
// synopsys translate_off
defparam \inst[31]~I .input_async_reset = "none";
defparam \inst[31]~I .input_power_up = "low";
defparam \inst[31]~I .input_register_mode = "none";
defparam \inst[31]~I .input_sync_reset = "none";
defparam \inst[31]~I .oe_async_reset = "none";
defparam \inst[31]~I .oe_power_up = "low";
defparam \inst[31]~I .oe_register_mode = "none";
defparam \inst[31]~I .oe_sync_reset = "none";
defparam \inst[31]~I .operation_mode = "output";
defparam \inst[31]~I .output_async_reset = "none";
defparam \inst[31]~I .output_power_up = "low";
defparam \inst[31]~I .output_register_mode = "none";
defparam \inst[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[32]~I (
	.datain(\inst[32]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[32]));
// synopsys translate_off
defparam \inst[32]~I .input_async_reset = "none";
defparam \inst[32]~I .input_power_up = "low";
defparam \inst[32]~I .input_register_mode = "none";
defparam \inst[32]~I .input_sync_reset = "none";
defparam \inst[32]~I .oe_async_reset = "none";
defparam \inst[32]~I .oe_power_up = "low";
defparam \inst[32]~I .oe_register_mode = "none";
defparam \inst[32]~I .oe_sync_reset = "none";
defparam \inst[32]~I .operation_mode = "output";
defparam \inst[32]~I .output_async_reset = "none";
defparam \inst[32]~I .output_power_up = "low";
defparam \inst[32]~I .output_register_mode = "none";
defparam \inst[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_183,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[33]~I (
	.datain(\inst[33]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[33]));
// synopsys translate_off
defparam \inst[33]~I .input_async_reset = "none";
defparam \inst[33]~I .input_power_up = "low";
defparam \inst[33]~I .input_register_mode = "none";
defparam \inst[33]~I .input_sync_reset = "none";
defparam \inst[33]~I .oe_async_reset = "none";
defparam \inst[33]~I .oe_power_up = "low";
defparam \inst[33]~I .oe_register_mode = "none";
defparam \inst[33]~I .oe_sync_reset = "none";
defparam \inst[33]~I .operation_mode = "output";
defparam \inst[33]~I .output_async_reset = "none";
defparam \inst[33]~I .output_power_up = "low";
defparam \inst[33]~I .output_register_mode = "none";
defparam \inst[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_196,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[34]~I (
	.datain(\inst[34]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[34]));
// synopsys translate_off
defparam \inst[34]~I .input_async_reset = "none";
defparam \inst[34]~I .input_power_up = "low";
defparam \inst[34]~I .input_register_mode = "none";
defparam \inst[34]~I .input_sync_reset = "none";
defparam \inst[34]~I .oe_async_reset = "none";
defparam \inst[34]~I .oe_power_up = "low";
defparam \inst[34]~I .oe_register_mode = "none";
defparam \inst[34]~I .oe_sync_reset = "none";
defparam \inst[34]~I .operation_mode = "output";
defparam \inst[34]~I .output_async_reset = "none";
defparam \inst[34]~I .output_power_up = "low";
defparam \inst[34]~I .output_register_mode = "none";
defparam \inst[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_202,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[35]~I (
	.datain(\inst[35]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[35]));
// synopsys translate_off
defparam \inst[35]~I .input_async_reset = "none";
defparam \inst[35]~I .input_power_up = "low";
defparam \inst[35]~I .input_register_mode = "none";
defparam \inst[35]~I .input_sync_reset = "none";
defparam \inst[35]~I .oe_async_reset = "none";
defparam \inst[35]~I .oe_power_up = "low";
defparam \inst[35]~I .oe_register_mode = "none";
defparam \inst[35]~I .oe_sync_reset = "none";
defparam \inst[35]~I .operation_mode = "output";
defparam \inst[35]~I .output_async_reset = "none";
defparam \inst[35]~I .output_power_up = "low";
defparam \inst[35]~I .output_register_mode = "none";
defparam \inst[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[36]~I (
	.datain(\inst[36]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[36]));
// synopsys translate_off
defparam \inst[36]~I .input_async_reset = "none";
defparam \inst[36]~I .input_power_up = "low";
defparam \inst[36]~I .input_register_mode = "none";
defparam \inst[36]~I .input_sync_reset = "none";
defparam \inst[36]~I .oe_async_reset = "none";
defparam \inst[36]~I .oe_power_up = "low";
defparam \inst[36]~I .oe_register_mode = "none";
defparam \inst[36]~I .oe_sync_reset = "none";
defparam \inst[36]~I .operation_mode = "output";
defparam \inst[36]~I .output_async_reset = "none";
defparam \inst[36]~I .output_power_up = "low";
defparam \inst[36]~I .output_register_mode = "none";
defparam \inst[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[37]~I (
	.datain(\inst[37]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[37]));
// synopsys translate_off
defparam \inst[37]~I .input_async_reset = "none";
defparam \inst[37]~I .input_power_up = "low";
defparam \inst[37]~I .input_register_mode = "none";
defparam \inst[37]~I .input_sync_reset = "none";
defparam \inst[37]~I .oe_async_reset = "none";
defparam \inst[37]~I .oe_power_up = "low";
defparam \inst[37]~I .oe_register_mode = "none";
defparam \inst[37]~I .oe_sync_reset = "none";
defparam \inst[37]~I .operation_mode = "output";
defparam \inst[37]~I .output_async_reset = "none";
defparam \inst[37]~I .output_power_up = "low";
defparam \inst[37]~I .output_register_mode = "none";
defparam \inst[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_159,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[38]~I (
	.datain(\inst[38]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[38]));
// synopsys translate_off
defparam \inst[38]~I .input_async_reset = "none";
defparam \inst[38]~I .input_power_up = "low";
defparam \inst[38]~I .input_register_mode = "none";
defparam \inst[38]~I .input_sync_reset = "none";
defparam \inst[38]~I .oe_async_reset = "none";
defparam \inst[38]~I .oe_power_up = "low";
defparam \inst[38]~I .oe_register_mode = "none";
defparam \inst[38]~I .oe_sync_reset = "none";
defparam \inst[38]~I .operation_mode = "output";
defparam \inst[38]~I .output_async_reset = "none";
defparam \inst[38]~I .output_power_up = "low";
defparam \inst[38]~I .output_register_mode = "none";
defparam \inst[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_167,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[39]~I (
	.datain(\inst[39]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[39]));
// synopsys translate_off
defparam \inst[39]~I .input_async_reset = "none";
defparam \inst[39]~I .input_power_up = "low";
defparam \inst[39]~I .input_register_mode = "none";
defparam \inst[39]~I .input_sync_reset = "none";
defparam \inst[39]~I .oe_async_reset = "none";
defparam \inst[39]~I .oe_power_up = "low";
defparam \inst[39]~I .oe_register_mode = "none";
defparam \inst[39]~I .oe_sync_reset = "none";
defparam \inst[39]~I .operation_mode = "output";
defparam \inst[39]~I .output_async_reset = "none";
defparam \inst[39]~I .output_power_up = "low";
defparam \inst[39]~I .output_register_mode = "none";
defparam \inst[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_193,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[40]~I (
	.datain(\inst[40]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[40]));
// synopsys translate_off
defparam \inst[40]~I .input_async_reset = "none";
defparam \inst[40]~I .input_power_up = "low";
defparam \inst[40]~I .input_register_mode = "none";
defparam \inst[40]~I .input_sync_reset = "none";
defparam \inst[40]~I .oe_async_reset = "none";
defparam \inst[40]~I .oe_power_up = "low";
defparam \inst[40]~I .oe_register_mode = "none";
defparam \inst[40]~I .oe_sync_reset = "none";
defparam \inst[40]~I .operation_mode = "output";
defparam \inst[40]~I .output_async_reset = "none";
defparam \inst[40]~I .output_power_up = "low";
defparam \inst[40]~I .output_register_mode = "none";
defparam \inst[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[41]~I (
	.datain(\inst[41]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[41]));
// synopsys translate_off
defparam \inst[41]~I .input_async_reset = "none";
defparam \inst[41]~I .input_power_up = "low";
defparam \inst[41]~I .input_register_mode = "none";
defparam \inst[41]~I .input_sync_reset = "none";
defparam \inst[41]~I .oe_async_reset = "none";
defparam \inst[41]~I .oe_power_up = "low";
defparam \inst[41]~I .oe_register_mode = "none";
defparam \inst[41]~I .oe_sync_reset = "none";
defparam \inst[41]~I .operation_mode = "output";
defparam \inst[41]~I .output_async_reset = "none";
defparam \inst[41]~I .output_power_up = "low";
defparam \inst[41]~I .output_register_mode = "none";
defparam \inst[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_160,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[42]~I (
	.datain(\inst[42]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[42]));
// synopsys translate_off
defparam \inst[42]~I .input_async_reset = "none";
defparam \inst[42]~I .input_power_up = "low";
defparam \inst[42]~I .input_register_mode = "none";
defparam \inst[42]~I .input_sync_reset = "none";
defparam \inst[42]~I .oe_async_reset = "none";
defparam \inst[42]~I .oe_power_up = "low";
defparam \inst[42]~I .oe_register_mode = "none";
defparam \inst[42]~I .oe_sync_reset = "none";
defparam \inst[42]~I .operation_mode = "output";
defparam \inst[42]~I .output_async_reset = "none";
defparam \inst[42]~I .output_power_up = "low";
defparam \inst[42]~I .output_register_mode = "none";
defparam \inst[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_201,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[43]~I (
	.datain(\inst[43]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[43]));
// synopsys translate_off
defparam \inst[43]~I .input_async_reset = "none";
defparam \inst[43]~I .input_power_up = "low";
defparam \inst[43]~I .input_register_mode = "none";
defparam \inst[43]~I .input_sync_reset = "none";
defparam \inst[43]~I .oe_async_reset = "none";
defparam \inst[43]~I .oe_power_up = "low";
defparam \inst[43]~I .oe_register_mode = "none";
defparam \inst[43]~I .oe_sync_reset = "none";
defparam \inst[43]~I .operation_mode = "output";
defparam \inst[43]~I .output_async_reset = "none";
defparam \inst[43]~I .output_power_up = "low";
defparam \inst[43]~I .output_register_mode = "none";
defparam \inst[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_170,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[44]~I (
	.datain(\inst[44]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[44]));
// synopsys translate_off
defparam \inst[44]~I .input_async_reset = "none";
defparam \inst[44]~I .input_power_up = "low";
defparam \inst[44]~I .input_register_mode = "none";
defparam \inst[44]~I .input_sync_reset = "none";
defparam \inst[44]~I .oe_async_reset = "none";
defparam \inst[44]~I .oe_power_up = "low";
defparam \inst[44]~I .oe_register_mode = "none";
defparam \inst[44]~I .oe_sync_reset = "none";
defparam \inst[44]~I .operation_mode = "output";
defparam \inst[44]~I .output_async_reset = "none";
defparam \inst[44]~I .output_power_up = "low";
defparam \inst[44]~I .output_register_mode = "none";
defparam \inst[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[45]~I (
	.datain(\inst[45]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[45]));
// synopsys translate_off
defparam \inst[45]~I .input_async_reset = "none";
defparam \inst[45]~I .input_power_up = "low";
defparam \inst[45]~I .input_register_mode = "none";
defparam \inst[45]~I .input_sync_reset = "none";
defparam \inst[45]~I .oe_async_reset = "none";
defparam \inst[45]~I .oe_power_up = "low";
defparam \inst[45]~I .oe_register_mode = "none";
defparam \inst[45]~I .oe_sync_reset = "none";
defparam \inst[45]~I .operation_mode = "output";
defparam \inst[45]~I .output_async_reset = "none";
defparam \inst[45]~I .output_power_up = "low";
defparam \inst[45]~I .output_register_mode = "none";
defparam \inst[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_186,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[46]~I (
	.datain(\inst[46]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[46]));
// synopsys translate_off
defparam \inst[46]~I .input_async_reset = "none";
defparam \inst[46]~I .input_power_up = "low";
defparam \inst[46]~I .input_register_mode = "none";
defparam \inst[46]~I .input_sync_reset = "none";
defparam \inst[46]~I .oe_async_reset = "none";
defparam \inst[46]~I .oe_power_up = "low";
defparam \inst[46]~I .oe_register_mode = "none";
defparam \inst[46]~I .oe_sync_reset = "none";
defparam \inst[46]~I .operation_mode = "output";
defparam \inst[46]~I .output_async_reset = "none";
defparam \inst[46]~I .output_power_up = "low";
defparam \inst[46]~I .output_register_mode = "none";
defparam \inst[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_165,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \inst[47]~I (
	.datain(\inst[47]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(inst[47]));
// synopsys translate_off
defparam \inst[47]~I .input_async_reset = "none";
defparam \inst[47]~I .input_power_up = "low";
defparam \inst[47]~I .input_register_mode = "none";
defparam \inst[47]~I .input_sync_reset = "none";
defparam \inst[47]~I .oe_async_reset = "none";
defparam \inst[47]~I .oe_power_up = "low";
defparam \inst[47]~I .oe_register_mode = "none";
defparam \inst[47]~I .oe_sync_reset = "none";
defparam \inst[47]~I .operation_mode = "output";
defparam \inst[47]~I .output_async_reset = "none";
defparam \inst[47]~I .output_power_up = "low";
defparam \inst[47]~I .output_register_mode = "none";
defparam \inst[47]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
