Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8af5aaad2b6a4b55bd0517eabdf4bb27 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_CORDIC_behav xil_defaultlib.tb_CORDIC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LookUpTable(WII=9,WFI=9)
Compiling module xil_defaultlib.DFlipFlop(WL=18)
Compiling module xil_defaultlib.DFlipFlop(WL=10)
Compiling module xil_defaultlib.XFlipFlop(WL=10)
Compiling module xil_defaultlib.SetDI(WLI=9,WLF=9)
Compiling module xil_defaultlib.CalculateX(WLI=5,WLF=5)
Compiling module xil_defaultlib.CalculateY(WLI=5,WLF=5)
Compiling module xil_defaultlib.CalculateZ(WLI=9,WLF=9)
Compiling module xil_defaultlib.CORDIC(WLI=5,WLF=5,WLI2=9,WLF2=9...
Compiling module xil_defaultlib.tb_CORDIC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CORDIC_behav
