#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 23 16:48:10 2022
# Process ID: 8608
# Current directory: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4164 D:\lmq\yanshou\cpu_for_tw\Single_Cycle_CPU\Single_Cycle_CPU_1_int\mips_cpu\mips_cpu.xpr
# Log file: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/vivado.log
# Journal file: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 890.848 ; gain = 151.695
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Alu_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Request_Register_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/L_type_Write_Data_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_type_Write_Data_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/LogisimCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_13_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_13_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_14_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_14_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/RAM_Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_EPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_EPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_IE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_IE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_Int1_Request_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/ROM_Instr_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Instr_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Regifile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regifile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Signal_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/imports/io/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 906.176 ; gain = 5.238
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_0 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_1 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider(N=5000000)
Compiling module xil_defaultlib.divider(N=500000)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.RAM_Data_RAM
Compiling module xil_defaultlib.Multiplexer_2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Shifter_32_bit(ShifterMode=0)
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.ROM_Instr_ROM
Compiling module xil_defaultlib.AND_GATE(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_Int1_Request_...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_IE
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE_3_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.LogisimCounter(mode=0,max_val=-1...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_EPC(NrOfBits=...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE(BubblesMask=2)
Compiling module xil_defaultlib.OR_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=5)
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.Comparator(NrOfBits=3)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_14_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_13_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Alu_Controller
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Signal_Controller
Compiling module xil_defaultlib.Single_Cycle_Controller
Compiling module xil_defaultlib.Regifile
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=8)
Compiling module xil_defaultlib.L_type_Write_Data_Generator
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Interrupt_Request_Register_1_int
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Single_Cycle_CPU_1_int
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/xsim.dir/tb_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 23 16:49:15 2022...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 909.801 ; gain = 3.625
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 971.957 ; gain = 76.488
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Alu_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Request_Register_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/L_type_Write_Data_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_type_Write_Data_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/LogisimCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_13_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_13_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_14_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_14_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/RAM_Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_EPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_EPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_IE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_IE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_Int1_Request_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/ROM_Instr_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Instr_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Regifile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regifile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Signal_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/imports/io/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 971.957 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_0 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_1 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider(N=5000000)
Compiling module xil_defaultlib.divider(N=500000)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.RAM_Data_RAM
Compiling module xil_defaultlib.Multiplexer_2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Shifter_32_bit(ShifterMode=0)
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.ROM_Instr_ROM
Compiling module xil_defaultlib.AND_GATE(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_Int1_Request_...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_IE
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE_3_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.LogisimCounter(mode=0,max_val=-1...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_EPC(NrOfBits=...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE(BubblesMask=2)
Compiling module xil_defaultlib.OR_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=5)
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.Comparator(NrOfBits=3)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_14_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_13_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Alu_Controller
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Signal_Controller
Compiling module xil_defaultlib.Single_Cycle_Controller
Compiling module xil_defaultlib.Regifile
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=8)
Compiling module xil_defaultlib.L_type_Write_Data_Generator
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Interrupt_Request_Register_1_int
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Single_Cycle_CPU_1_int
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 971.957 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Alu_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Request_Register_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/L_type_Write_Data_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_type_Write_Data_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/LogisimCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_13_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_13_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_14_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_14_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/RAM_Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_EPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_EPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_IE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_IE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_Int1_Request_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/ROM_Instr_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Instr_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Regifile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regifile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Signal_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/imports/io/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 971.957 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_0 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_1 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider(N=5000000)
Compiling module xil_defaultlib.divider(N=500000)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.RAM_Data_RAM
Compiling module xil_defaultlib.Multiplexer_2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Shifter_32_bit(ShifterMode=0)
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.ROM_Instr_ROM
Compiling module xil_defaultlib.AND_GATE(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_Int1_Request_...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_IE
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE_3_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.LogisimCounter(mode=0,max_val=-1...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_EPC(NrOfBits=...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE(BubblesMask=2)
Compiling module xil_defaultlib.OR_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=5)
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.Comparator(NrOfBits=3)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_14_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_13_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Alu_Controller
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Signal_Controller
Compiling module xil_defaultlib.Single_Cycle_Controller
Compiling module xil_defaultlib.Regifile
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=8)
Compiling module xil_defaultlib.L_type_Write_Data_Generator
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Interrupt_Request_Register_1_int
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Single_Cycle_CPU_1_int
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 971.957 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Alu_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Request_Register_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/L_type_Write_Data_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_type_Write_Data_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/LogisimCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_13_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_13_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_14_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_14_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/RAM_Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_EPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_EPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_IE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_IE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_Int1_Request_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/ROM_Instr_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Instr_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Regifile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regifile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Signal_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/imports/io/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 973.145 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_0 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_1 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider(N=5000000)
Compiling module xil_defaultlib.divider(N=500000)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.RAM_Data_RAM
Compiling module xil_defaultlib.Multiplexer_2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Shifter_32_bit(ShifterMode=0)
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.ROM_Instr_ROM
Compiling module xil_defaultlib.AND_GATE(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_Int1_Request_...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_IE
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE_3_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.LogisimCounter(mode=0,max_val=-1...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_EPC(NrOfBits=...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE(BubblesMask=2)
Compiling module xil_defaultlib.OR_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=5)
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.Comparator(NrOfBits=3)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_14_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_13_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Alu_Controller
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Signal_Controller
Compiling module xil_defaultlib.Single_Cycle_Controller
Compiling module xil_defaultlib.Regifile
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=8)
Compiling module xil_defaultlib.L_type_Write_Data_Generator
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Interrupt_Request_Register_1_int
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Single_Cycle_CPU_1_int
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 973.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 974.496 ; gain = 1.352
run 10 us
run 10 us
run 10 us
run 1000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
current_wave_config {Untitled 4}
Untitled 4
log_wave {/tb_cpu/LedData[31]} {/tb_cpu/LedData[30]} {/tb_cpu/LedData[29]} {/tb_cpu/LedData[28]} {/tb_cpu/LedData[27]} {/tb_cpu/LedData[26]} {/tb_cpu/LedData[25]} {/tb_cpu/LedData[24]} 
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
WARNING: [Simtcl 6-55] No matching HDL object or HDL scope found
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_cpu/LedData[31]}} {{/tb_cpu/LedData[30]}} {{/tb_cpu/LedData[29]}} {{/tb_cpu/LedData[28]}} {{/tb_cpu/LedData[27]}} {{/tb_cpu/LedData[26]}} {{/tb_cpu/LedData[25]}} {{/tb_cpu/LedData[24]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_cpu/LedData[31]}} {{/tb_cpu/LedData[30]}} {{/tb_cpu/LedData[29]}} {{/tb_cpu/LedData[28]}} {{/tb_cpu/LedData[27]}} {{/tb_cpu/LedData[26]}} {{/tb_cpu/LedData[25]}} {{/tb_cpu/LedData[24]}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Alu_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Request_Register_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/L_type_Write_Data_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_type_Write_Data_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/LogisimCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_13_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_13_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_14_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_14_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/RAM_Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_EPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_EPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_IE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_IE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_Int1_Request_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/ROM_Instr_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Instr_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Regifile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regifile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Signal_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/imports/io/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 987.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_0 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_1 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider(N=5000000)
Compiling module xil_defaultlib.divider(N=500000)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.RAM_Data_RAM
Compiling module xil_defaultlib.Multiplexer_2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Shifter_32_bit(ShifterMode=0)
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.ROM_Instr_ROM
Compiling module xil_defaultlib.AND_GATE(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_Int1_Request_...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_IE
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE_3_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.LogisimCounter(mode=0,max_val=-1...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_EPC(NrOfBits=...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE(BubblesMask=2)
Compiling module xil_defaultlib.OR_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=5)
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.Comparator(NrOfBits=3)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_14_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_13_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Alu_Controller
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Signal_Controller
Compiling module xil_defaultlib.Single_Cycle_Controller
Compiling module xil_defaultlib.Regifile
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=8)
Compiling module xil_defaultlib.L_type_Write_Data_Generator
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Interrupt_Request_Register_1_int
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Single_Cycle_CPU_1_int
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 987.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 987.121 ; gain = 0.000
run 1000 us
run 1000 us
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 989.656 ; gain = 0.141
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Alu_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Request_Register_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/L_type_Write_Data_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_type_Write_Data_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/LogisimCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_13_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_13_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_14_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_14_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/RAM_Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_EPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_EPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_IE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_IE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_Int1_Request_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/ROM_Instr_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Instr_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Regifile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regifile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Signal_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/imports/io/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 993.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_0 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_1 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider(N=5000000)
Compiling module xil_defaultlib.divider(N=500000)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.RAM_Data_RAM
Compiling module xil_defaultlib.Multiplexer_2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Shifter_32_bit(ShifterMode=0)
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.ROM_Instr_ROM
Compiling module xil_defaultlib.AND_GATE(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_Int1_Request_...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_IE
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE_3_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.LogisimCounter(mode=0,max_val=-1...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_EPC(NrOfBits=...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE(BubblesMask=2)
Compiling module xil_defaultlib.OR_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=5)
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.Comparator(NrOfBits=3)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_14_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_13_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Alu_Controller
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Signal_Controller
Compiling module xil_defaultlib.Single_Cycle_Controller
Compiling module xil_defaultlib.Regifile
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=8)
Compiling module xil_defaultlib.L_type_Write_Data_Generator
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Interrupt_Request_Register_1_int
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Single_Cycle_CPU_1_int
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 993.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 999.270 ; gain = 5.910
run 1000 us
run 1000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.348 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1003.348 ; gain = 0.000
run 1000 us
run 1000 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.043 ; gain = 0.000
run 5000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1005.043 ; gain = 0.000
set_property top LogisimToplevelShell [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 23 20:20:21 2022] Launched synth_1...
Run output will be captured here: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/synth_1/runme.log
[Sun Oct 23 20:20:21 2022] Launched impl_1...
Run output will be captured here: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/impl_1/runme.log
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {32} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Use_RSTA_Pin {true} CONFIG.EN_SAFETY_CKT {true}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Sun Oct 23 21:12:08 2022] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.ip_user_files -ipstatic_source_dir D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/modelsim} {questa=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/questa} {riviera=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/riviera} {activehdl=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/synth_1

update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 23 21:15:22 2022] Launched synth_1...
Run output will be captured here: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/synth_1/runme.log
[Sun Oct 23 21:15:22 2022] Launched impl_1...
Run output will be captured here: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 23 21:16:10 2022] Launched synth_1...
Run output will be captured here: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/synth_1/runme.log
[Sun Oct 23 21:16:10 2022] Launched impl_1...
Run output will be captured here: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 23 21:20:01 2022] Launched synth_1...
Run output will be captured here: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/synth_1/runme.log
[Sun Oct 23 21:20:01 2022] Launched impl_1...
Run output will be captured here: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Alu_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Request_Register_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/L_type_Write_Data_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_type_Write_Data_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/LogisimCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_13_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_13_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_14_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_14_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_EPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_EPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_IE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_IE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_Int1_Request_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/ROM_Instr_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Instr_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Regifile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regifile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Signal_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/imports/io/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1281.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_0 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_1 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:37]
WARNING: [VRFC 10-278] actual bit length 30 differs from formal bit length 32 for port addra [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v:435]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rsta [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v:439]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider(N=5000000)
Compiling module xil_defaultlib.divider(N=500000)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Multiplexer_2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Shifter_32_bit(ShifterMode=0)
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.ROM_Instr_ROM
Compiling module xil_defaultlib.AND_GATE(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_Int1_Request_...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_IE
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE_3_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.LogisimCounter(mode=0,max_val=-1...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_EPC(NrOfBits=...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE(BubblesMask=2)
Compiling module xil_defaultlib.OR_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=5)
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.Comparator(NrOfBits=3)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_14_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_13_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Alu_Controller
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Signal_Controller
Compiling module xil_defaultlib.Single_Cycle_Controller
Compiling module xil_defaultlib.Regifile
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=8)
Compiling module xil_defaultlib.L_type_Write_Data_Generator
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Interrupt_Request_Register_1_int
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Single_Cycle_CPU_1_int
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1281.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
Block Memory Generator module tb_cpu.tb_cpu.RAM_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1281.512 ; gain = 0.000
run 5000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1281.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Alu_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Request_Register_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/L_type_Write_Data_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_type_Write_Data_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/LogisimCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_13_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_13_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_14_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_14_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_EPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_EPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_IE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_IE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_Int1_Request_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/ROM_Instr_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Instr_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Regifile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regifile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Signal_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/imports/io/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1281.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_0 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_1 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:37]
WARNING: [VRFC 10-278] actual bit length 30 differs from formal bit length 32 for port addra [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v:435]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rsta [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v:439]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider(N=5000000)
Compiling module xil_defaultlib.divider(N=500000)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Multiplexer_2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Shifter_32_bit(ShifterMode=0)
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.ROM_Instr_ROM
Compiling module xil_defaultlib.AND_GATE(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_Int1_Request_...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_IE
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE_3_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.LogisimCounter(mode=0,max_val=-1...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_EPC(NrOfBits=...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE(BubblesMask=2)
Compiling module xil_defaultlib.OR_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=5)
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.Comparator(NrOfBits=3)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_14_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_13_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Alu_Controller
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Signal_Controller
Compiling module xil_defaultlib.Single_Cycle_Controller
Compiling module xil_defaultlib.Regifile
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=8)
Compiling module xil_defaultlib.L_type_Write_Data_Generator
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Interrupt_Request_Register_1_int
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Single_Cycle_CPU_1_int
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1281.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
Block Memory Generator module tb_cpu.tb_cpu.RAM_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1281.512 ; gain = 0.000
run 1000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Alu_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Request_Register_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/L_type_Write_Data_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_type_Write_Data_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/LogisimCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_13_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_13_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_14_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_14_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/RAM_Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_EPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_EPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_IE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_IE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_Int1_Request_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/ROM_Instr_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Instr_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Regifile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regifile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Signal_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/imports/io/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1281.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_0 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_1 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:37]
WARNING: [VRFC 10-278] actual bit length 30 differs from formal bit length 16 for port addr [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v:429]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider(N=5000000)
Compiling module xil_defaultlib.divider(N=500000)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.RAM_Data_RAM
Compiling module xil_defaultlib.Multiplexer_2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Shifter_32_bit(ShifterMode=0)
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.ROM_Instr_ROM
Compiling module xil_defaultlib.AND_GATE(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_Int1_Request_...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_IE
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE_3_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.LogisimCounter(mode=0,max_val=-1...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_EPC(NrOfBits=...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE(BubblesMask=2)
Compiling module xil_defaultlib.OR_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=5)
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.Comparator(NrOfBits=3)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_14_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_13_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Alu_Controller
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Signal_Controller
Compiling module xil_defaultlib.Single_Cycle_Controller
Compiling module xil_defaultlib.Regifile
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=8)
Compiling module xil_defaultlib.L_type_Write_Data_Generator
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Interrupt_Request_Register_1_int
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Single_Cycle_CPU_1_int
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1281.512 ; gain = 0.000
update_compile_order -fileset sources_1
run 1000 us
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/lmq/yanshou/tw/rom_for_initial.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../tw/rom_for_initial.coe'
set_property -dict [list CONFIG.Write_Depth_A {50000} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/lmq/yanshou/tw/rom_for_initial.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/lmq/yanshou/tw/rom_for_initial.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../tw/rom_for_initial.coe'
generate_target all [get_files  d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1307.617 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/blk_mem_gen_0_synth_1

launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Sun Oct 23 21:45:52 2022] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.ip_user_files -ipstatic_source_dir D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/modelsim} {questa=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/questa} {riviera=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/riviera} {activehdl=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/rom_for_initial.coe'
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Alu_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Request_Register_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/L_type_Write_Data_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_type_Write_Data_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/LogisimCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_13_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_13_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_14_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_14_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_EPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_EPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_IE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_IE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_Int1_Request_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/ROM_Instr_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Instr_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Regifile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regifile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Signal_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/imports/io/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1307.617 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_0 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_1 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:37]
WARNING: [VRFC 10-278] actual bit length 30 differs from formal bit length 32 for port addra [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v:435]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider(N=5000000)
Compiling module xil_defaultlib.divider(N=500000)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Multiplexer_2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Shifter_32_bit(ShifterMode=0)
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.ROM_Instr_ROM
Compiling module xil_defaultlib.AND_GATE(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_Int1_Request_...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_IE
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE_3_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.LogisimCounter(mode=0,max_val=-1...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_EPC(NrOfBits=...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE(BubblesMask=2)
Compiling module xil_defaultlib.OR_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=5)
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.Comparator(NrOfBits=3)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_14_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_13_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Alu_Controller
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Signal_Controller
Compiling module xil_defaultlib.Single_Cycle_Controller
Compiling module xil_defaultlib.Regifile
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=8)
Compiling module xil_defaultlib.L_type_Write_Data_Generator
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Interrupt_Request_Register_1_int
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Single_Cycle_CPU_1_int
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1307.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_cpu.tb_cpu.RAM_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1307.617 ; gain = 0.000
run 1000 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1307.617 ; gain = 0.000
run 1000 us
run 1000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/rom_for_initial.coe'
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Alu_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Request_Register_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/L_type_Write_Data_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_type_Write_Data_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/LogisimCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_13_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_13_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_14_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_14_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/RAM_Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_EPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_EPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_IE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_IE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_Int1_Request_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/ROM_Instr_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Instr_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Regifile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regifile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Signal_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/imports/io/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1307.617 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_0 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_1 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:37]
WARNING: [VRFC 10-278] actual bit length 30 differs from formal bit length 16 for port addr [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v:429]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider(N=5000000)
Compiling module xil_defaultlib.divider(N=500000)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.RAM_Data_RAM
Compiling module xil_defaultlib.Multiplexer_2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Shifter_32_bit(ShifterMode=0)
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.ROM_Instr_ROM
Compiling module xil_defaultlib.AND_GATE(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_Int1_Request_...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_IE
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE_3_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.LogisimCounter(mode=0,max_val=-1...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_EPC(NrOfBits=...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE(BubblesMask=2)
Compiling module xil_defaultlib.OR_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=5)
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.Comparator(NrOfBits=3)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_14_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_13_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Alu_Controller
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Signal_Controller
Compiling module xil_defaultlib.Single_Cycle_Controller
Compiling module xil_defaultlib.Regifile
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=8)
Compiling module xil_defaultlib.L_type_Write_Data_Generator
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Interrupt_Request_Register_1_int
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Single_Cycle_CPU_1_int
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1307.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1307.617 ; gain = 0.000
update_compile_order -fileset sources_1
run 1000 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1307.617 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/lmq/yanshou/tw/rom_for_initial.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../tw/rom_for_initial.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/lmq/yanshou/tw/rom_for_initial.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../tw/rom_for_initial.coe'
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v w ]
add_files -fileset sim_1 D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v
update_compile_order -fileset sim_1
set_property top tb_block_ip [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_block_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/rom_for_initial.coe'
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_block_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_block_ip
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_block_ip_behav xil_defaultlib.tb_block_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net data is not permitted [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1318.668 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_block_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/rom_for_initial.coe'
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_block_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_block_ip
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_block_ip_behav xil_defaultlib.tb_block_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.tb_block_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_block_ip_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/xsim.dir/tb_block_ip_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 23 23:15:18 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1318.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_block_ip_behav -key {Behavioral:sim_1:Functional:tb_block_ip} -tclbatch {tb_block_ip.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_block_ip.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_block_ip.tb_block_ip.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_block_ip_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1318.668 ; gain = 0.000
run 100 us
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/tb_block_ip/i}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1318.668 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_block_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/rom_for_initial.coe'
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_block_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_block_ip
ERROR: [VRFC 10-1412] syntax error near ) [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v:24]
WARNING: [VRFC 10-2096] empty statement in always construct [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v:24]
WARNING: [VRFC 10-1771] potential always loop found [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v:24]
ERROR: [VRFC 10-51] addr is an unknown type [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v:25]
ERROR: [VRFC 10-2787] module tb_block_ip ignored due to previous errors [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_block_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/rom_for_initial.coe'
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_block_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_block_ip
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_block_ip_behav xil_defaultlib.tb_block_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.tb_block_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_block_ip_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_block_ip_behav -key {Behavioral:sim_1:Functional:tb_block_ip} -tclbatch {tb_block_ip.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_block_ip.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_block_ip.tb_block_ip.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_block_ip_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1318.668 ; gain = 0.000
run 100 us
run 100 us
update_compile_order -fileset sources_1
set_property top tb_cpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_11
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/rom_for_initial.coe'
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Alu_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Request_Register_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/L_type_Write_Data_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_type_Write_Data_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/LogisimCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_13_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_13_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_14_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_14_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/RAM_Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_EPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_EPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_IE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_IE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_Int1_Request_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/ROM_Instr_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Instr_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Regifile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regifile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Signal_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/imports/io/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1318.668 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_0 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_1 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:37]
WARNING: [VRFC 10-278] actual bit length 14 differs from formal bit length 15 for port addr [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v:429]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider(N=5000000)
Compiling module xil_defaultlib.divider(N=500000)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.RAM_Data_RAM
Compiling module xil_defaultlib.Multiplexer_2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Shifter_32_bit(ShifterMode=0)
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.ROM_Instr_ROM
Compiling module xil_defaultlib.AND_GATE(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_Int1_Request_...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_IE
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE_3_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.LogisimCounter(mode=0,max_val=-1...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_EPC(NrOfBits=...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE(BubblesMask=2)
Compiling module xil_defaultlib.OR_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=5)
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.Comparator(NrOfBits=3)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_14_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_13_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Alu_Controller
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Signal_Controller
Compiling module xil_defaultlib.Single_Cycle_Controller
Compiling module xil_defaultlib.Regifile
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=8)
Compiling module xil_defaultlib.L_type_Write_Data_Generator
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Interrupt_Request_Register_1_int
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Single_Cycle_CPU_1_int
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1318.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1318.668 ; gain = 0.000
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/rom_for_initial.coe'
INFO: [SIM-utils-43] Exported 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Alu_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_Request_Register_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/L_type_Write_Data_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_type_Write_Data_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/LogisimCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_13_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_13_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_14_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_14_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/RAM_Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_EPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_EPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_IE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_IE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_Int1_Request_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/ROM_Instr_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Instr_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Regifile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regifile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Signal_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU_1_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/imports/io/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1326.293 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 709e1caddd16400e97131c3e6970d202 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_0 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_rate_1 [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Preset [D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider(N=5000000)
Compiling module xil_defaultlib.divider(N=500000)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.RAM_Data_RAM
Compiling module xil_defaultlib.Multiplexer_2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Shifter_32_bit(ShifterMode=0)
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.ROM_Instr_ROM
Compiling module xil_defaultlib.AND_GATE(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_Int1_Request_...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_IE
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE_3_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.LogisimCounter(mode=0,max_val=-1...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_EPC(NrOfBits=...
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.AND_GATE(BubblesMask=2)
Compiling module xil_defaultlib.OR_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Comparator(NrOfBits=5)
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.Comparator(NrOfBits=3)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_14_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_13_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Alu_Controller
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.Signal_Controller
Compiling module xil_defaultlib.Single_Cycle_Controller
Compiling module xil_defaultlib.Regifile
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=8)
Compiling module xil_defaultlib.L_type_Write_Data_Generator
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Interrupt_Request_Register_1_int
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Single_Cycle_CPU_1_int
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.293 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1326.293 ; gain = 0.000
run 100 us
run 1000 us
run 10000 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1326.293 ; gain = 0.000
run 1000 us
run 1000 us
run 1000 us
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 24 00:53:35 2022...
