ARM GAS  /tmp/ccTBG1th.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f1xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	2
  20              		.global	HAL_MspInit
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB63:
  26              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /**
   2:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   4:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f1xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   8:Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f1xx_hal_msp.c ****   *
  13:Src/stm32f1xx_hal_msp.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/stm32f1xx_hal_msp.c ****   *
  15:Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/stm32f1xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  17:Src/stm32f1xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  19:Src/stm32f1xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/stm32f1xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  22:Src/stm32f1xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/stm32f1xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  24:Src/stm32f1xx_hal_msp.c ****   *      without specific prior written permission.
  25:Src/stm32f1xx_hal_msp.c ****   *
  26:Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/stm32f1xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/stm32f1xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/stm32f1xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/stm32f1xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/stm32f1xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
ARM GAS  /tmp/ccTBG1th.s 			page 2


  33:Src/stm32f1xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/stm32f1xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/stm32f1xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/stm32f1xx_hal_msp.c ****   *
  37:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  38:Src/stm32f1xx_hal_msp.c ****   */
  39:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  40:Src/stm32f1xx_hal_msp.c **** #include "stm32f1xx_hal.h"
  41:Src/stm32f1xx_hal_msp.c **** 
  42:Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  43:Src/stm32f1xx_hal_msp.c **** 
  44:Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  45:Src/stm32f1xx_hal_msp.c **** 
  46:Src/stm32f1xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  47:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  48:Src/stm32f1xx_hal_msp.c **** 
  49:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  50:Src/stm32f1xx_hal_msp.c **** /**
  51:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  52:Src/stm32f1xx_hal_msp.c ****   */
  53:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  54:Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 54 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 84B0     		sub	sp, sp, #16
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42              	.LBB2:
  55:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  56:Src/stm32f1xx_hal_msp.c **** 
  57:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  58:Src/stm32f1xx_hal_msp.c **** 
  59:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  43              		.loc 1 59 0
  44 0006 2B4A     		ldr	r2, .L2
  45 0008 2A4B     		ldr	r3, .L2
  46 000a 9B69     		ldr	r3, [r3, #24]
  47 000c 43F00103 		orr	r3, r3, #1
  48 0010 9361     		str	r3, [r2, #24]
  49 0012 284B     		ldr	r3, .L2
  50 0014 9B69     		ldr	r3, [r3, #24]
  51 0016 03F00103 		and	r3, r3, #1
  52 001a BB60     		str	r3, [r7, #8]
  53 001c BB68     		ldr	r3, [r7, #8]
  54              	.LBE2:
  55              	.LBB3:
  60:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
ARM GAS  /tmp/ccTBG1th.s 			page 3


  56              		.loc 1 60 0
  57 001e 254A     		ldr	r2, .L2
  58 0020 244B     		ldr	r3, .L2
  59 0022 DB69     		ldr	r3, [r3, #28]
  60 0024 43F08053 		orr	r3, r3, #268435456
  61 0028 D361     		str	r3, [r2, #28]
  62 002a 224B     		ldr	r3, .L2
  63 002c DB69     		ldr	r3, [r3, #28]
  64 002e 03F08053 		and	r3, r3, #268435456
  65 0032 7B60     		str	r3, [r7, #4]
  66 0034 7B68     		ldr	r3, [r7, #4]
  67              	.LBE3:
  61:Src/stm32f1xx_hal_msp.c **** 
  62:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  68              		.loc 1 62 0
  69 0036 0320     		movs	r0, #3
  70 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  63:Src/stm32f1xx_hal_msp.c **** 
  64:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  65:Src/stm32f1xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  66:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  71              		.loc 1 66 0
  72 003c 6FF00B00 		mvn	r0, #11
  73 0040 0021     		movs	r1, #0
  74 0042 0022     		movs	r2, #0
  75 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  67:Src/stm32f1xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  68:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  76              		.loc 1 68 0
  77 0048 6FF00A00 		mvn	r0, #10
  78 004c 0021     		movs	r1, #0
  79 004e 0022     		movs	r2, #0
  80 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  69:Src/stm32f1xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  70:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  81              		.loc 1 70 0
  82 0054 6FF00900 		mvn	r0, #9
  83 0058 0021     		movs	r1, #0
  84 005a 0022     		movs	r2, #0
  85 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  71:Src/stm32f1xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  72:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  86              		.loc 1 72 0
  87 0060 6FF00400 		mvn	r0, #4
  88 0064 0021     		movs	r1, #0
  89 0066 0022     		movs	r2, #0
  90 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  73:Src/stm32f1xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  74:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  91              		.loc 1 74 0
  92 006c 6FF00300 		mvn	r0, #3
  93 0070 0021     		movs	r1, #0
  94 0072 0022     		movs	r2, #0
  95 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  75:Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  76:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  96              		.loc 1 76 0
ARM GAS  /tmp/ccTBG1th.s 			page 4


  97 0078 6FF00100 		mvn	r0, #1
  98 007c 0021     		movs	r1, #0
  99 007e 0022     		movs	r2, #0
 100 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  77:Src/stm32f1xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  78:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 101              		.loc 1 78 0
 102 0084 4FF0FF30 		mov	r0, #-1
 103 0088 0021     		movs	r1, #0
 104 008a 0022     		movs	r2, #0
 105 008c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 106              	.LBB4:
  79:Src/stm32f1xx_hal_msp.c **** 
  80:Src/stm32f1xx_hal_msp.c ****     /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  81:Src/stm32f1xx_hal_msp.c ****     */
  82:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
 107              		.loc 1 82 0
 108 0090 094B     		ldr	r3, .L2+4
 109 0092 5B68     		ldr	r3, [r3, #4]
 110 0094 FB60     		str	r3, [r7, #12]
 111 0096 FB68     		ldr	r3, [r7, #12]
 112 0098 23F0E063 		bic	r3, r3, #117440512
 113 009c FB60     		str	r3, [r7, #12]
 114 009e FB68     		ldr	r3, [r7, #12]
 115 00a0 43F08063 		orr	r3, r3, #67108864
 116 00a4 FB60     		str	r3, [r7, #12]
 117 00a6 044A     		ldr	r2, .L2+4
 118 00a8 FB68     		ldr	r3, [r7, #12]
 119 00aa 5360     		str	r3, [r2, #4]
 120              	.LBE4:
  83:Src/stm32f1xx_hal_msp.c **** 
  84:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  85:Src/stm32f1xx_hal_msp.c **** 
  86:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  87:Src/stm32f1xx_hal_msp.c **** }
 121              		.loc 1 87 0
 122 00ac 1037     		adds	r7, r7, #16
 123              	.LCFI3:
 124              		.cfi_def_cfa_offset 8
 125 00ae BD46     		mov	sp, r7
 126              	.LCFI4:
 127              		.cfi_def_cfa_register 13
 128              		@ sp needed
 129 00b0 80BD     		pop	{r7, pc}
 130              	.L3:
 131 00b2 00BF     		.align	2
 132              	.L2:
 133 00b4 00100240 		.word	1073876992
 134 00b8 00000140 		.word	1073807360
 135              		.cfi_endproc
 136              	.LFE63:
 138              		.section	.rodata
 139              		.align	2
 140              	.LC0:
 141 0000 5372632F 		.ascii	"Src/stm32f1xx_hal_msp.c\000"
 141      73746D33 
 141      32663178 
ARM GAS  /tmp/ccTBG1th.s 			page 5


 141      785F6861 
 141      6C5F6D73 
 142              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 143              		.align	2
 144              		.global	HAL_UART_MspInit
 145              		.thumb
 146              		.thumb_func
 148              	HAL_UART_MspInit:
 149              	.LFB64:
  88:Src/stm32f1xx_hal_msp.c **** 
  89:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  90:Src/stm32f1xx_hal_msp.c **** {
 150              		.loc 1 90 0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 32
 153              		@ frame_needed = 1, uses_anonymous_args = 0
 154 0000 80B5     		push	{r7, lr}
 155              	.LCFI5:
 156              		.cfi_def_cfa_offset 8
 157              		.cfi_offset 7, -8
 158              		.cfi_offset 14, -4
 159 0002 88B0     		sub	sp, sp, #32
 160              	.LCFI6:
 161              		.cfi_def_cfa_offset 40
 162 0004 00AF     		add	r7, sp, #0
 163              	.LCFI7:
 164              		.cfi_def_cfa_register 7
 165 0006 7860     		str	r0, [r7, #4]
  91:Src/stm32f1xx_hal_msp.c **** 
  92:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
  93:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 166              		.loc 1 93 0
 167 0008 7B68     		ldr	r3, [r7, #4]
 168 000a 1B68     		ldr	r3, [r3]
 169 000c 424A     		ldr	r2, .L8
 170 000e 9342     		cmp	r3, r2
 171 0010 7FD1     		bne	.L4
 172              	.LBB5:
  94:Src/stm32f1xx_hal_msp.c ****   {
  95:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
  96:Src/stm32f1xx_hal_msp.c **** 
  97:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
  98:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 173              		.loc 1 99 0
 174 0012 424A     		ldr	r2, .L8+4
 175 0014 414B     		ldr	r3, .L8+4
 176 0016 9B69     		ldr	r3, [r3, #24]
 177 0018 43F48043 		orr	r3, r3, #16384
 178 001c 9361     		str	r3, [r2, #24]
 179 001e 3F4B     		ldr	r3, .L8+4
 180 0020 9B69     		ldr	r3, [r3, #24]
 181 0022 03F48043 		and	r3, r3, #16384
 182 0026 FB60     		str	r3, [r7, #12]
 183 0028 FB68     		ldr	r3, [r7, #12]
 184              	.LBE5:
 100:Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccTBG1th.s 			page 6


 101:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 102:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 103:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 104:Src/stm32f1xx_hal_msp.c ****     */
 105:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 185              		.loc 1 105 0
 186 002a 4FF40073 		mov	r3, #512
 187 002e 3B61     		str	r3, [r7, #16]
 106:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188              		.loc 1 106 0
 189 0030 0223     		movs	r3, #2
 190 0032 7B61     		str	r3, [r7, #20]
 107:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 191              		.loc 1 107 0
 192 0034 0323     		movs	r3, #3
 193 0036 FB61     		str	r3, [r7, #28]
 108:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 194              		.loc 1 108 0
 195 0038 07F11003 		add	r3, r7, #16
 196 003c 3848     		ldr	r0, .L8+8
 197 003e 1946     		mov	r1, r3
 198 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 109:Src/stm32f1xx_hal_msp.c **** 
 110:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 199              		.loc 1 110 0
 200 0044 4FF48063 		mov	r3, #1024
 201 0048 3B61     		str	r3, [r7, #16]
 111:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 202              		.loc 1 111 0
 203 004a 0023     		movs	r3, #0
 204 004c 7B61     		str	r3, [r7, #20]
 112:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 205              		.loc 1 112 0
 206 004e 0023     		movs	r3, #0
 207 0050 BB61     		str	r3, [r7, #24]
 113:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 208              		.loc 1 113 0
 209 0052 07F11003 		add	r3, r7, #16
 210 0056 3248     		ldr	r0, .L8+8
 211 0058 1946     		mov	r1, r3
 212 005a FFF7FEFF 		bl	HAL_GPIO_Init
 114:Src/stm32f1xx_hal_msp.c **** 
 115:Src/stm32f1xx_hal_msp.c **** 	/* USART1 DMA Init */
 116:Src/stm32f1xx_hal_msp.c **** 	/* USART1_TX Init */
 117:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_tx.Instance = DMA1_Channel4;
 213              		.loc 1 117 0
 214 005e 314B     		ldr	r3, .L8+12
 215 0060 314A     		ldr	r2, .L8+16
 216 0062 1A60     		str	r2, [r3]
 118:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 217              		.loc 1 118 0
 218 0064 2F4B     		ldr	r3, .L8+12
 219 0066 1022     		movs	r2, #16
 220 0068 5A60     		str	r2, [r3, #4]
 119:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 221              		.loc 1 119 0
 222 006a 2E4B     		ldr	r3, .L8+12
ARM GAS  /tmp/ccTBG1th.s 			page 7


 223 006c 0022     		movs	r2, #0
 224 006e 9A60     		str	r2, [r3, #8]
 120:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 225              		.loc 1 120 0
 226 0070 2C4B     		ldr	r3, .L8+12
 227 0072 8022     		movs	r2, #128
 228 0074 DA60     		str	r2, [r3, #12]
 121:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 229              		.loc 1 121 0
 230 0076 2B4B     		ldr	r3, .L8+12
 231 0078 0022     		movs	r2, #0
 232 007a 1A61     		str	r2, [r3, #16]
 122:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 233              		.loc 1 122 0
 234 007c 294B     		ldr	r3, .L8+12
 235 007e 0022     		movs	r2, #0
 236 0080 5A61     		str	r2, [r3, #20]
 123:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 237              		.loc 1 123 0
 238 0082 284B     		ldr	r3, .L8+12
 239 0084 0022     		movs	r2, #0
 240 0086 9A61     		str	r2, [r3, #24]
 124:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 241              		.loc 1 124 0
 242 0088 264B     		ldr	r3, .L8+12
 243 008a 4FF48052 		mov	r2, #4096
 244 008e DA61     		str	r2, [r3, #28]
 125:Src/stm32f1xx_hal_msp.c **** 	if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 245              		.loc 1 125 0
 246 0090 2448     		ldr	r0, .L8+12
 247 0092 FFF7FEFF 		bl	HAL_DMA_Init
 248 0096 0346     		mov	r3, r0
 249 0098 002B     		cmp	r3, #0
 250 009a 03D0     		beq	.L6
 126:Src/stm32f1xx_hal_msp.c **** 	{
 127:Src/stm32f1xx_hal_msp.c **** 	  _Error_Handler(__FILE__, __LINE__);
 251              		.loc 1 127 0
 252 009c 2348     		ldr	r0, .L8+20
 253 009e 7F21     		movs	r1, #127
 254 00a0 FFF7FEFF 		bl	_Error_Handler
 255              	.L6:
 128:Src/stm32f1xx_hal_msp.c **** 	}
 129:Src/stm32f1xx_hal_msp.c **** 
 130:Src/stm32f1xx_hal_msp.c **** 	__HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 256              		.loc 1 130 0
 257 00a4 7B68     		ldr	r3, [r7, #4]
 258 00a6 1F4A     		ldr	r2, .L8+12
 259 00a8 1A63     		str	r2, [r3, #48]
 260 00aa 1E4A     		ldr	r2, .L8+12
 261 00ac 7B68     		ldr	r3, [r7, #4]
 262 00ae 5362     		str	r3, [r2, #36]
 131:Src/stm32f1xx_hal_msp.c **** 
 132:Src/stm32f1xx_hal_msp.c **** 	/* USART1_RX Init */
 133:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_rx.Instance = DMA1_Channel5;
 263              		.loc 1 133 0
 264 00b0 1F4B     		ldr	r3, .L8+24
 265 00b2 204A     		ldr	r2, .L8+28
ARM GAS  /tmp/ccTBG1th.s 			page 8


 266 00b4 1A60     		str	r2, [r3]
 134:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 267              		.loc 1 134 0
 268 00b6 1E4B     		ldr	r3, .L8+24
 269 00b8 0022     		movs	r2, #0
 270 00ba 5A60     		str	r2, [r3, #4]
 135:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 271              		.loc 1 135 0
 272 00bc 1C4B     		ldr	r3, .L8+24
 273 00be 0022     		movs	r2, #0
 274 00c0 9A60     		str	r2, [r3, #8]
 136:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 275              		.loc 1 136 0
 276 00c2 1B4B     		ldr	r3, .L8+24
 277 00c4 8022     		movs	r2, #128
 278 00c6 DA60     		str	r2, [r3, #12]
 137:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 279              		.loc 1 137 0
 280 00c8 194B     		ldr	r3, .L8+24
 281 00ca 0022     		movs	r2, #0
 282 00cc 1A61     		str	r2, [r3, #16]
 138:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 283              		.loc 1 138 0
 284 00ce 184B     		ldr	r3, .L8+24
 285 00d0 0022     		movs	r2, #0
 286 00d2 5A61     		str	r2, [r3, #20]
 139:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 287              		.loc 1 139 0
 288 00d4 164B     		ldr	r3, .L8+24
 289 00d6 0022     		movs	r2, #0
 290 00d8 9A61     		str	r2, [r3, #24]
 140:Src/stm32f1xx_hal_msp.c **** 	hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 291              		.loc 1 140 0
 292 00da 154B     		ldr	r3, .L8+24
 293 00dc 4FF48052 		mov	r2, #4096
 294 00e0 DA61     		str	r2, [r3, #28]
 141:Src/stm32f1xx_hal_msp.c **** 	if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 295              		.loc 1 141 0
 296 00e2 1348     		ldr	r0, .L8+24
 297 00e4 FFF7FEFF 		bl	HAL_DMA_Init
 298 00e8 0346     		mov	r3, r0
 299 00ea 002B     		cmp	r3, #0
 300 00ec 03D0     		beq	.L7
 142:Src/stm32f1xx_hal_msp.c **** 	{
 143:Src/stm32f1xx_hal_msp.c **** 	  _Error_Handler(__FILE__, __LINE__);
 301              		.loc 1 143 0
 302 00ee 0F48     		ldr	r0, .L8+20
 303 00f0 8F21     		movs	r1, #143
 304 00f2 FFF7FEFF 		bl	_Error_Handler
 305              	.L7:
 144:Src/stm32f1xx_hal_msp.c **** 	}
 145:Src/stm32f1xx_hal_msp.c **** 
 146:Src/stm32f1xx_hal_msp.c **** 	__HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 306              		.loc 1 146 0
 307 00f6 7B68     		ldr	r3, [r7, #4]
 308 00f8 0D4A     		ldr	r2, .L8+24
 309 00fa 5A63     		str	r2, [r3, #52]
ARM GAS  /tmp/ccTBG1th.s 			page 9


 310 00fc 0C4A     		ldr	r2, .L8+24
 311 00fe 7B68     		ldr	r3, [r7, #4]
 312 0100 5362     		str	r3, [r2, #36]
 147:Src/stm32f1xx_hal_msp.c **** 
 148:Src/stm32f1xx_hal_msp.c **** 	/* USART1 interrupt Init */
 149:Src/stm32f1xx_hal_msp.c **** 	HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 313              		.loc 1 149 0
 314 0102 2520     		movs	r0, #37
 315 0104 0021     		movs	r1, #0
 316 0106 0022     		movs	r2, #0
 317 0108 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 150:Src/stm32f1xx_hal_msp.c **** 	HAL_NVIC_EnableIRQ(USART1_IRQn);
 318              		.loc 1 150 0
 319 010c 2520     		movs	r0, #37
 320 010e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 321              	.L4:
 151:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 152:Src/stm32f1xx_hal_msp.c **** 
 153:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 154:Src/stm32f1xx_hal_msp.c ****   }
 155:Src/stm32f1xx_hal_msp.c **** 
 156:Src/stm32f1xx_hal_msp.c **** }
 322              		.loc 1 156 0
 323 0112 2037     		adds	r7, r7, #32
 324              	.LCFI8:
 325              		.cfi_def_cfa_offset 8
 326 0114 BD46     		mov	sp, r7
 327              	.LCFI9:
 328              		.cfi_def_cfa_register 13
 329              		@ sp needed
 330 0116 80BD     		pop	{r7, pc}
 331              	.L9:
 332              		.align	2
 333              	.L8:
 334 0118 00380140 		.word	1073821696
 335 011c 00100240 		.word	1073876992
 336 0120 00080140 		.word	1073809408
 337 0124 00000000 		.word	hdma_usart1_tx
 338 0128 44000240 		.word	1073872964
 339 012c 00000000 		.word	.LC0
 340 0130 00000000 		.word	hdma_usart1_rx
 341 0134 58000240 		.word	1073872984
 342              		.cfi_endproc
 343              	.LFE64:
 345              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 346              		.align	2
 347              		.global	HAL_UART_MspDeInit
 348              		.thumb
 349              		.thumb_func
 351              	HAL_UART_MspDeInit:
 352              	.LFB65:
 157:Src/stm32f1xx_hal_msp.c **** 
 158:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 159:Src/stm32f1xx_hal_msp.c **** {
 353              		.loc 1 159 0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccTBG1th.s 			page 10


 356              		@ frame_needed = 1, uses_anonymous_args = 0
 357 0000 80B5     		push	{r7, lr}
 358              	.LCFI10:
 359              		.cfi_def_cfa_offset 8
 360              		.cfi_offset 7, -8
 361              		.cfi_offset 14, -4
 362 0002 82B0     		sub	sp, sp, #8
 363              	.LCFI11:
 364              		.cfi_def_cfa_offset 16
 365 0004 00AF     		add	r7, sp, #0
 366              	.LCFI12:
 367              		.cfi_def_cfa_register 7
 368 0006 7860     		str	r0, [r7, #4]
 160:Src/stm32f1xx_hal_msp.c **** 
 161:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 369              		.loc 1 161 0
 370 0008 7B68     		ldr	r3, [r7, #4]
 371 000a 1B68     		ldr	r3, [r3]
 372 000c 0E4A     		ldr	r2, .L12
 373 000e 9342     		cmp	r3, r2
 374 0010 17D1     		bne	.L10
 162:Src/stm32f1xx_hal_msp.c ****   {
 163:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 164:Src/stm32f1xx_hal_msp.c **** 
 165:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 166:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 167:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 375              		.loc 1 167 0
 376 0012 0E4A     		ldr	r2, .L12+4
 377 0014 0D4B     		ldr	r3, .L12+4
 378 0016 9B69     		ldr	r3, [r3, #24]
 379 0018 23F48043 		bic	r3, r3, #16384
 380 001c 9361     		str	r3, [r2, #24]
 168:Src/stm32f1xx_hal_msp.c **** 
 169:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 170:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 171:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 172:Src/stm32f1xx_hal_msp.c ****     */
 173:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 381              		.loc 1 173 0
 382 001e 0C48     		ldr	r0, .L12+8
 383 0020 4FF4C061 		mov	r1, #1536
 384 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 174:Src/stm32f1xx_hal_msp.c **** 
 175:Src/stm32f1xx_hal_msp.c **** 	/* USART1 DMA DeInit */
 176:Src/stm32f1xx_hal_msp.c **** 	HAL_DMA_DeInit(huart->hdmatx);
 385              		.loc 1 176 0
 386 0028 7B68     		ldr	r3, [r7, #4]
 387 002a 1B6B     		ldr	r3, [r3, #48]
 388 002c 1846     		mov	r0, r3
 389 002e FFF7FEFF 		bl	HAL_DMA_DeInit
 177:Src/stm32f1xx_hal_msp.c **** 	HAL_DMA_DeInit(huart->hdmarx);
 390              		.loc 1 177 0
 391 0032 7B68     		ldr	r3, [r7, #4]
 392 0034 5B6B     		ldr	r3, [r3, #52]
 393 0036 1846     		mov	r0, r3
 394 0038 FFF7FEFF 		bl	HAL_DMA_DeInit
ARM GAS  /tmp/ccTBG1th.s 			page 11


 178:Src/stm32f1xx_hal_msp.c **** 
 179:Src/stm32f1xx_hal_msp.c **** 	/* USART1 interrupt DeInit */
 180:Src/stm32f1xx_hal_msp.c **** 	HAL_NVIC_DisableIRQ(USART1_IRQn);
 395              		.loc 1 180 0
 396 003c 2520     		movs	r0, #37
 397 003e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 398              	.L10:
 181:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 182:Src/stm32f1xx_hal_msp.c **** 
 183:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 184:Src/stm32f1xx_hal_msp.c ****   }
 185:Src/stm32f1xx_hal_msp.c **** 
 186:Src/stm32f1xx_hal_msp.c **** }
 399              		.loc 1 186 0
 400 0042 0837     		adds	r7, r7, #8
 401              	.LCFI13:
 402              		.cfi_def_cfa_offset 8
 403 0044 BD46     		mov	sp, r7
 404              	.LCFI14:
 405              		.cfi_def_cfa_register 13
 406              		@ sp needed
 407 0046 80BD     		pop	{r7, pc}
 408              	.L13:
 409              		.align	2
 410              	.L12:
 411 0048 00380140 		.word	1073821696
 412 004c 00100240 		.word	1073876992
 413 0050 00080140 		.word	1073809408
 414              		.cfi_endproc
 415              	.LFE65:
 417              		.text
 418              	.Letext0:
 419              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 420              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 421              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 422              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 423              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 424              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 425              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 426              		.file 9 "Drivers/CMSIS/Include/core_cm3.h"
ARM GAS  /tmp/ccTBG1th.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccTBG1th.s:19     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccTBG1th.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccTBG1th.s:133    .text.HAL_MspInit:00000000000000b4 $d
     /tmp/ccTBG1th.s:139    .rodata:0000000000000000 $d
     /tmp/ccTBG1th.s:143    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccTBG1th.s:148    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccTBG1th.s:334    .text.HAL_UART_MspInit:0000000000000118 $d
     /tmp/ccTBG1th.s:346    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccTBG1th.s:351    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccTBG1th.s:411    .text.HAL_UART_MspDeInit:0000000000000048 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_DMA_Init
_Error_Handler
HAL_NVIC_EnableIRQ
hdma_usart1_tx
hdma_usart1_rx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
