Information: Updating design information... (UID-85)
Warning: Design 'fullchip' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fullchip
Version: Q-2019.12-SP5-3
Date   : Tue Mar 15 18:39:49 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_127_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_127_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_126_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_126_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_122_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_122_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_120_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_120_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_119_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_119_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_118_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_118_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_116_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_116_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_115_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_115_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_114_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_114_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_112_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_112_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_111_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_111_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_110_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_110_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_107_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_107_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_106_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_106_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_105_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_105_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_100_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_100_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_98_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_98_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_96_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_96_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_95_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_95_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_94_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_94_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_92_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_92_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_85_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_85_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_84_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_84_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_82_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_82_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_80_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_80_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_66_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_66_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_64_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_64_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id4)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n21 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n23 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/n22 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


  Startpoint: reset (input port clocked by clk)
  Endpoint: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gplustc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  reset (in)                                                       0.030     0.016      0.216 f
  reset (net)                                  56        0.050               0.000      0.216 f
  core_instance/reset (core_col8_bw8_bw_psum20_pr16)                         0.000      0.216 f
  core_instance/reset (net)                              0.050               0.000      0.216 f
  core_instance/mac_array_instance/reset (mac_array_col8_bw8_bw_psum20_pr16)    0.000    0.216 f
  core_instance/mac_array_instance/reset (net)           0.050               0.000      0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (mac_col_bw8_bw_psum20_pr16_col_id8)    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/reset (net)    0.050    0.000    0.216 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U8/ZN (INVD0)    0.078    0.051    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n153 (net)     7    0.007    0.000    0.267 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U4/ZN (CKND2D0)    0.094    0.072    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n137 (net)     3    0.007    0.000    0.339 f
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U6/ZN (NR2D2)    0.478    0.281    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n155 (net)    46    0.087    0.000    0.620 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/U5/Z (CKBD2)    0.456    0.293    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/n154 (net)    83    0.158    0.000    0.913 r
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/E (EDFQD1)    0.456    0.000    0.913 r
  data arrival time                                                                     0.913

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP (EDFQD1)    0.000    1.000 r
  library setup time                                                        -0.092      0.908
  data required time                                                                    0.908
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.908
  data arrival time                                                                    -0.913
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.005


1
