/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [12:0] _01_;
  wire [15:0] _02_;
  wire celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [27:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [14:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_31z;
  wire [7:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_38z;
  wire [8:0] celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire [22:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_60z;
  wire celloutsig_0_66z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_73z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire [8:0] celloutsig_0_85z;
  wire [2:0] celloutsig_0_86z;
  wire [5:0] celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [41:0] celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[66] ? in_data[73] : in_data[41];
  assign celloutsig_1_6z = celloutsig_1_1z ? celloutsig_1_4z : celloutsig_1_0z;
  assign celloutsig_0_45z = !(celloutsig_0_8z[8] ? celloutsig_0_41z[4] : celloutsig_0_38z[0]);
  assign celloutsig_1_1z = ~(in_data[189] | celloutsig_1_0z);
  assign celloutsig_0_1z = ~in_data[3];
  assign celloutsig_0_49z = ~((celloutsig_0_9z | celloutsig_0_35z) & (celloutsig_0_6z[2] | celloutsig_0_24z));
  assign celloutsig_0_7z = ~((celloutsig_0_5z[4] | celloutsig_0_4z[1]) & (celloutsig_0_5z[22] | celloutsig_0_0z));
  assign celloutsig_0_66z = ~((celloutsig_0_6z[1] | celloutsig_0_45z) & (celloutsig_0_8z[4] | celloutsig_0_50z[3]));
  assign celloutsig_0_9z = ~((celloutsig_0_8z[8] | celloutsig_0_0z) & (in_data[27] | celloutsig_0_4z[0]));
  assign celloutsig_0_13z = ~((celloutsig_0_10z[3] | celloutsig_0_10z[19]) & (celloutsig_0_3z[1] | celloutsig_0_1z));
  assign celloutsig_0_26z = ~((celloutsig_0_5z[11] | celloutsig_0_20z[1]) & (celloutsig_0_11z[1] | celloutsig_0_23z[4]));
  assign celloutsig_1_0z = ~(in_data[169] ^ in_data[191]);
  assign celloutsig_1_4z = ~(in_data[155] ^ celloutsig_1_0z);
  assign celloutsig_1_7z = { in_data[167:135], celloutsig_1_5z, celloutsig_1_4z } + { in_data[149:117], celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_8z[12:4], celloutsig_0_3z, celloutsig_0_18z } + { in_data[22:10], celloutsig_0_4z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 13'h0000;
    else _01_ <= { celloutsig_0_43z, celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_52z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_49z };
  reg [15:0] _19_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _19_ <= 16'h0000;
    else _19_ <= { celloutsig_0_12z[11:5], celloutsig_0_3z, celloutsig_0_15z };
  assign { _02_[15:2], _00_, _02_[0] } = _19_;
  assign celloutsig_0_39z = { celloutsig_0_16z[12:8], celloutsig_0_20z } & { celloutsig_0_25z[7], celloutsig_0_20z, celloutsig_0_29z };
  assign celloutsig_0_41z = celloutsig_0_3z[7:2] & celloutsig_0_31z[10:5];
  assign celloutsig_0_28z = celloutsig_0_12z[11:4] & { celloutsig_0_4z[4], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_35z = { celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_23z } <= { celloutsig_0_19z[14:4], celloutsig_0_6z };
  assign celloutsig_0_83z = { in_data[92:76], celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_42z, celloutsig_0_21z } <= { celloutsig_0_5z[20:11], celloutsig_0_73z, celloutsig_0_35z, _01_, celloutsig_0_29z, celloutsig_0_49z };
  assign celloutsig_0_89z = celloutsig_0_28z[2:0] <= celloutsig_0_38z[3:1];
  assign celloutsig_0_8z = celloutsig_0_5z[20:8] % { 1'h1, in_data[9:3], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_85z = { celloutsig_0_12z[6:2], celloutsig_0_35z, celloutsig_0_59z, celloutsig_0_78z, celloutsig_0_0z } % { 1'h1, celloutsig_0_3z[6:3], celloutsig_0_1z, celloutsig_0_56z, celloutsig_0_70z, celloutsig_0_1z };
  assign celloutsig_0_5z = { celloutsig_0_4z[4], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_50z = { celloutsig_0_32z[7:2], celloutsig_0_7z } % { 1'h1, celloutsig_0_21z, celloutsig_0_44z };
  assign celloutsig_1_5z = { celloutsig_1_3z[7:1], celloutsig_1_2z } % { 1'h1, celloutsig_1_3z[7:2], in_data[96] };
  assign celloutsig_0_16z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z } % { 1'h1, celloutsig_0_3z[3:2], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_20z = celloutsig_0_12z[12:9] % { 1'h1, celloutsig_0_16z[13:11] };
  assign celloutsig_0_23z = in_data[80:76] % { 1'h1, celloutsig_0_2z[4:1] };
  assign celloutsig_0_25z = { celloutsig_0_11z[3:1], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_20z } % { 1'h1, celloutsig_0_12z[20:14], celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_9z };
  assign celloutsig_0_3z = { in_data[12:6], celloutsig_0_0z } % { 1'h1, in_data[23:19], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_7z[14:10], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z } * { celloutsig_1_7z[30:22], celloutsig_1_2z };
  assign celloutsig_0_11z = celloutsig_0_5z[12:8] * { celloutsig_0_5z[13:12], celloutsig_0_6z };
  assign celloutsig_0_59z = { celloutsig_0_47z, celloutsig_0_1z } != { celloutsig_0_50z[4:2], celloutsig_0_27z, celloutsig_0_57z };
  assign celloutsig_0_24z = { celloutsig_0_4z[4:2], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_8z } != { celloutsig_0_5z[3], celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_0_36z = ~ { _02_[10:2], _00_, celloutsig_0_18z };
  assign celloutsig_0_38z = ~ celloutsig_0_29z;
  assign celloutsig_0_12z = ~ { celloutsig_0_3z[4:2], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_2z = ~ { in_data[80:76], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_47z = celloutsig_0_32z[5:2] | { celloutsig_0_8z[4:2], celloutsig_0_17z };
  assign celloutsig_0_21z = celloutsig_0_5z[6:2] | { celloutsig_0_3z[6:3], celloutsig_0_17z };
  assign celloutsig_0_56z = | { celloutsig_0_12z[26:25], celloutsig_0_2z, celloutsig_0_42z };
  assign celloutsig_0_27z = | { celloutsig_0_25z[11:6], celloutsig_0_23z, celloutsig_0_23z };
  assign celloutsig_0_70z = celloutsig_0_15z & _01_[5];
  assign celloutsig_0_73z = celloutsig_0_42z & celloutsig_0_41z[1];
  assign celloutsig_0_78z = celloutsig_0_70z & celloutsig_0_66z;
  assign celloutsig_1_2z = in_data[155] & celloutsig_1_0z;
  assign celloutsig_1_18z = in_data[168] & celloutsig_1_1z;
  assign celloutsig_0_14z = celloutsig_0_12z[14] & celloutsig_0_5z[17];
  assign celloutsig_0_15z = celloutsig_0_14z & celloutsig_0_13z;
  assign celloutsig_0_17z = celloutsig_0_16z[1] & celloutsig_0_16z[3];
  assign celloutsig_0_44z = ~^ celloutsig_0_10z[5:2];
  assign celloutsig_0_52z = ~^ { celloutsig_0_36z[5:4], celloutsig_0_14z };
  assign celloutsig_0_18z = ~^ celloutsig_0_12z[17:13];
  assign celloutsig_0_86z = { celloutsig_0_3z[5:4], celloutsig_0_35z } << { celloutsig_0_85z[5:4], celloutsig_0_45z };
  assign celloutsig_0_4z = { in_data[9:6], celloutsig_0_1z } <<< { celloutsig_0_3z[4:1], celloutsig_0_1z };
  assign celloutsig_0_6z = celloutsig_0_3z[5:3] <<< { celloutsig_0_3z[0], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_60z = celloutsig_0_50z[2:0] <<< celloutsig_0_11z[2:0];
  assign celloutsig_0_88z = celloutsig_0_28z[6:1] <<< { celloutsig_0_86z[2:1], celloutsig_0_60z, celloutsig_0_83z };
  assign celloutsig_0_10z = { in_data[1:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z } <<< { in_data[84:68], celloutsig_0_4z };
  assign celloutsig_0_31z = _02_[14:2] - { celloutsig_0_3z[5:0], celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_32z = celloutsig_0_12z[9:2] - in_data[92:85];
  assign celloutsig_1_3z = { in_data[104], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } - in_data[155:147];
  assign celloutsig_0_29z = celloutsig_0_3z[3:0] - celloutsig_0_19z[4:1];
  assign celloutsig_0_42z = ~((celloutsig_0_4z[4] & celloutsig_0_7z) | celloutsig_0_23z[2]);
  assign celloutsig_0_43z = ~((celloutsig_0_10z[4] & celloutsig_0_17z) | celloutsig_0_39z[6]);
  assign celloutsig_0_57z = ~((celloutsig_0_14z & celloutsig_0_0z) | celloutsig_0_2z[0]);
  assign _02_[1] = _00_;
  assign { out_data[128], out_data[105:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
