Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1685a0e6e80c48dbbb50880b8662d37c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fftester_behav xil_defaultlib.fftester -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture structure of entity xil_defaultlib.whitebox2 [whitebox2_default]
Compiling architecture structure of entity xil_defaultlib.whitebox [whitebox_default]
Compiling architecture structure of entity xil_defaultlib.blackcircle [blackcircle_default]
Compiling architecture structure of entity xil_defaultlib.KS [ks_default]
Compiling architecture behavioral of entity xil_defaultlib.ffld1 [ffld1_default]
Compiling architecture beh of entity xil_defaultlib.fftester
Built simulation snapshot fftester_behav
