
`define WIDTH 1

`include "regression_test/benchmark/verilog/Keywords/multi_bit_assign.v" 