Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jul 21 10:32:28 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FPMAC_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      20          
TIMING-16  Warning   Large setup violation          325         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.872     -953.096                    499                  675        0.105        0.000                      0                  675       -0.337       -3.584                      43                   515  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 0.909}        1.818           550.055         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.872     -953.096                    499                  675        0.105        0.000                      0                  675       -0.337       -3.584                      43                   515  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          499  Failing Endpoints,  Worst Slack       -4.872ns,  Total Violation     -953.096ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :           43  Failing Endpoints,  Worst Slack       -0.337ns,  Total Violation       -3.584ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.872ns  (required time - arrival time)
  Source:                 DUT/RisSubNormal_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            C_internal_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 2.139ns (32.529%)  route 4.437ns (67.471%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 6.832 - 1.818 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.718     5.321    DUT/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  DUT/RisSubNormal_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  DUT/RisSubNormal_d3_reg/Q
                         net (fo=4, routed)           0.867     6.644    DUT/NormalizationShifter/RisSubNormal_d3
    SLICE_X1Y65          LUT4 (Prop_lut4_I0_O)        0.124     6.768 r  DUT/NormalizationShifter/C_internal[11]_i_8/O
                         net (fo=2, routed)           0.655     7.424    DUT/NormalizationShifter/C_internal[11]_i_8_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I4_O)        0.124     7.548 r  DUT/NormalizationShifter/C_internal[3]_i_8/O
                         net (fo=1, routed)           0.656     8.204    DUT/NormalizationShifter/C_internal[3]_i_8_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  DUT/NormalizationShifter/C_internal[3]_i_7/O
                         net (fo=1, routed)           0.000     8.328    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.860 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.860    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.974    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.213 f  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[2]
                         net (fo=2, routed)           1.016    10.228    plusOp[10]
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.302    10.530 f  C_internal[14]_i_2/O
                         net (fo=15, routed)          0.908    11.438    DUT/C_internal_reg[14]
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.124    11.562 r  DUT/C_internal[2]_i_1/O
                         net (fo=2, routed)           0.335    11.896    C_internal[2]
    SLICE_X3Y72          FDCE                                         r  C_internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.591     6.832    clk_IBUF_BUFG
    SLICE_X3Y72          FDCE                                         r  C_internal_reg[2]/C
                         clock pessimism              0.275     7.107    
                         clock uncertainty           -0.035     7.071    
    SLICE_X3Y72          FDCE (Setup_fdce_C_D)       -0.047     7.024    C_internal_reg[2]
  -------------------------------------------------------------------
                         required time                          7.024    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                 -4.872    

Slack (VIOLATED) :        -4.860ns  (required time - arrival time)
  Source:                 DUT/RisSubNormal_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            C_internal_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 2.139ns (32.495%)  route 4.444ns (67.505%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 6.835 - 1.818 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.718     5.321    DUT/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  DUT/RisSubNormal_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  DUT/RisSubNormal_d3_reg/Q
                         net (fo=4, routed)           0.867     6.644    DUT/NormalizationShifter/RisSubNormal_d3
    SLICE_X1Y65          LUT4 (Prop_lut4_I0_O)        0.124     6.768 r  DUT/NormalizationShifter/C_internal[11]_i_8/O
                         net (fo=2, routed)           0.655     7.424    DUT/NormalizationShifter/C_internal[11]_i_8_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I4_O)        0.124     7.548 r  DUT/NormalizationShifter/C_internal[3]_i_8/O
                         net (fo=1, routed)           0.656     8.204    DUT/NormalizationShifter/C_internal[3]_i_8_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  DUT/NormalizationShifter/C_internal[3]_i_7/O
                         net (fo=1, routed)           0.000     8.328    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.860 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.860    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.974    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.213 f  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[2]
                         net (fo=2, routed)           1.016    10.228    plusOp[10]
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.302    10.530 f  C_internal[14]_i_2/O
                         net (fo=15, routed)          0.581    11.111    DUT/C_internal_reg[14]
    SLICE_X1Y70          LUT6 (Prop_lut6_I0_O)        0.124    11.235 r  DUT/C_internal[6]_i_1/O
                         net (fo=2, routed)           0.669    11.903    C_internal[6]
    SLICE_X2Y70          FDCE                                         r  C_internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.594     6.835    clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  C_internal_reg[6]/C
                         clock pessimism              0.275     7.110    
                         clock uncertainty           -0.035     7.074    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)       -0.031     7.043    C_internal_reg[6]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                 -4.860    

Slack (VIOLATED) :        -4.856ns  (required time - arrival time)
  Source:                 DUT/RisSubNormal_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            C_internal_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 2.139ns (32.590%)  route 4.424ns (67.410%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 6.832 - 1.818 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.718     5.321    DUT/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  DUT/RisSubNormal_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  DUT/RisSubNormal_d3_reg/Q
                         net (fo=4, routed)           0.867     6.644    DUT/NormalizationShifter/RisSubNormal_d3
    SLICE_X1Y65          LUT4 (Prop_lut4_I0_O)        0.124     6.768 r  DUT/NormalizationShifter/C_internal[11]_i_8/O
                         net (fo=2, routed)           0.655     7.424    DUT/NormalizationShifter/C_internal[11]_i_8_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I4_O)        0.124     7.548 r  DUT/NormalizationShifter/C_internal[3]_i_8/O
                         net (fo=1, routed)           0.656     8.204    DUT/NormalizationShifter/C_internal[3]_i_8_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  DUT/NormalizationShifter/C_internal[3]_i_7/O
                         net (fo=1, routed)           0.000     8.328    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.860 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.860    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.974    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.213 f  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[2]
                         net (fo=2, routed)           1.016    10.228    plusOp[10]
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.302    10.530 f  C_internal[14]_i_2/O
                         net (fo=15, routed)          0.886    11.416    DUT/C_internal_reg[14]
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.124    11.540 r  DUT/C_internal[3]_i_1/O
                         net (fo=2, routed)           0.344    11.884    C_internal[3]
    SLICE_X0Y72          FDCE                                         r  C_internal_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.591     6.832    clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  C_internal_reg[3]_lopt_replica/C
                         clock pessimism              0.275     7.107    
                         clock uncertainty           -0.035     7.071    
    SLICE_X0Y72          FDCE (Setup_fdce_C_D)       -0.043     7.028    C_internal_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          7.028    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                 -4.856    

Slack (VIOLATED) :        -4.853ns  (required time - arrival time)
  Source:                 DUT/RisSubNormal_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            C_internal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 2.139ns (32.589%)  route 4.424ns (67.411%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 6.835 - 1.818 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.718     5.321    DUT/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  DUT/RisSubNormal_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  DUT/RisSubNormal_d3_reg/Q
                         net (fo=4, routed)           0.867     6.644    DUT/NormalizationShifter/RisSubNormal_d3
    SLICE_X1Y65          LUT4 (Prop_lut4_I0_O)        0.124     6.768 r  DUT/NormalizationShifter/C_internal[11]_i_8/O
                         net (fo=2, routed)           0.655     7.424    DUT/NormalizationShifter/C_internal[11]_i_8_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I4_O)        0.124     7.548 r  DUT/NormalizationShifter/C_internal[3]_i_8/O
                         net (fo=1, routed)           0.656     8.204    DUT/NormalizationShifter/C_internal[3]_i_8_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  DUT/NormalizationShifter/C_internal[3]_i_7/O
                         net (fo=1, routed)           0.000     8.328    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.860 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.860    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.974    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.213 f  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[2]
                         net (fo=2, routed)           1.016    10.228    plusOp[10]
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.302    10.530 f  C_internal[14]_i_2/O
                         net (fo=15, routed)          0.886    11.416    DUT/C_internal_reg[14]
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.124    11.540 r  DUT/C_internal[3]_i_1/O
                         net (fo=2, routed)           0.344    11.884    C_internal[3]
    SLICE_X1Y69          FDCE                                         r  C_internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.594     6.835    clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  C_internal_reg[3]/C
                         clock pessimism              0.275     7.110    
                         clock uncertainty           -0.035     7.074    
    SLICE_X1Y69          FDCE (Setup_fdce_C_D)       -0.043     7.031    C_internal_reg[3]
  -------------------------------------------------------------------
                         required time                          7.031    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                 -4.853    

Slack (VIOLATED) :        -4.745ns  (required time - arrival time)
  Source:                 DUT/Paligned_d2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 2.191ns (36.096%)  route 3.879ns (63.904%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 6.748 - 1.818 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.633     5.236    DUT/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  DUT/Paligned_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  DUT/Paligned_d2_reg[9]/Q
                         net (fo=3, routed)           1.144     6.897    DUT/Paligned_d2[9]
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.021 r  DUT/level0_d1[11]_i_5/O
                         net (fo=1, routed)           0.000     7.021    DUT/RightShifterComponent/level4_d1_reg[0][1]
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  DUT/RightShifterComponent/level0_d1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.571    DUT/RightShifterComponent/level0_d1_reg[11]_i_2_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  DUT/RightShifterComponent/level0_d1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    DUT/RightShifterComponent/level0_d1_reg[15]_i_2_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.019 f  DUT/RightShifterComponent/level0_d1_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.826     8.846    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level0_d1_reg[19][1]
    SLICE_X15Y76         LUT4 (Prop_lut4_I3_O)        0.303     9.149 f  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level0_d1[17]_i_1/O
                         net (fo=4, routed)           0.947    10.095    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/effectiveSub_d2_reg[16]
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.219 r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4/O
                         net (fo=7, routed)           0.417    10.637    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.761 r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[4]_i_1/O
                         net (fo=6, routed)           0.545    11.306    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/eqOp
    SLICE_X13Y74         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.507     6.748    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X13Y74         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[0]/C
                         clock pessimism              0.277     7.025    
                         clock uncertainty           -0.035     6.989    
    SLICE_X13Y74         FDSE (Setup_fdse_C_S)       -0.429     6.560    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                 -4.745    

Slack (VIOLATED) :        -4.745ns  (required time - arrival time)
  Source:                 DUT/Paligned_d2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 2.191ns (36.096%)  route 3.879ns (63.904%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 6.748 - 1.818 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.633     5.236    DUT/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  DUT/Paligned_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  DUT/Paligned_d2_reg[9]/Q
                         net (fo=3, routed)           1.144     6.897    DUT/Paligned_d2[9]
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.021 r  DUT/level0_d1[11]_i_5/O
                         net (fo=1, routed)           0.000     7.021    DUT/RightShifterComponent/level4_d1_reg[0][1]
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  DUT/RightShifterComponent/level0_d1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.571    DUT/RightShifterComponent/level0_d1_reg[11]_i_2_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  DUT/RightShifterComponent/level0_d1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    DUT/RightShifterComponent/level0_d1_reg[15]_i_2_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.019 f  DUT/RightShifterComponent/level0_d1_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.826     8.846    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level0_d1_reg[19][1]
    SLICE_X15Y76         LUT4 (Prop_lut4_I3_O)        0.303     9.149 f  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level0_d1[17]_i_1/O
                         net (fo=4, routed)           0.947    10.095    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/effectiveSub_d2_reg[16]
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.219 r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4/O
                         net (fo=7, routed)           0.417    10.637    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.761 r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[4]_i_1/O
                         net (fo=6, routed)           0.545    11.306    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/eqOp
    SLICE_X13Y74         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.507     6.748    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X13Y74         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[1]/C
                         clock pessimism              0.277     7.025    
                         clock uncertainty           -0.035     6.989    
    SLICE_X13Y74         FDSE (Setup_fdse_C_S)       -0.429     6.560    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                 -4.745    

Slack (VIOLATED) :        -4.745ns  (required time - arrival time)
  Source:                 DUT/Paligned_d2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 2.191ns (36.096%)  route 3.879ns (63.904%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 6.748 - 1.818 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.633     5.236    DUT/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  DUT/Paligned_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  DUT/Paligned_d2_reg[9]/Q
                         net (fo=3, routed)           1.144     6.897    DUT/Paligned_d2[9]
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.021 r  DUT/level0_d1[11]_i_5/O
                         net (fo=1, routed)           0.000     7.021    DUT/RightShifterComponent/level4_d1_reg[0][1]
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  DUT/RightShifterComponent/level0_d1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.571    DUT/RightShifterComponent/level0_d1_reg[11]_i_2_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  DUT/RightShifterComponent/level0_d1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    DUT/RightShifterComponent/level0_d1_reg[15]_i_2_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.019 f  DUT/RightShifterComponent/level0_d1_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.826     8.846    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level0_d1_reg[19][1]
    SLICE_X15Y76         LUT4 (Prop_lut4_I3_O)        0.303     9.149 f  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level0_d1[17]_i_1/O
                         net (fo=4, routed)           0.947    10.095    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/effectiveSub_d2_reg[16]
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.219 r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4/O
                         net (fo=7, routed)           0.417    10.637    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.761 r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[4]_i_1/O
                         net (fo=6, routed)           0.545    11.306    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/eqOp
    SLICE_X13Y74         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.507     6.748    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X13Y74         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[2]/C
                         clock pessimism              0.277     7.025    
                         clock uncertainty           -0.035     6.989    
    SLICE_X13Y74         FDSE (Setup_fdse_C_S)       -0.429     6.560    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                 -4.745    

Slack (VIOLATED) :        -4.745ns  (required time - arrival time)
  Source:                 DUT/Paligned_d2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 2.191ns (36.096%)  route 3.879ns (63.904%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 6.748 - 1.818 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.633     5.236    DUT/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  DUT/Paligned_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  DUT/Paligned_d2_reg[9]/Q
                         net (fo=3, routed)           1.144     6.897    DUT/Paligned_d2[9]
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.021 r  DUT/level0_d1[11]_i_5/O
                         net (fo=1, routed)           0.000     7.021    DUT/RightShifterComponent/level4_d1_reg[0][1]
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  DUT/RightShifterComponent/level0_d1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.571    DUT/RightShifterComponent/level0_d1_reg[11]_i_2_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  DUT/RightShifterComponent/level0_d1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    DUT/RightShifterComponent/level0_d1_reg[15]_i_2_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.019 f  DUT/RightShifterComponent/level0_d1_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.826     8.846    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level0_d1_reg[19][1]
    SLICE_X15Y76         LUT4 (Prop_lut4_I3_O)        0.303     9.149 f  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level0_d1[17]_i_1/O
                         net (fo=4, routed)           0.947    10.095    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/effectiveSub_d2_reg[16]
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.219 r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4/O
                         net (fo=7, routed)           0.417    10.637    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.761 r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[4]_i_1/O
                         net (fo=6, routed)           0.545    11.306    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/eqOp
    SLICE_X13Y74         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.507     6.748    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X13Y74         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[3]/C
                         clock pessimism              0.277     7.025    
                         clock uncertainty           -0.035     6.989    
    SLICE_X13Y74         FDSE (Setup_fdse_C_S)       -0.429     6.560    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                 -4.745    

Slack (VIOLATED) :        -4.733ns  (required time - arrival time)
  Source:                 DUT/RisSubNormal_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            C_internal_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 2.139ns (33.184%)  route 4.307ns (66.816%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 6.834 - 1.818 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.718     5.321    DUT/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  DUT/RisSubNormal_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  DUT/RisSubNormal_d3_reg/Q
                         net (fo=4, routed)           0.867     6.644    DUT/NormalizationShifter/RisSubNormal_d3
    SLICE_X1Y65          LUT4 (Prop_lut4_I0_O)        0.124     6.768 r  DUT/NormalizationShifter/C_internal[11]_i_8/O
                         net (fo=2, routed)           0.655     7.424    DUT/NormalizationShifter/C_internal[11]_i_8_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I4_O)        0.124     7.548 r  DUT/NormalizationShifter/C_internal[3]_i_8/O
                         net (fo=1, routed)           0.656     8.204    DUT/NormalizationShifter/C_internal[3]_i_8_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  DUT/NormalizationShifter/C_internal[3]_i_7/O
                         net (fo=1, routed)           0.000     8.328    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.860 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.860    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.974    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.213 f  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[2]
                         net (fo=2, routed)           1.016    10.228    plusOp[10]
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.302    10.530 f  C_internal[14]_i_2/O
                         net (fo=15, routed)          0.908    11.438    DUT/C_internal_reg[14]
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.124    11.562 r  DUT/C_internal[2]_i_1/O
                         net (fo=2, routed)           0.205    11.767    C_internal[2]
    SLICE_X0Y71          FDCE                                         r  C_internal_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.593     6.834    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  C_internal_reg[2]_lopt_replica/C
                         clock pessimism              0.275     7.109    
                         clock uncertainty           -0.035     7.073    
    SLICE_X0Y71          FDCE (Setup_fdce_C_D)       -0.040     7.033    C_internal_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                 -4.733    

Slack (VIOLATED) :        -4.705ns  (required time - arrival time)
  Source:                 DUT/Paligned_d2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 2.191ns (36.916%)  route 3.744ns (63.084%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 6.748 - 1.818 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.633     5.236    DUT/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  DUT/Paligned_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  DUT/Paligned_d2_reg[9]/Q
                         net (fo=3, routed)           1.144     6.897    DUT/Paligned_d2[9]
    SLICE_X13Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.021 r  DUT/level0_d1[11]_i_5/O
                         net (fo=1, routed)           0.000     7.021    DUT/RightShifterComponent/level4_d1_reg[0][1]
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  DUT/RightShifterComponent/level0_d1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.571    DUT/RightShifterComponent/level0_d1_reg[11]_i_2_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  DUT/RightShifterComponent/level0_d1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    DUT/RightShifterComponent/level0_d1_reg[15]_i_2_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.019 f  DUT/RightShifterComponent/level0_d1_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.826     8.846    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level0_d1_reg[19][1]
    SLICE_X15Y76         LUT4 (Prop_lut4_I3_O)        0.303     9.149 f  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level0_d1[17]_i_1/O
                         net (fo=4, routed)           0.947    10.095    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/effectiveSub_d2_reg[16]
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.219 r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4/O
                         net (fo=7, routed)           0.417    10.637    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[14]_i_4_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.761 r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1[4]_i_1/O
                         net (fo=6, routed)           0.410    11.171    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/eqOp
    SLICE_X14Y74         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.507     6.748    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X14Y74         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[4]/C
                         clock pessimism              0.277     7.025    
                         clock uncertainty           -0.035     6.989    
    SLICE_X14Y74         FDSE (Setup_fdse_C_S)       -0.524     6.465    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/level4_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.465    
                         arrival time                         -11.171    
  -------------------------------------------------------------------
                         slack                                 -4.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/ps_d2_reg[5]_srl2_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            DUT/NormalizationShifter/ps_d2_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.599     1.518    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  DUT/NormalizationShifter/ps_d2_reg[5]_srl2_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DUT/NormalizationShifter/ps_d2_reg[5]_srl2_srlopt/Q
                         net (fo=1, routed)           0.119     1.778    DUT/NormalizationShifter/srlopt_n
    SLICE_X2Y65          SRL16E                                       r  DUT/NormalizationShifter/ps_d2_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.871     2.036    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X2Y65          SRL16E                                       r  DUT/NormalizationShifter/ps_d2_reg[5]_srl2/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y65          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.673    DUT/NormalizationShifter/ps_d2_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DUT/ShiftValue_d3_reg[2]_srl3_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            DUT/ShiftValue_d3_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.593     1.512    DUT/clk_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  DUT/ShiftValue_d3_reg[2]_srl3_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  DUT/ShiftValue_d3_reg[2]_srl3_srlopt/Q
                         net (fo=1, routed)           0.112     1.765    DUT/srlopt_n_4
    SLICE_X6Y73          SRL16E                                       r  DUT/ShiftValue_d3_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.859     2.024    DUT/clk_IBUF_BUFG
    SLICE_X6Y73          SRL16E                                       r  DUT/ShiftValue_d3_reg[2]_srl3/CLK
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y73          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.617    DUT/ShiftValue_d3_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level0_d1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            DUT/NormalizationShifter/level0_d2_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.565     1.484    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  DUT/NormalizationShifter/level0_d1_reg[36]/Q
                         net (fo=1, routed)           0.056     1.704    DUT/NormalizationShifter/level0_d1[36]
    SLICE_X12Y78         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.834     1.999    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[36]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.064     1.548    DUT/NormalizationShifter/level0_d2_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DUT/shiftValueCaseSubnormal_d4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            DUT/NormalizationShifter/ps_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.591     1.510    DUT/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  DUT/shiftValueCaseSubnormal_d4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  DUT/shiftValueCaseSubnormal_d4_reg[2]/Q
                         net (fo=1, routed)           0.051     1.725    DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/shiftValueCaseSubnormal_d4[2]
    SLICE_X7Y76          LUT5 (Prop_lut5_I1_O)        0.045     1.770 r  DUT/IEEEFPFMA_5_10_Freq550_uid2LeadingZeroCounter/ps_d1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.770    DUT/NormalizationShifter/ps_d1_reg[4]_0[1]
    SLICE_X7Y76          FDRE                                         r  DUT/NormalizationShifter/ps_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.859     2.024    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  DUT/NormalizationShifter/ps_d1_reg[2]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.091     1.614    DUT/NormalizationShifter/ps_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level3_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            DUT/NormalizationShifter/level5_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.598     1.517    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  DUT/NormalizationShifter/level3_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  DUT/NormalizationShifter/level3_d1_reg[6]/Q
                         net (fo=4, routed)           0.111     1.770    DUT/NormalizationShifter/level3_d1_reg_n_0_[6]
    SLICE_X6Y66          LUT2 (Prop_lut2_I1_O)        0.048     1.818 r  DUT/NormalizationShifter/level5_d1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.818    DUT/NormalizationShifter/level50_in[6]
    SLICE_X6Y66          FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.867     2.032    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[6]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.131     1.661    DUT/NormalizationShifter/level5_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level0_d1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            DUT/NormalizationShifter/level0_d2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.565     1.484    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  DUT/NormalizationShifter/level0_d1_reg[31]/Q
                         net (fo=1, routed)           0.056     1.704    DUT/NormalizationShifter/level0_d1[31]
    SLICE_X12Y78         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.834     1.999    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[31]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.060     1.544    DUT/NormalizationShifter/level0_d2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DUT/tmpExpCompRes1_d3_reg[4]_srl3_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            DUT/tmpExpCompRes1_d3_reg[4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.591     1.510    DUT/clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  DUT/tmpExpCompRes1_d3_reg[4]_srl3_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  DUT/tmpExpCompRes1_d3_reg[4]_srl3_srlopt/Q
                         net (fo=1, routed)           0.153     1.804    DUT/srlopt_n_6
    SLICE_X6Y78          SRL16E                                       r  DUT/tmpExpCompRes1_d3_reg[4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.862     2.027    DUT/clk_IBUF_BUFG
    SLICE_X6Y78          SRL16E                                       r  DUT/tmpExpCompRes1_d3_reg[4]_srl3/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y78          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.643    DUT/tmpExpCompRes1_d3_reg[4]_srl3
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level3_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            DUT/NormalizationShifter/level5_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.598     1.517    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  DUT/NormalizationShifter/level3_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  DUT/NormalizationShifter/level3_d1_reg[6]/Q
                         net (fo=4, routed)           0.111     1.770    DUT/NormalizationShifter/level3_d1_reg_n_0_[6]
    SLICE_X6Y66          LUT3 (Prop_lut3_I2_O)        0.045     1.815 r  DUT/NormalizationShifter/level5_d1[14]_i_1/O
                         net (fo=1, routed)           0.000     1.815    DUT/NormalizationShifter/level50_in[14]
    SLICE_X6Y66          FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.867     2.032    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[14]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.120     1.650    DUT/NormalizationShifter/level5_d1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level0_d1_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            DUT/NormalizationShifter/level0_d2_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.565     1.484    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  DUT/NormalizationShifter/level0_d1_reg[32]/Q
                         net (fo=1, routed)           0.056     1.704    DUT/NormalizationShifter/level0_d1[32]
    SLICE_X12Y78         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.834     1.999    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[32]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.053     1.537    DUT/NormalizationShifter/level0_d2_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 DUT/expTentative_d1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            DUT/expTentative_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.650%)  route 0.137ns (49.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.591     1.510    DUT/clk_IBUF_BUFG
    SLICE_X3Y75          FDSE                                         r  DUT/expTentative_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDSE (Prop_fdse_C_Q)         0.141     1.651 r  DUT/expTentative_d1_reg[1]/Q
                         net (fo=1, routed)           0.137     1.789    DUT/expTentative_d1[1]
    SLICE_X3Y74          FDRE                                         r  DUT/expTentative_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.861     2.026    DUT/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  DUT/expTentative_d2_reg[1]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.075     1.621    DUT/expTentative_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 0.909 }
Period(ns):         1.818
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         1.818       -0.337     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         1.818       -0.336     DSP48_X0Y26     DUT/multOp/CLK
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X14Y65    A_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X4Y72     A_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X4Y72     A_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X4Y71     A_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X4Y71     A_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X4Y72     A_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X11Y67    A_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X11Y65    A_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[5]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[5]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X6Y72     DUT/AisZero_d3_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X6Y72     DUT/AisZero_d3_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[5]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X2Y76     DUT/AexpPlusBexp_d3_reg[5]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X6Y72     DUT/AisZero_d3_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         0.909       -0.071     SLICE_X6Y72     DUT/AisZero_d3_reg_srl3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 4.114ns (55.456%)  route 3.305ns (44.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.714     5.317    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  C_internal_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.419     5.736 r  C_internal_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.305     9.040    C_internal_reg[0]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         3.695    12.736 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.736    R[0]
    H17                                                               r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.227ns  (logic 4.147ns (57.376%)  route 3.080ns (42.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  C_internal_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  C_internal_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.080     8.813    C_internal_reg[2]_lopt_replica_1
    J13                  OBUF (Prop_obuf_I_O)         3.728    12.541 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.541    R[2]
    J13                                                               r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.687ns  (logic 3.991ns (59.688%)  route 2.696ns (40.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  C_internal_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  C_internal_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.696     8.462    C_internal_reg[1]_lopt_replica_1
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.998 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.998    R[1]
    K15                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.307ns  (logic 4.008ns (63.547%)  route 2.299ns (36.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  C_internal_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  C_internal_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.299     8.069    C_internal_reg[4]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.620 r  R_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.620    R[4]
    R18                                                               r  R[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.284ns  (logic 4.010ns (63.812%)  route 2.274ns (36.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  C_internal_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  C_internal_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           2.274     8.044    C_internal_reg[13]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.598 r  R_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.598    R[13]
    V14                                                               r  R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.354ns  (logic 3.977ns (62.592%)  route 2.377ns (37.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.629     5.232    clk_IBUF_BUFG
    SLICE_X15Y72         FDCE                                         r  fsm_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  fsm_done_reg/Q
                         net (fo=1, routed)           2.377     8.065    done_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    11.585 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    11.585    done
    M16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.224ns  (logic 4.143ns (66.562%)  route 2.081ns (33.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  C_internal_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.419     5.730 r  C_internal_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.081     7.811    C_internal_reg[3]_lopt_replica_1
    N14                  OBUF (Prop_obuf_I_O)         3.724    11.534 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.534    R[3]
    N14                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.160ns  (logic 4.025ns (65.336%)  route 2.135ns (34.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  C_internal_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  C_internal_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           2.135     7.902    C_internal_reg[15]_lopt_replica_1
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.471 r  R_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.471    R[15]
    V11                                                               r  R[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.119ns  (logic 4.026ns (65.805%)  route 2.092ns (34.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           2.092     7.863    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.433 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.433    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.113ns  (logic 4.070ns (66.580%)  route 2.043ns (33.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  C_internal_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.518     5.832 r  C_internal_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.043     7.875    C_internal_reg[5]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.426 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.426    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.396ns (80.639%)  route 0.335ns (19.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  C_internal_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  C_internal_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.335     1.989    C_internal_reg[9]_lopt_replica_1
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.244 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.244    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.393ns (80.280%)  route 0.342ns (19.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  C_internal_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  C_internal_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.342     1.999    C_internal_reg[12]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.251 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.251    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.414ns (79.231%)  route 0.371ns (20.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  C_internal_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.128     1.641 r  C_internal_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.371     2.012    C_internal_reg[11]_lopt_replica_1
    T16                  OBUF (Prop_obuf_I_O)         1.286     3.298 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.298    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.397ns (77.375%)  route 0.408ns (22.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  C_internal_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  C_internal_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.408     2.066    C_internal_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.322 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.322    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.420ns (77.856%)  route 0.404ns (22.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  C_internal_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  C_internal_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.404     2.081    C_internal_reg[6]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.337 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.337    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.429ns (77.689%)  route 0.410ns (22.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  C_internal_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.128     1.641 r  C_internal_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.410     2.052    C_internal_reg[8]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         1.301     3.353 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.353    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.416ns (74.460%)  route 0.486ns (25.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  C_internal_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  C_internal_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.486     2.163    C_internal_reg[5]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.416 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.416    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.394ns (73.372%)  route 0.506ns (26.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  C_internal_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  C_internal_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.506     2.163    C_internal_reg[10]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.416 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.416    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.412ns (73.720%)  route 0.503ns (26.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.503     2.159    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.429 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.429    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            R[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.410ns (72.897%)  route 0.524ns (27.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  C_internal_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  C_internal_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.524     2.179    C_internal_reg[15]_lopt_replica_1
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.448 r  R_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.448    R[15]
    V11                                                               r  R[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_done_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.317ns  (logic 1.480ns (27.826%)  route 3.838ns (72.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.838     5.317    rst_IBUF
    SLICE_X15Y72         FDCE                                         f  fsm_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.510     4.933    clk_IBUF_BUFG
    SLICE_X15Y72         FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.066ns  (logic 1.480ns (29.207%)  route 3.586ns (70.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.586     5.066    rst_IBUF
    SLICE_X14Y65         FDCE                                         f  A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.518     4.941    clk_IBUF_BUFG
    SLICE_X14Y65         FDCE                                         r  A_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.066ns  (logic 1.480ns (29.207%)  route 3.586ns (70.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.586     5.066    rst_IBUF
    SLICE_X14Y65         FDCE                                         f  A_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.518     4.941    clk_IBUF_BUFG
    SLICE_X14Y65         FDCE                                         r  A_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.066ns  (logic 1.480ns (29.207%)  route 3.586ns (70.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.586     5.066    rst_IBUF
    SLICE_X14Y65         FDCE                                         f  B_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.518     4.941    clk_IBUF_BUFG
    SLICE_X14Y65         FDCE                                         r  B_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            index_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.957ns  (logic 1.480ns (29.846%)  route 3.478ns (70.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.478     4.957    rst_IBUF
    SLICE_X15Y69         FDCE                                         f  index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.513     4.936    clk_IBUF_BUFG
    SLICE_X15Y69         FDCE                                         r  index_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            index_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.957ns  (logic 1.480ns (29.846%)  route 3.478ns (70.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.478     4.957    rst_IBUF
    SLICE_X15Y69         FDCE                                         f  index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.513     4.936    clk_IBUF_BUFG
    SLICE_X15Y69         FDCE                                         r  index_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 1.480ns (30.866%)  route 3.314ns (69.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.314     4.794    rst_IBUF
    SLICE_X14Y66         FDPE                                         f  FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.517     4.940    clk_IBUF_BUFG
    SLICE_X14Y66         FDPE                                         r  FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 1.480ns (30.866%)  route 3.314ns (69.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.314     4.794    rst_IBUF
    SLICE_X14Y66         FDCE                                         f  FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.517     4.940    clk_IBUF_BUFG
    SLICE_X14Y66         FDCE                                         r  FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 1.480ns (30.866%)  route 3.314ns (69.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.314     4.794    rst_IBUF
    SLICE_X14Y66         FDCE                                         f  FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.517     4.940    clk_IBUF_BUFG
    SLICE_X14Y66         FDCE                                         r  FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            wait_cycles_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 1.480ns (30.866%)  route 3.314ns (69.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=75, routed)          3.314     4.794    rst_IBUF
    SLICE_X15Y66         FDCE                                         f  wait_cycles_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.517     4.940    clk_IBUF_BUFG
    SLICE_X15Y66         FDCE                                         r  wait_cycles_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.247ns (24.086%)  route 0.780ns (75.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.780     1.027    rst_IBUF
    SLICE_X1Y70          FDCE                                         f  C_internal_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  C_internal_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.247ns (24.086%)  route 0.780ns (75.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.780     1.027    rst_IBUF
    SLICE_X1Y70          FDCE                                         f  C_internal_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  C_internal_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[14]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.247ns (24.086%)  route 0.780ns (75.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.780     1.027    rst_IBUF
    SLICE_X1Y70          FDCE                                         f  C_internal_reg[14]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  C_internal_reg[14]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.247ns (24.086%)  route 0.780ns (75.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.780     1.027    rst_IBUF
    SLICE_X1Y70          FDCE                                         f  C_internal_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  C_internal_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.247ns (23.984%)  route 0.784ns (76.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.784     1.032    rst_IBUF
    SLICE_X0Y70          FDCE                                         f  C_internal_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  C_internal_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.247ns (23.669%)  route 0.798ns (76.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.798     1.045    rst_IBUF
    SLICE_X3Y71          FDCE                                         f  B_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  B_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[5]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.247ns (23.669%)  route 0.798ns (76.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.798     1.045    rst_IBUF
    SLICE_X2Y71          FDCE                                         f  C_internal_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  C_internal_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[6]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.247ns (23.669%)  route 0.798ns (76.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.798     1.045    rst_IBUF
    SLICE_X2Y71          FDCE                                         f  C_internal_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  C_internal_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.247ns (23.669%)  route 0.798ns (76.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.798     1.045    rst_IBUF
    SLICE_X2Y71          FDCE                                         f  C_internal_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  C_internal_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.247ns (23.206%)  route 0.819ns (76.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=75, routed)          0.819     1.066    rst_IBUF
    SLICE_X1Y69          FDCE                                         f  C_internal_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.867     2.032    clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  C_internal_reg[12]/C





