INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/new/xycounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xycounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/imports/new/hexto7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexto7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/new/keyboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/new/smem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/new/vgatimer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgatimer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/new/bitmapmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitmapmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/display8digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display8digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/new/memIO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memIO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/new/vgadisplaydriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgadisplaydriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/new/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/LabProject/LabProject.srcs/sim_1/new/project_screentest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_screentest
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [/home/vir/LabProject/LabProject.srcs/sim_1/new/project_screentest.sv:167]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [/home/vir/LabProject/LabProject.srcs/sim_1/new/project_screentest.sv:168]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [/home/vir/LabProject/LabProject.srcs/sim_1/new/project_screentest.sv:169]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [/home/vir/LabProject/LabProject.srcs/sim_1/new/project_screentest.sv:170]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [/home/vir/LabProject/LabProject.srcs/sim_1/new/project_screentest.sv:171]
WARNING: [VRFC 10-756] identifier ERROR_smem_addr is used before its declaration [/home/vir/LabProject/LabProject.srcs/sim_1/new/project_screentest.sv:172]
WARNING: [VRFC 10-756] identifier ERROR_red is used before its declaration [/home/vir/LabProject/LabProject.srcs/sim_1/new/project_screentest.sv:173]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vir/LabProject/LabProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
