vendor_name = ModelSim
source_file = 1, /home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/register_bank.v
source_file = 1, /home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/fetch.v
source_file = 1, /home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/decoder.v
source_file = 1, /home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/clock_divider.v
source_file = 1, /home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/alu.v
source_file = 1, /home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/micro_v0.bdf
source_file = 1, /home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/db/micro_v0.cbx.xml
design_name = micro_v0
instance = comp, \reloj~input , reloj~input, micro_v0, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
