IP Upgrade report for DE1_SoC_Computer
Wed Oct 11 15:31:08 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Wed Oct 11 15:31:08 2023           ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                ; DE1_SoC_Computer                            ;
; Top-level Entity Name        ; DE1_SoC_Computer                            ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                         ;
+-----------------+----------------+---------+-----------------------------------------------+----------------------+-----------------------------------------------+---------+
; Entity Name     ; Component Name ; Version ; Original Source File                          ; Generation File Path ; New Source File                               ; Message ;
+-----------------+----------------+---------+-----------------------------------------------+----------------------+-----------------------------------------------+---------+
; Computer_System ; Qsys           ; 15.0    ; Computer_System/synthesis/Computer_System.qip ; Computer_System.qsys ; Computer_System/synthesis/Computer_System.qip ;         ;
+-----------------+----------------+---------+-----------------------------------------------+----------------------+-----------------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "Computer_System.qsys" to "Computer_System.BAK.qsys"
Info (11902): Backing up file "Computer_System/synthesis/Computer_System.v" to "Computer_System.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "Computer_System.qsys"
Info: 2023.10.11.15:29:45 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2023.10.11.15:29:45 Info: Finished upgrading the ip cores
Info: 2023.10.11.15:29:56 Info: Saving generation log to C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System
Info: 2023.10.11.15:29:56 Info: Starting: Create simulation model
Info: 2023.10.11.15:29:56 Info: qsys-generate C:\Users\rat83\Documents\GitHub\FPGA-Project\VGA_to_M10k\verilog\Computer_System.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\rat83\Documents\GitHub\FPGA-Project\VGA_to_M10k\verilog\Computer_System\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2023.10.11.15:29:56 Info: Loading verilog
Info: 2023.10.11.15:29:56 Info: Reading input file
Info: 2023.10.11.15:29:56 Info: Adding ARM_A9_HPS [altera_hps 18.1]
Info: 2023.10.11.15:29:56 Info: Parameterizing module ARM_A9_HPS
Info: 2023.10.11.15:29:56 Info: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Info: 2023.10.11.15:29:56 Info: Parameterizing module System_PLL
Info: 2023.10.11.15:29:56 Info: Adding m10k_pll [altera_pll 18.1]
Info: 2023.10.11.15:29:56 Info: Parameterizing module m10k_pll
Info: 2023.10.11.15:29:56 Info: Adding vga_pio [altera_pll 18.1]
Info: 2023.10.11.15:29:56 Info: Parameterizing module vga_pio
Info: 2023.10.11.15:29:56 Info: Building connections
Info: 2023.10.11.15:29:56 Info: Parameterizing connections
Info: 2023.10.11.15:29:56 Info: Validating
Info: 2023.10.11.15:30:00 Info: Done reading input file
Info: 2023.10.11.15:30:01 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2023.10.11.15:30:01 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2023.10.11.15:30:01 Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2023.10.11.15:30:01 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2023.10.11.15:30:01 Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: 2023.10.11.15:30:01 Info: Computer_System.m10k_pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
2023.10.11.15:30:01 Info: Computer_System.m10k_pll: Able to implement PLL with user settings
2023.10.11.15:30:01 Info: Computer_System.vga_pio: The legal reference clock frequency is 5.0 MHz..800.0 MHz
2023.10.11.15:30:01 Info: Computer_System.vga_pio: Able to implement PLL with user settings
Info: 2023.10.11.15:30:02 Info: Computer_System: Generating Computer_System "Computer_System" for SIM_VERILOG
Warning: 2023.10.11.15:30:04 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2023.10.11.15:30:04 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2023.10.11.15:30:04 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2023.10.11.15:30:04 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2023.10.11.15:30:06 Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: 2023.10.11.15:30:07 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2023.10.11.15:30:07 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2023.10.11.15:30:07 Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2023.10.11.15:30:07 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2023.10.11.15:30:08 Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: 2023.10.11.15:30:08 Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: 2023.10.11.15:30:08 Info: m10k_pll: Generating simgen model
Info: 2023.10.11.15:30:18 Info: m10k_pll: Simgen was successful
Info: 2023.10.11.15:30:18 Info: m10k_pll: "Computer_System" instantiated altera_pll "m10k_pll"
Info: 2023.10.11.15:30:18 Info: vga_pio: Generating simgen model
Info: 2023.10.11.15:30:27 Info: vga_pio: Simgen was successful
Info: 2023.10.11.15:30:28 Info: vga_pio: "Computer_System" instantiated altera_pll "vga_pio"
Info: 2023.10.11.15:30:28 Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: 2023.10.11.15:30:28 Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: 2023.10.11.15:30:28 Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: 2023.10.11.15:30:28 Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: 2023.10.11.15:30:28 Info: sys_pll: Generating simgen model
Info:     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (281010): Generating sgate simulator netlist using Simgen
SIMGEN_PROGRESS Start of Model generation -- 0% complete
SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete
SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete
SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4777 megabytes
    Info: Processing ended: Wed Oct 11 15:30:35 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:01
Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4648 megabytes
    Info: Processing ended: Wed Oct 11 15:30:35 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:01
Info: 2023.10.11.15:30:37 Info: sys_pll: Simgen was successful
Info: 2023.10.11.15:30:37 Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: 2023.10.11.15:30:37 Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: 2023.10.11.15:30:37 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules
Info: 2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules
Info: 2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules
Info: 2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules
Info: 2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules
Info: 2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules
Info: 2023.10.11.15:30:37 Info: Reusing file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation/submodules
Info: 2023.10.11.15:30:37 Info: Computer_System: Done "Computer_System" with 12 modules, 27 files
Info: 2023.10.11.15:30:37 Info: qsys-generate succeeded.
Info: 2023.10.11.15:30:37 Info: Finished: Create simulation model
Info: 2023.10.11.15:30:37 Info: Starting: Create Modelsim Project.
Info: 2023.10.11.15:30:37 Info: sim-script-gen --spd=C:\Users\rat83\Documents\GitHub\FPGA-Project\VGA_to_M10k\verilog\Computer_System\Computer_System.spd --output-directory=C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation
Info: 2023.10.11.15:30:37 Info: Doing: ip-make-simscript --spd=C:\Users\rat83\Documents\GitHub\FPGA-Project\VGA_to_M10k\verilog\Computer_System\Computer_System.spd --output-directory=C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation
Info: 2023.10.11.15:30:38 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation
Info: 2023.10.11.15:30:38 Info:     mentor
Info: 2023.10.11.15:30:38 Info: Generating the following file(s) for VCS simulator in C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation
Info: 2023.10.11.15:30:38 Info:     synopsys/vcs
Info: 2023.10.11.15:30:38 Info: Generating the following file(s) for VCSMX simulator in C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation
Info: 2023.10.11.15:30:38 Info:     synopsys/vcsmx
Info: 2023.10.11.15:30:38 Info:     synopsys/vcsmx
Info: 2023.10.11.15:30:38 Info: Generating the following file(s) for NCSIM simulator in C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation
Info: 2023.10.11.15:30:38 Info:     cadence
Info: 2023.10.11.15:30:38 Info:     cadence
Info: 2023.10.11.15:30:38 Info:     cadence
Info: 2023.10.11.15:30:38 Info:     12 .cds.lib files in cadence/cds_libs
Info: 2023.10.11.15:30:38 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation
Info: 2023.10.11.15:30:38 Info:     aldec
Info: 2023.10.11.15:30:38 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/simulation
Info: 2023.10.11.15:30:38 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2023.10.11.15:30:38 Info: Finished: Create Modelsim Project.
Info: 2023.10.11.15:30:38 Info: Starting: Create block symbol file (.bsf)
Info: 2023.10.11.15:30:38 Info: qsys-generate C:\Users\rat83\Documents\GitHub\FPGA-Project\VGA_to_M10k\verilog\Computer_System.qsys --block-symbol-file --output-directory=C:\Users\rat83\Documents\GitHub\FPGA-Project\VGA_to_M10k\verilog\Computer_System --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2023.10.11.15:30:38 Info: Loading verilog
Info: 2023.10.11.15:30:38 Info: Reading input file
Info: 2023.10.11.15:30:38 Info: Adding ARM_A9_HPS [altera_hps 18.1]
Info: 2023.10.11.15:30:38 Info: Parameterizing module ARM_A9_HPS
Info: 2023.10.11.15:30:38 Info: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Info: 2023.10.11.15:30:38 Info: Parameterizing module System_PLL
Info: 2023.10.11.15:30:38 Info: Adding m10k_pll [altera_pll 18.1]
Info: 2023.10.11.15:30:38 Info: Parameterizing module m10k_pll
Info: 2023.10.11.15:30:38 Info: Adding vga_pio [altera_pll 18.1]
Info: 2023.10.11.15:30:38 Info: Parameterizing module vga_pio
Info: 2023.10.11.15:30:38 Info: Building connections
Info: 2023.10.11.15:30:38 Info: Parameterizing connections
Info: 2023.10.11.15:30:38 Info: Validating
Info: 2023.10.11.15:30:41 Info: Done reading input file
Info: 2023.10.11.15:30:43 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2023.10.11.15:30:43 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2023.10.11.15:30:43 Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
2023.10.11.15:30:43 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2023.10.11.15:30:43 Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: 2023.10.11.15:30:43 Info: Computer_System.m10k_pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
2023.10.11.15:30:43 Info: Computer_System.m10k_pll: Able to implement PLL with user settings
Info: 2023.10.11.15:30:43 Info: Computer_System.vga_pio: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: 2023.10.11.15:30:43 Info: Computer_System.vga_pio: Able to implement PLL with user settings
Info: 2023.10.11.15:30:43 Info: qsys-generate succeeded.
Info: 2023.10.11.15:30:43 Info: Finished: Create block symbol file (.bsf)
Info: 2023.10.11.15:30:43 Info:
Info: 2023.10.11.15:30:43 Info: Starting: Create HDL design files for synthesis
Info: 2023.10.11.15:30:43 Info: qsys-generate C:\Users\rat83\Documents\GitHub\FPGA-Project\VGA_to_M10k\verilog\Computer_System.qsys --synthesis=VERILOG --output-directory=C:\Users\rat83\Documents\GitHub\FPGA-Project\VGA_to_M10k\verilog\Computer_System\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2023.10.11.15:30:43 Info: Loading verilog
Info: 2023.10.11.15:30:43 Info: Reading input file
Info: 2023.10.11.15:30:43 Info: Adding ARM_A9_HPS [altera_hps 18.1]
Info: 2023.10.11.15:30:43 Info: Parameterizing module ARM_A9_HPS
Info: 2023.10.11.15:30:43 Info: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Info: 2023.10.11.15:30:43 Info: Parameterizing module System_PLL
Info: 2023.10.11.15:30:43 Info: Adding m10k_pll [altera_pll 18.1]
Info: 2023.10.11.15:30:43 Info: Parameterizing module m10k_pll
Info: 2023.10.11.15:30:43 Info: Adding vga_pio [altera_pll 18.1]
Info: 2023.10.11.15:30:43 Info: Parameterizing module vga_pio
Info: 2023.10.11.15:30:43 Info: Building connections
Info: 2023.10.11.15:30:43 Info: Parameterizing connections
Info: 2023.10.11.15:30:43 Info: Validating
Info: 2023.10.11.15:30:47 Info: Done reading input file
Info: 2023.10.11.15:30:48 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Warning: 2023.10.11.15:30:48 Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2023.10.11.15:30:48 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2023.10.11.15:30:48 Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: 2023.10.11.15:30:48 Info: Computer_System.m10k_pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: 2023.10.11.15:30:48 Info: Computer_System.m10k_pll: Able to implement PLL with user settings
2023.10.11.15:30:48 Info: Computer_System.vga_pio: The legal reference clock frequency is 5.0 MHz..800.0 MHz
2023.10.11.15:30:48 Info: Computer_System.vga_pio: Able to implement PLL with user settings
Info: 2023.10.11.15:30:49 Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Warning: 2023.10.11.15:30:51 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2023.10.11.15:30:51 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2023.10.11.15:30:51 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2023.10.11.15:30:51 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2023.10.11.15:30:53 Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: 2023.10.11.15:30:53 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2023.10.11.15:30:53 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2023.10.11.15:30:53 Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2023.10.11.15:30:53 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2023.10.11.15:30:54 Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: 2023.10.11.15:30:54 Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: 2023.10.11.15:30:54 Info: m10k_pll: "Computer_System" instantiated altera_pll "m10k_pll"
Info: 2023.10.11.15:30:54 Info: vga_pio: "Computer_System" instantiated altera_pll "vga_pio"
Info: 2023.10.11.15:30:54 Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: 2023.10.11.15:30:54 Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: 2023.10.11.15:30:54 Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: 2023.10.11.15:30:54 Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: 2023.10.11.15:30:54 Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: 2023.10.11.15:30:54 Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: 2023.10.11.15:31:08 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2023.10.11.15:31:08 Info: Computer_System: Done "Computer_System" with 12 modules, 60 files
Info: 2023.10.11.15:31:08 Info: qsys-generate succeeded.
Info: 2023.10.11.15:31:08 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "Computer_System.qsys"
Info (23030): Evaluation of Tcl script c:/programs/intelfpga/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4861 megabytes
    Info: Processing ended: Wed Oct 11 15:31:13 2023
    Info: Elapsed time: 00:01:46
    Info: Total CPU time (on all processors): 00:02:12


