5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd ifelse1.vcd -o ifelse1.cdd -v ifelse1.v -y ./lib -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" ifelse1.v 1 35 1
2 1 16 8000c 1 3d 5002 0 0 1 26 2 $u1
1 clock 3 30004 1 0 0 0 1 25 1102
1 reset 3 83000b 1 0 0 0 1 25 1002
1 a 3 830012 1 0 0 0 1 25 102
1 b 3 830015 1 0 0 0 1 25 1002
1 sel 3 830018 1 0 0 0 1 25 102
1 z 5 30005 1 0 0 0 1 25 102
4 1 1 0 0
3 1 main.$u0 "main.$u0" ifelse1.v 0 14 1
3 1 main.$u1 "main.$u1" ifelse1.v 0 31 1
2 2 17 9000c 1 0 21004 0 0 1 16 0
2 3 17 10001 0 1 1400 0 0 1 9 a
2 4 17 1000c 1 37 16 2 3
2 5 18 9000c 1 0 21008 0 0 1 20 1
2 6 18 10001 0 1 1400 0 0 1 9 b
2 7 18 1000c 1 37 1a 5 6
2 8 19 9000c 1 0 21004 0 0 1 16 0
2 9 19 10003 0 1 1400 0 0 1 9 sel
2 10 19 1000c 1 37 16 8 9
2 11 20 9000c 1 0 21008 0 0 1 20 1
2 12 20 10005 0 1 1400 0 0 1 9 reset
2 13 20 1000c 1 37 1a 11 12
2 14 21 20003 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 15 21 10003 2 2c 900a 14 0 32 26 aa aa aa aa aa aa aa aa
2 16 22 9000c 1 0 21008 0 0 1 20 1
2 17 22 10001 0 1 1400 0 0 1 9 a
2 18 22 1000c 1 37 1a 16 17
2 19 23 20003 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 20 23 10003 2 2c 900a 19 0 32 26 aa aa aa aa aa aa aa aa
2 21 24 9000c 1 0 21004 0 0 1 16 0
2 22 24 10001 0 1 1400 0 0 1 9 b
2 23 24 1000c 1 37 16 21 22
2 24 25 20003 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 25 25 10003 2 2c 900a 24 0 32 26 aa aa aa aa aa aa aa aa
2 26 26 9000c 1 0 21004 0 0 1 16 0
2 27 26 10005 0 1 1400 0 0 1 9 reset
2 28 26 1000c 1 37 16 26 27
2 29 27 20002 1 0 1008 0 0 32 52 15 0 0 0 0 0 0 0
2 30 27 10002 2 2c 900a 29 0 32 26 aa aa aa aa aa aa aa aa
2 31 28 9000c 1 0 21008 0 0 1 20 1
2 32 28 10003 0 1 1400 0 0 1 9 sel
2 33 28 1000c 1 37 1a 31 32
2 34 29 20003 1 0 1008 0 0 32 52 11 1 0 0 0 0 0 0
2 35 29 10003 2 2c 900a 34 0 32 26 aa aa aa aa aa aa aa aa
2 36 0 0 1 5a 1002 0 0 1 26 2
4 36 0 0 0
4 35 0 36 0
4 33 0 35 35
4 30 0 33 0
4 28 0 30 30
4 25 0 28 0
4 23 0 25 25
4 20 0 23 0
4 18 0 20 20
4 15 0 18 0
4 13 0 15 15
4 10 0 13 13
4 7 0 10 10
4 4 11 7 7
3 0 mux "main.switch" ./lib/mux.v 1 21 1
2 37 12 110015 c 1 100c 0 0 1 9 clock
2 38 12 9000f 0 2a 1000 0 0 1 26 2
2 39 12 90015 13 27 100a 37 38 1 26 2
2 40 13 6000a 2 1 100c 0 0 1 9 reset
2 41 13 2000c 6 39 e 40 0
2 42 16 8000a 2 1 100c 0 0 1 9 sel
2 43 16 4000c 3 39 e 42 0
2 44 19 b000b 1 1 1004 0 0 1 9 b
2 45 19 60006 0 1 1400 0 0 1 9 z
2 46 19 6000b 1 38 16 44 45
2 47 17 b000b 1 1 1008 0 0 1 9 a
2 48 17 60006 0 1 1400 0 0 1 9 z
2 49 17 6000b 2 38 a 47 48
2 50 14 9000c 1 0 21004 0 0 1 16 0
2 51 14 40004 0 1 1400 0 0 1 9 z
2 52 14 4000c 3 38 16 50 51
1 clock 3 7 1 0 0 0 1 25 1102
1 reset 4 7 1 0 0 0 1 25 1002
1 a 5 7 1 0 0 0 1 25 102
1 b 6 7 1 0 0 0 1 25 1002
1 sel 7 7 1 0 0 0 1 25 102
1 z 8 10008 1 0 0 0 1 25 102
4 46 6 39 39
4 49 6 39 39
4 43 0 49 46
4 52 6 39 39
4 41 0 52 43
4 39 1 41 0
