###########################################################################
#
# Generated by : Version 9.0 Build 132 02/25/2009 SJ Full Version
#
# Project      : usrp_trigger
# Revision     : usrp_trigger
#
# Date         : Fri Apr 03 02:46:06 EDT 2009
#
###########################################################################
 
 
# WARNING: Expected ENABLE_CLOCK_LATENCY to be set to 'ON', but it is set to 'OFF'
#          In SDC, create_generated_clock auto-generates clock latency
#
# ------------------------------------------
#
# Create generated clocks based on PLLs
derive_pll_clocks -use_tan_name
#
# ------------------------------------------
# WARNING: Global Fmax translated to derive_clocks. Behavior is not identical
if {![info exist ::qsta_message_posted]} {
    post_message -type warning "Original Global Fmax translated from QSF using derive_clocks"
    set ::qsta_message_posted 1
}
derive_clocks -period "64 MHz"
#


# Original Clock Setting Name: master_clk
create_clock -period "15.625 ns" \
             -name {master_clk} {master_clk}
# ---------------------------------------------


# Original Clock Setting Name: usbclk
create_clock -period "20.833 ns" \
             -name {usbclk} {usbclk}
# ---------------------------------------------


# Original Clock Setting Name: SCLK
create_clock -period "1000.000 ns" \
             -name {SCLK} {SCLK}
# ---------------------------------------------

# ** Clock Latency
#    -------------

# ** Clock Uncertainty
#    -----------------

# ** Multicycles
#    -----------
# ** Cuts
#    ----

# ** Input/Output Delays
#    -------------------




# ** Tpd requirements
#    ----------------

# ** Setup/Hold Relationships
#    ------------------------

# ** Tsu/Th requirements
#    -------------------


# ** Tco/MinTco requirements
#    -----------------------

#
# Entity Specific Timing Assignments found in
# the Timing Analyzer Settings report panel
#


# ---------------------------------------------
# The following clock group is added to try to 
# match the behavior of:
#   CUT_OFF_PATHS_BETWEEN_CLOCK_DOMAINS = ON
# ---------------------------------------------

set_clock_groups -asynchronous \
                 -group { \
                       usbclk \
                        } \
                 -group { \
                       SCLK \
                        } \
                 -group { \
                       pll:pll|altpll:altpll_component|_clk0 \
                       master_clk \
                        } \

# ---------------------------------------------

