Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jan 19 14:22:05 2024
| Host         : Austin_Aorus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTERMCU_control_sets_placed.rpt
| Design       : OTTERMCU
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1092 |          521 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             126 |           71 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | cu_fsm/memRDEN1                    |                  |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG |                                    |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG | mem/mstatus11_out                  | cu_fsm/reset     |               13 |             30 |         2.31 |
|  clk_IBUF_BUFG | mem/FSM_sequential_PS_reg[0][0]    | cu_fsm/reset     |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_19[0] |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_22[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_31[0] |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_35[0] |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_29[0] |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_33[0] |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_17[0] |                  |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_20[0] |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_21[0] |                  |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_23[0] |                  |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_25[0] |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_26[0] |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_27[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_24[0] |                  |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_28[0] |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_32[0] |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_34[0] |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_18[0] |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_47[0] |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_42[0] |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_43[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_44[0] |                  |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_40[0] |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | mem/mtvec[31]_i_2_0[0]             | cu_fsm/reset     |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_41[0] |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_39[0] |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_36[0] |                  |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_38[0] |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_45[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_46[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_48[0] |                  |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | mem/memory_reg_mux_sel_reg_7_37[0] |                  |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | mem/ram[0][31]_i_4_0[0]            |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | cu_fsm/E[0]                        | cu_fsm/reset     |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG | mem/E[0]                           |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | ram_reg[0][31]_i_23_n_0            |                  |               13 |             32 |         2.46 |
+----------------+------------------------------------+------------------+------------------+----------------+--------------+


