<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="../jemdoc.css" type="text/css" />
<title>Krishna | Internships</title>
</head>

<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
<div class="menu-category">About Me</div>
<div class="menu-item"><a href="../index.html">Home</a></div>
<!--<div class="menu-item"><a href="../home/contact.html">Contact</a></div>-->
<div class="menu-item"><a href="../home/resume.html">Curriculum Vitae</a></div>

<div class="menu-category">Technical Expertise</div>
<div class="menu-item"><a href="research.html">Publications</a></div>
<div class="menu-item"><a href="internships.html" class="current">Internships</a></div>
<div class="menu-item"><a href="teaching.html">Teaching</a></div>
<div class="menu-item"><a href="blogs.html">Blogs</a></div>


    <div class="menu-category">Outside Class</div>
<div class="menu-item"><a href="../outside_class/oncampus.html">On Campus</a></div>
<div class="menu-item"><a href="../outside_class/trips.html">Nature Trips</a></div>

</td>

<td id="layout-content">
<div id="toptitle">
<h1>Technical Internships</h1>
</div>
    
    <h3>Argonne National Laboratory, Lemont, IL, USA</h3> 
    <p style="font-size:100%;" align="justify"> <i> Research Aide/Intern - Sept ’21 - Nov ’21 </i> </p> 
    <p style="font-size:100%;" align="justify"> Interned in the <a href="https://www.alcf.anl.gov/about/people/group/506" target="_blank">Data Science Research Group in Leadership Computing Facility.</a> Worked on the project titled Searching for Sparse and Mixed Precision Quantized Networks using Neural Architecture Search for Ampere 100 Tensor Cores. Manager: <a href="https://memani1.github.io/" target="_blank">Murali Emani</a> </p>
    </br>
  
  
  
    
     <h3>Intel Corporation, Santa Clara, CA, USA</h3> 
    <p style="font-size:100%;" align="justify"> <i> Deep Learning Research Intern - June ’20 - Dec ’20 </i> </p> 
    <p style="font-size:100%;" align="justify"> Worked as a Research Scientist Intern in the <a href="https://software.intel.com/content/www/us/en/develop/topics/graphics-processing-research.html#researchers" target="_blank">Graphics Processing Research Lab.</a> Worked on CNN model optimization and efficient hardware execution for Graphics related problems. Manager: <a href="https://software.intel.com/content/www/us/en/develop/articles/rendering-researcher-sreenival-kothandaraman.html" target="_blank"> Sreeni Kothandaraman</a> </p>
    </br>
  
  
  
    <h3>Advanced Micro Devices (AMD), Austin, TX, USA</h3> 
    <p style="font-size:100%;" align="justify"> <i> Machine Learning Intern - May ’19 - Aug ’19 </i> </p>  
    <p style="font-size:100%;" align="justify"> Worked in the GPU (<a href="https://github.com/ROCmSoftwarePlatform/AMDMIGraphX" target="_blank">MIGraphX</a>) team to develop compression algorithms for reducing the bit precision of the Neural Network models. Developed low bit (Int8) quantization algorithms for popular CNN models like Vgg16, ResNet50, Inception for efficient inference on AMD GPUs. Manager: <a href="https://www.linkedin.com/in/mike-vermeulen-2632761/" target="_blank">Mike Vermeulen</a> </p>
    
    
    </br>
    
    
    
    
    <h3>Research Center Imarat, Defence Research and Development Organization (DRDO), Hyderabad, India</h3>
    <p style="font-size:100%;" align="justify"> <i> Undergraduate Technical Intern - May ’16 - June ’16 </i> </p>  
    <p style="font-size:100%;" align="justify"> Worked on the project entitled “Design of Ethernet Controller on FPGA.” Designed and simulated the transmitter and receiver of Ethernet controller on FPGA using Verilog HDL adhering to the IEEE 802.3 standards and Ethernet controller communication protocol. </p>
    
    </br>
    
    
    <h3>Bharat Dynamics Limited, Hyderabad, India</h3>
    <p style="font-size:100%;" align="justify"> <i> Undergraduate Technical Intern - Dec ’15 </i> </p>
    <p style="font-size:100%;" align="justify"> Worked on the project entitled “Missile Launcher Coordinator Unit" and studied the functioning of Missile and its Launcher. The Coordinator Unit (PCB) is the heart of the Launcher. Assembled various components and sections of the unit and tested with respect to different inputs. Also, measured the performance in different dynamic and environmental conditions varying from -50<span>&#176;</span> C to + 50<span>&#176;</span> C </p>
    
      </br>  </br>
    
    
     <img src="../images/Intern.PNG" width="1050" height="300" align="center" hspace="10px">
    
    
    
    
    
</body>
</html>
    
