\doxysection{PWR\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structPWR__TypeDef}{}\label{structPWR__TypeDef}\index{PWR\_TypeDef@{PWR\_TypeDef}}


Power Control.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_aeb6bcdb2b99d58b9a0ffd86deb606eac}{CR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_ae17097e69c88b6c00033d6fb84a8182b}{CSR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Power Control. 

\doxysubsection{Member Data Documentation}
\Hypertarget{structPWR__TypeDef_aeb6bcdb2b99d58b9a0ffd86deb606eac}\label{structPWR__TypeDef_aeb6bcdb2b99d58b9a0ffd86deb606eac} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR@{CR}}
\index{CR@{CR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+CR}

PWR power control register, Address offset\+: 0x00 \Hypertarget{structPWR__TypeDef_ae17097e69c88b6c00033d6fb84a8182b}\label{structPWR__TypeDef_ae17097e69c88b6c00033d6fb84a8182b} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+CSR}

PWR power control/status register, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/gijs/\+Documents/\+STM32/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
