
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//last_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019c0 <.init>:
  4019c0:	stp	x29, x30, [sp, #-16]!
  4019c4:	mov	x29, sp
  4019c8:	bl	401f60 <ferror@plt+0x60>
  4019cc:	ldp	x29, x30, [sp], #16
  4019d0:	ret

Disassembly of section .plt:

00000000004019e0 <memcpy@plt-0x20>:
  4019e0:	stp	x16, x30, [sp, #-16]!
  4019e4:	adrp	x16, 41b000 <ferror@plt+0x19100>
  4019e8:	ldr	x17, [x16, #4088]
  4019ec:	add	x16, x16, #0xff8
  4019f0:	br	x17
  4019f4:	nop
  4019f8:	nop
  4019fc:	nop

0000000000401a00 <memcpy@plt>:
  401a00:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401a04:	ldr	x17, [x16]
  401a08:	add	x16, x16, #0x0
  401a0c:	br	x17

0000000000401a10 <_exit@plt>:
  401a10:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401a14:	ldr	x17, [x16, #8]
  401a18:	add	x16, x16, #0x8
  401a1c:	br	x17

0000000000401a20 <strtoul@plt>:
  401a20:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401a24:	ldr	x17, [x16, #16]
  401a28:	add	x16, x16, #0x10
  401a2c:	br	x17

0000000000401a30 <strlen@plt>:
  401a30:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401a34:	ldr	x17, [x16, #24]
  401a38:	add	x16, x16, #0x18
  401a3c:	br	x17

0000000000401a40 <fputs@plt>:
  401a40:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401a44:	ldr	x17, [x16, #32]
  401a48:	add	x16, x16, #0x20
  401a4c:	br	x17

0000000000401a50 <exit@plt>:
  401a50:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401a54:	ldr	x17, [x16, #40]
  401a58:	add	x16, x16, #0x28
  401a5c:	br	x17

0000000000401a60 <dup@plt>:
  401a60:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401a64:	ldr	x17, [x16, #48]
  401a68:	add	x16, x16, #0x30
  401a6c:	br	x17

0000000000401a70 <strtoimax@plt>:
  401a70:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401a74:	ldr	x17, [x16, #56]
  401a78:	add	x16, x16, #0x38
  401a7c:	br	x17

0000000000401a80 <htonl@plt>:
  401a80:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401a84:	ldr	x17, [x16, #64]
  401a88:	add	x16, x16, #0x40
  401a8c:	br	x17

0000000000401a90 <strtoll@plt>:
  401a90:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401a94:	ldr	x17, [x16, #72]
  401a98:	add	x16, x16, #0x48
  401a9c:	br	x17

0000000000401aa0 <getnameinfo@plt>:
  401aa0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401aa4:	ldr	x17, [x16, #80]
  401aa8:	add	x16, x16, #0x50
  401aac:	br	x17

0000000000401ab0 <strtod@plt>:
  401ab0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401ab4:	ldr	x17, [x16, #88]
  401ab8:	add	x16, x16, #0x58
  401abc:	br	x17

0000000000401ac0 <sysinfo@plt>:
  401ac0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401ac4:	ldr	x17, [x16, #96]
  401ac8:	add	x16, x16, #0x60
  401acc:	br	x17

0000000000401ad0 <localtime_r@plt>:
  401ad0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401ad4:	ldr	x17, [x16, #104]
  401ad8:	add	x16, x16, #0x68
  401adc:	br	x17

0000000000401ae0 <sprintf@plt>:
  401ae0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401ae4:	ldr	x17, [x16, #112]
  401ae8:	add	x16, x16, #0x70
  401aec:	br	x17

0000000000401af0 <putc@plt>:
  401af0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401af4:	ldr	x17, [x16, #120]
  401af8:	add	x16, x16, #0x78
  401afc:	br	x17

0000000000401b00 <strftime@plt>:
  401b00:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401b04:	ldr	x17, [x16, #128]
  401b08:	add	x16, x16, #0x80
  401b0c:	br	x17

0000000000401b10 <__cxa_atexit@plt>:
  401b10:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401b14:	ldr	x17, [x16, #136]
  401b18:	add	x16, x16, #0x88
  401b1c:	br	x17

0000000000401b20 <fputc@plt>:
  401b20:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401b24:	ldr	x17, [x16, #144]
  401b28:	add	x16, x16, #0x90
  401b2c:	br	x17

0000000000401b30 <clock_gettime@plt>:
  401b30:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401b34:	ldr	x17, [x16, #152]
  401b38:	add	x16, x16, #0x98
  401b3c:	br	x17

0000000000401b40 <ctime@plt>:
  401b40:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401b44:	ldr	x17, [x16, #160]
  401b48:	add	x16, x16, #0xa0
  401b4c:	br	x17

0000000000401b50 <setvbuf@plt>:
  401b50:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401b54:	ldr	x17, [x16, #168]
  401b58:	add	x16, x16, #0xa8
  401b5c:	br	x17

0000000000401b60 <strptime@plt>:
  401b60:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401b64:	ldr	x17, [x16, #176]
  401b68:	add	x16, x16, #0xb0
  401b6c:	br	x17

0000000000401b70 <snprintf@plt>:
  401b70:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401b74:	ldr	x17, [x16, #184]
  401b78:	add	x16, x16, #0xb8
  401b7c:	br	x17

0000000000401b80 <localeconv@plt>:
  401b80:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401b84:	ldr	x17, [x16, #192]
  401b88:	add	x16, x16, #0xc0
  401b8c:	br	x17

0000000000401b90 <fileno@plt>:
  401b90:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401b94:	ldr	x17, [x16, #200]
  401b98:	add	x16, x16, #0xc8
  401b9c:	br	x17

0000000000401ba0 <localtime@plt>:
  401ba0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401ba4:	ldr	x17, [x16, #208]
  401ba8:	add	x16, x16, #0xd0
  401bac:	br	x17

0000000000401bb0 <signal@plt>:
  401bb0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401bb4:	ldr	x17, [x16, #216]
  401bb8:	add	x16, x16, #0xd8
  401bbc:	br	x17

0000000000401bc0 <fclose@plt>:
  401bc0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401bc4:	ldr	x17, [x16, #224]
  401bc8:	add	x16, x16, #0xe0
  401bcc:	br	x17

0000000000401bd0 <fopen@plt>:
  401bd0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401bd4:	ldr	x17, [x16, #232]
  401bd8:	add	x16, x16, #0xe8
  401bdc:	br	x17

0000000000401be0 <time@plt>:
  401be0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401be4:	ldr	x17, [x16, #240]
  401be8:	add	x16, x16, #0xf0
  401bec:	br	x17

0000000000401bf0 <malloc@plt>:
  401bf0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401bf4:	ldr	x17, [x16, #248]
  401bf8:	add	x16, x16, #0xf8
  401bfc:	br	x17

0000000000401c00 <__isoc99_fscanf@plt>:
  401c00:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401c04:	ldr	x17, [x16, #256]
  401c08:	add	x16, x16, #0x100
  401c0c:	br	x17

0000000000401c10 <strncmp@plt>:
  401c10:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401c14:	ldr	x17, [x16, #264]
  401c18:	add	x16, x16, #0x108
  401c1c:	br	x17

0000000000401c20 <bindtextdomain@plt>:
  401c20:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401c24:	ldr	x17, [x16, #272]
  401c28:	add	x16, x16, #0x110
  401c2c:	br	x17

0000000000401c30 <__libc_start_main@plt>:
  401c30:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401c34:	ldr	x17, [x16, #280]
  401c38:	add	x16, x16, #0x118
  401c3c:	br	x17

0000000000401c40 <fgetc@plt>:
  401c40:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401c44:	ldr	x17, [x16, #288]
  401c48:	add	x16, x16, #0x120
  401c4c:	br	x17

0000000000401c50 <memset@plt>:
  401c50:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401c54:	ldr	x17, [x16, #296]
  401c58:	add	x16, x16, #0x128
  401c5c:	br	x17

0000000000401c60 <gettimeofday@plt>:
  401c60:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401c64:	ldr	x17, [x16, #304]
  401c68:	add	x16, x16, #0x130
  401c6c:	br	x17

0000000000401c70 <getpwnam@plt>:
  401c70:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401c74:	ldr	x17, [x16, #312]
  401c78:	add	x16, x16, #0x138
  401c7c:	br	x17

0000000000401c80 <gmtime_r@plt>:
  401c80:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401c84:	ldr	x17, [x16, #320]
  401c88:	add	x16, x16, #0x140
  401c8c:	br	x17

0000000000401c90 <__xpg_basename@plt>:
  401c90:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401c94:	ldr	x17, [x16, #328]
  401c98:	add	x16, x16, #0x148
  401c9c:	br	x17

0000000000401ca0 <strdup@plt>:
  401ca0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401ca4:	ldr	x17, [x16, #336]
  401ca8:	add	x16, x16, #0x150
  401cac:	br	x17

0000000000401cb0 <close@plt>:
  401cb0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401cb4:	ldr	x17, [x16, #344]
  401cb8:	add	x16, x16, #0x158
  401cbc:	br	x17

0000000000401cc0 <__gmon_start__@plt>:
  401cc0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401cc4:	ldr	x17, [x16, #352]
  401cc8:	add	x16, x16, #0x160
  401ccc:	br	x17

0000000000401cd0 <mktime@plt>:
  401cd0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401cd4:	ldr	x17, [x16, #360]
  401cd8:	add	x16, x16, #0x168
  401cdc:	br	x17

0000000000401ce0 <strtoumax@plt>:
  401ce0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401ce4:	ldr	x17, [x16, #368]
  401ce8:	add	x16, x16, #0x170
  401cec:	br	x17

0000000000401cf0 <abort@plt>:
  401cf0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401cf4:	ldr	x17, [x16, #376]
  401cf8:	add	x16, x16, #0x178
  401cfc:	br	x17

0000000000401d00 <access@plt>:
  401d00:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401d04:	ldr	x17, [x16, #384]
  401d08:	add	x16, x16, #0x180
  401d0c:	br	x17

0000000000401d10 <memcmp@plt>:
  401d10:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401d14:	ldr	x17, [x16, #392]
  401d18:	add	x16, x16, #0x188
  401d1c:	br	x17

0000000000401d20 <textdomain@plt>:
  401d20:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401d24:	ldr	x17, [x16, #400]
  401d28:	add	x16, x16, #0x190
  401d2c:	br	x17

0000000000401d30 <getopt_long@plt>:
  401d30:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401d34:	ldr	x17, [x16, #408]
  401d38:	add	x16, x16, #0x198
  401d3c:	br	x17

0000000000401d40 <strcmp@plt>:
  401d40:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401d44:	ldr	x17, [x16, #416]
  401d48:	add	x16, x16, #0x1a0
  401d4c:	br	x17

0000000000401d50 <warn@plt>:
  401d50:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401d54:	ldr	x17, [x16, #424]
  401d58:	add	x16, x16, #0x1a8
  401d5c:	br	x17

0000000000401d60 <__ctype_b_loc@plt>:
  401d60:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401d64:	ldr	x17, [x16, #432]
  401d68:	add	x16, x16, #0x1b0
  401d6c:	br	x17

0000000000401d70 <strtol@plt>:
  401d70:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401d74:	ldr	x17, [x16, #440]
  401d78:	add	x16, x16, #0x1b8
  401d7c:	br	x17

0000000000401d80 <fseeko@plt>:
  401d80:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401d84:	ldr	x17, [x16, #448]
  401d88:	add	x16, x16, #0x1c0
  401d8c:	br	x17

0000000000401d90 <fread@plt>:
  401d90:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401d94:	ldr	x17, [x16, #456]
  401d98:	add	x16, x16, #0x1c8
  401d9c:	br	x17

0000000000401da0 <free@plt>:
  401da0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401da4:	ldr	x17, [x16, #464]
  401da8:	add	x16, x16, #0x1d0
  401dac:	br	x17

0000000000401db0 <strncasecmp@plt>:
  401db0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401db4:	ldr	x17, [x16, #472]
  401db8:	add	x16, x16, #0x1d8
  401dbc:	br	x17

0000000000401dc0 <vasprintf@plt>:
  401dc0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401dc4:	ldr	x17, [x16, #480]
  401dc8:	add	x16, x16, #0x1e0
  401dcc:	br	x17

0000000000401dd0 <strndup@plt>:
  401dd0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401dd4:	ldr	x17, [x16, #488]
  401dd8:	add	x16, x16, #0x1e8
  401ddc:	br	x17

0000000000401de0 <strspn@plt>:
  401de0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401de4:	ldr	x17, [x16, #496]
  401de8:	add	x16, x16, #0x1f0
  401dec:	br	x17

0000000000401df0 <strchr@plt>:
  401df0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401df4:	ldr	x17, [x16, #504]
  401df8:	add	x16, x16, #0x1f8
  401dfc:	br	x17

0000000000401e00 <ftello@plt>:
  401e00:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401e04:	ldr	x17, [x16, #512]
  401e08:	add	x16, x16, #0x200
  401e0c:	br	x17

0000000000401e10 <fflush@plt>:
  401e10:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401e14:	ldr	x17, [x16, #520]
  401e18:	add	x16, x16, #0x208
  401e1c:	br	x17

0000000000401e20 <strcpy@plt>:
  401e20:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401e24:	ldr	x17, [x16, #528]
  401e28:	add	x16, x16, #0x210
  401e2c:	br	x17

0000000000401e30 <warnx@plt>:
  401e30:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401e34:	ldr	x17, [x16, #536]
  401e38:	add	x16, x16, #0x218
  401e3c:	br	x17

0000000000401e40 <__fxstat@plt>:
  401e40:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401e44:	ldr	x17, [x16, #544]
  401e48:	add	x16, x16, #0x220
  401e4c:	br	x17

0000000000401e50 <errx@plt>:
  401e50:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401e54:	ldr	x17, [x16, #552]
  401e58:	add	x16, x16, #0x228
  401e5c:	br	x17

0000000000401e60 <strcspn@plt>:
  401e60:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401e64:	ldr	x17, [x16, #560]
  401e68:	add	x16, x16, #0x230
  401e6c:	br	x17

0000000000401e70 <printf@plt>:
  401e70:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401e74:	ldr	x17, [x16, #568]
  401e78:	add	x16, x16, #0x238
  401e7c:	br	x17

0000000000401e80 <__assert_fail@plt>:
  401e80:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401e84:	ldr	x17, [x16, #576]
  401e88:	add	x16, x16, #0x240
  401e8c:	br	x17

0000000000401e90 <__errno_location@plt>:
  401e90:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401e94:	ldr	x17, [x16, #584]
  401e98:	add	x16, x16, #0x248
  401e9c:	br	x17

0000000000401ea0 <putchar@plt>:
  401ea0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401ea4:	ldr	x17, [x16, #592]
  401ea8:	add	x16, x16, #0x250
  401eac:	br	x17

0000000000401eb0 <__xstat@plt>:
  401eb0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401eb4:	ldr	x17, [x16, #600]
  401eb8:	add	x16, x16, #0x258
  401ebc:	br	x17

0000000000401ec0 <gettext@plt>:
  401ec0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401ec4:	ldr	x17, [x16, #608]
  401ec8:	add	x16, x16, #0x260
  401ecc:	br	x17

0000000000401ed0 <fprintf@plt>:
  401ed0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401ed4:	ldr	x17, [x16, #616]
  401ed8:	add	x16, x16, #0x268
  401edc:	br	x17

0000000000401ee0 <err@plt>:
  401ee0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401ee4:	ldr	x17, [x16, #624]
  401ee8:	add	x16, x16, #0x270
  401eec:	br	x17

0000000000401ef0 <setlocale@plt>:
  401ef0:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401ef4:	ldr	x17, [x16, #632]
  401ef8:	add	x16, x16, #0x278
  401efc:	br	x17

0000000000401f00 <ferror@plt>:
  401f00:	adrp	x16, 41c000 <ferror@plt+0x1a100>
  401f04:	ldr	x17, [x16, #640]
  401f08:	add	x16, x16, #0x280
  401f0c:	br	x17

Disassembly of section .text:

0000000000401f10 <.text>:
  401f10:	mov	x29, #0x0                   	// #0
  401f14:	mov	x30, #0x0                   	// #0
  401f18:	mov	x5, x0
  401f1c:	ldr	x1, [sp]
  401f20:	add	x2, sp, #0x8
  401f24:	mov	x6, sp
  401f28:	movz	x0, #0x0, lsl #48
  401f2c:	movk	x0, #0x0, lsl #32
  401f30:	movk	x0, #0x40, lsl #16
  401f34:	movk	x0, #0x476c
  401f38:	movz	x3, #0x0, lsl #48
  401f3c:	movk	x3, #0x0, lsl #32
  401f40:	movk	x3, #0x40, lsl #16
  401f44:	movk	x3, #0x8fb0
  401f48:	movz	x4, #0x0, lsl #48
  401f4c:	movk	x4, #0x0, lsl #32
  401f50:	movk	x4, #0x40, lsl #16
  401f54:	movk	x4, #0x9030
  401f58:	bl	401c30 <__libc_start_main@plt>
  401f5c:	bl	401cf0 <abort@plt>
  401f60:	adrp	x0, 41b000 <ferror@plt+0x19100>
  401f64:	ldr	x0, [x0, #4064]
  401f68:	cbz	x0, 401f70 <ferror@plt+0x70>
  401f6c:	b	401cc0 <__gmon_start__@plt>
  401f70:	ret
  401f74:	stp	x29, x30, [sp, #-32]!
  401f78:	mov	x29, sp
  401f7c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  401f80:	add	x0, x0, #0x310
  401f84:	str	x0, [sp, #24]
  401f88:	ldr	x0, [sp, #24]
  401f8c:	str	x0, [sp, #24]
  401f90:	ldr	x1, [sp, #24]
  401f94:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  401f98:	add	x0, x0, #0x310
  401f9c:	cmp	x1, x0
  401fa0:	b.eq	401fdc <ferror@plt+0xdc>  // b.none
  401fa4:	adrp	x0, 409000 <ferror@plt+0x7100>
  401fa8:	add	x0, x0, #0x80
  401fac:	ldr	x0, [x0]
  401fb0:	str	x0, [sp, #16]
  401fb4:	ldr	x0, [sp, #16]
  401fb8:	str	x0, [sp, #16]
  401fbc:	ldr	x0, [sp, #16]
  401fc0:	cmp	x0, #0x0
  401fc4:	b.eq	401fe0 <ferror@plt+0xe0>  // b.none
  401fc8:	ldr	x1, [sp, #16]
  401fcc:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  401fd0:	add	x0, x0, #0x310
  401fd4:	blr	x1
  401fd8:	b	401fe0 <ferror@plt+0xe0>
  401fdc:	nop
  401fe0:	ldp	x29, x30, [sp], #32
  401fe4:	ret
  401fe8:	stp	x29, x30, [sp, #-48]!
  401fec:	mov	x29, sp
  401ff0:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  401ff4:	add	x0, x0, #0x310
  401ff8:	str	x0, [sp, #40]
  401ffc:	ldr	x0, [sp, #40]
  402000:	str	x0, [sp, #40]
  402004:	ldr	x1, [sp, #40]
  402008:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  40200c:	add	x0, x0, #0x310
  402010:	sub	x0, x1, x0
  402014:	asr	x0, x0, #3
  402018:	lsr	x1, x0, #63
  40201c:	add	x0, x1, x0
  402020:	asr	x0, x0, #1
  402024:	str	x0, [sp, #32]
  402028:	ldr	x0, [sp, #32]
  40202c:	cmp	x0, #0x0
  402030:	b.eq	402070 <ferror@plt+0x170>  // b.none
  402034:	adrp	x0, 409000 <ferror@plt+0x7100>
  402038:	add	x0, x0, #0x88
  40203c:	ldr	x0, [x0]
  402040:	str	x0, [sp, #24]
  402044:	ldr	x0, [sp, #24]
  402048:	str	x0, [sp, #24]
  40204c:	ldr	x0, [sp, #24]
  402050:	cmp	x0, #0x0
  402054:	b.eq	402074 <ferror@plt+0x174>  // b.none
  402058:	ldr	x2, [sp, #24]
  40205c:	ldr	x1, [sp, #32]
  402060:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402064:	add	x0, x0, #0x310
  402068:	blr	x2
  40206c:	b	402074 <ferror@plt+0x174>
  402070:	nop
  402074:	ldp	x29, x30, [sp], #48
  402078:	ret
  40207c:	stp	x29, x30, [sp, #-16]!
  402080:	mov	x29, sp
  402084:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402088:	add	x0, x0, #0x338
  40208c:	ldrb	w0, [x0]
  402090:	and	x0, x0, #0xff
  402094:	cmp	x0, #0x0
  402098:	b.ne	4020b4 <ferror@plt+0x1b4>  // b.any
  40209c:	bl	401f74 <ferror@plt+0x74>
  4020a0:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  4020a4:	add	x0, x0, #0x338
  4020a8:	mov	w1, #0x1                   	// #1
  4020ac:	strb	w1, [x0]
  4020b0:	b	4020b8 <ferror@plt+0x1b8>
  4020b4:	nop
  4020b8:	ldp	x29, x30, [sp], #16
  4020bc:	ret
  4020c0:	stp	x29, x30, [sp, #-16]!
  4020c4:	mov	x29, sp
  4020c8:	bl	401fe8 <ferror@plt+0xe8>
  4020cc:	nop
  4020d0:	ldp	x29, x30, [sp], #16
  4020d4:	ret
  4020d8:	sub	sp, sp, #0x10
  4020dc:	str	w0, [sp, #12]
  4020e0:	ldr	w0, [sp, #12]
  4020e4:	cmp	w0, #0x7f
  4020e8:	b.hi	4020f4 <ferror@plt+0x1f4>  // b.pmore
  4020ec:	mov	w0, #0x1                   	// #1
  4020f0:	b	4020f8 <ferror@plt+0x1f8>
  4020f4:	mov	w0, #0x0                   	// #0
  4020f8:	add	sp, sp, #0x10
  4020fc:	ret
  402100:	sub	sp, sp, #0x10
  402104:	str	w0, [sp, #12]
  402108:	ldr	w0, [sp, #12]
  40210c:	sub	w0, w0, #0x21
  402110:	cmp	w0, #0x5d
  402114:	b.hi	402120 <ferror@plt+0x220>  // b.pmore
  402118:	mov	w0, #0x1                   	// #1
  40211c:	b	402124 <ferror@plt+0x224>
  402120:	mov	w0, #0x0                   	// #0
  402124:	add	sp, sp, #0x10
  402128:	ret
  40212c:	stp	x29, x30, [sp, #-48]!
  402130:	mov	x29, sp
  402134:	str	w0, [sp, #28]
  402138:	str	x1, [sp, #16]
  40213c:	ldr	x0, [sp, #16]
  402140:	cmp	x0, #0x0
  402144:	b.ne	402168 <ferror@plt+0x268>  // b.any
  402148:	adrp	x0, 409000 <ferror@plt+0x7100>
  40214c:	add	x3, x0, #0xd90
  402150:	mov	w2, #0xe                   	// #14
  402154:	adrp	x0, 409000 <ferror@plt+0x7100>
  402158:	add	x1, x0, #0x90
  40215c:	adrp	x0, 409000 <ferror@plt+0x7100>
  402160:	add	x0, x0, #0xa8
  402164:	bl	401e80 <__assert_fail@plt>
  402168:	ldr	x0, [sp, #16]
  40216c:	str	x0, [sp, #40]
  402170:	b	4021a0 <ferror@plt+0x2a0>
  402174:	ldr	x0, [sp, #40]
  402178:	ldr	w0, [x0, #24]
  40217c:	ldr	w1, [sp, #28]
  402180:	cmp	w1, w0
  402184:	b.ne	402194 <ferror@plt+0x294>  // b.any
  402188:	ldr	x0, [sp, #40]
  40218c:	ldr	x0, [x0]
  402190:	b	4021b4 <ferror@plt+0x2b4>
  402194:	ldr	x0, [sp, #40]
  402198:	add	x0, x0, #0x20
  40219c:	str	x0, [sp, #40]
  4021a0:	ldr	x0, [sp, #40]
  4021a4:	ldr	x0, [x0]
  4021a8:	cmp	x0, #0x0
  4021ac:	b.ne	402174 <ferror@plt+0x274>  // b.any
  4021b0:	mov	x0, #0x0                   	// #0
  4021b4:	ldp	x29, x30, [sp], #48
  4021b8:	ret
  4021bc:	stp	x29, x30, [sp, #-96]!
  4021c0:	mov	x29, sp
  4021c4:	str	x19, [sp, #16]
  4021c8:	str	w0, [sp, #60]
  4021cc:	str	x1, [sp, #48]
  4021d0:	str	x2, [sp, #40]
  4021d4:	str	x3, [sp, #32]
  4021d8:	str	wzr, [sp, #92]
  4021dc:	b	4023d4 <ferror@plt+0x4d4>
  4021e0:	ldrsw	x0, [sp, #92]
  4021e4:	lsl	x0, x0, #6
  4021e8:	ldr	x1, [sp, #40]
  4021ec:	add	x0, x1, x0
  4021f0:	str	x0, [sp, #80]
  4021f4:	b	40239c <ferror@plt+0x49c>
  4021f8:	ldr	x0, [sp, #80]
  4021fc:	ldr	w0, [x0]
  402200:	ldr	w1, [sp, #60]
  402204:	cmp	w1, w0
  402208:	b.eq	40221c <ferror@plt+0x31c>  // b.none
  40220c:	ldr	x0, [sp, #80]
  402210:	add	x0, x0, #0x4
  402214:	str	x0, [sp, #80]
  402218:	b	40239c <ferror@plt+0x49c>
  40221c:	ldrsw	x0, [sp, #92]
  402220:	lsl	x0, x0, #2
  402224:	ldr	x1, [sp, #32]
  402228:	add	x0, x1, x0
  40222c:	ldr	w0, [x0]
  402230:	cmp	w0, #0x0
  402234:	b.ne	402254 <ferror@plt+0x354>  // b.any
  402238:	ldrsw	x0, [sp, #92]
  40223c:	lsl	x0, x0, #2
  402240:	ldr	x1, [sp, #32]
  402244:	add	x0, x1, x0
  402248:	ldr	w1, [sp, #60]
  40224c:	str	w1, [x0]
  402250:	b	4023c4 <ferror@plt+0x4c4>
  402254:	ldrsw	x0, [sp, #92]
  402258:	lsl	x0, x0, #2
  40225c:	ldr	x1, [sp, #32]
  402260:	add	x0, x1, x0
  402264:	ldr	w0, [x0]
  402268:	ldr	w1, [sp, #60]
  40226c:	cmp	w1, w0
  402270:	b.eq	4023c4 <ferror@plt+0x4c4>  // b.none
  402274:	str	xzr, [sp, #72]
  402278:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  40227c:	add	x0, x0, #0x310
  402280:	ldr	x19, [x0]
  402284:	adrp	x0, 409000 <ferror@plt+0x7100>
  402288:	add	x0, x0, #0xb8
  40228c:	bl	401ec0 <gettext@plt>
  402290:	mov	x1, x0
  402294:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402298:	add	x0, x0, #0x330
  40229c:	ldr	x0, [x0]
  4022a0:	mov	x2, x0
  4022a4:	mov	x0, x19
  4022a8:	bl	401ed0 <fprintf@plt>
  4022ac:	ldrsw	x0, [sp, #92]
  4022b0:	lsl	x0, x0, #6
  4022b4:	ldr	x1, [sp, #40]
  4022b8:	add	x0, x1, x0
  4022bc:	str	x0, [sp, #80]
  4022c0:	b	40235c <ferror@plt+0x45c>
  4022c4:	ldr	x0, [sp, #80]
  4022c8:	ldr	w0, [x0]
  4022cc:	ldr	x1, [sp, #48]
  4022d0:	bl	40212c <ferror@plt+0x22c>
  4022d4:	str	x0, [sp, #64]
  4022d8:	ldr	x0, [sp, #64]
  4022dc:	cmp	x0, #0x0
  4022e0:	b.eq	402308 <ferror@plt+0x408>  // b.none
  4022e4:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  4022e8:	add	x0, x0, #0x310
  4022ec:	ldr	x3, [x0]
  4022f0:	ldr	x2, [sp, #64]
  4022f4:	adrp	x0, 409000 <ferror@plt+0x7100>
  4022f8:	add	x1, x0, #0xe0
  4022fc:	mov	x0, x3
  402300:	bl	401ed0 <fprintf@plt>
  402304:	b	402344 <ferror@plt+0x444>
  402308:	ldr	x0, [sp, #80]
  40230c:	ldr	w0, [x0]
  402310:	bl	402100 <ferror@plt+0x200>
  402314:	cmp	w0, #0x0
  402318:	b.eq	402344 <ferror@plt+0x444>  // b.none
  40231c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402320:	add	x0, x0, #0x310
  402324:	ldr	x3, [x0]
  402328:	ldr	x0, [sp, #80]
  40232c:	ldr	w0, [x0]
  402330:	mov	w2, w0
  402334:	adrp	x0, 409000 <ferror@plt+0x7100>
  402338:	add	x1, x0, #0xe8
  40233c:	mov	x0, x3
  402340:	bl	401ed0 <fprintf@plt>
  402344:	ldr	x0, [sp, #80]
  402348:	add	x0, x0, #0x4
  40234c:	str	x0, [sp, #80]
  402350:	ldr	x0, [sp, #72]
  402354:	add	x0, x0, #0x1
  402358:	str	x0, [sp, #72]
  40235c:	ldr	x0, [sp, #72]
  402360:	add	x0, x0, #0x1
  402364:	cmp	x0, #0xf
  402368:	b.hi	40237c <ferror@plt+0x47c>  // b.pmore
  40236c:	ldr	x0, [sp, #80]
  402370:	ldr	w0, [x0]
  402374:	cmp	w0, #0x0
  402378:	b.ne	4022c4 <ferror@plt+0x3c4>  // b.any
  40237c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402380:	add	x0, x0, #0x310
  402384:	ldr	x0, [x0]
  402388:	mov	x1, x0
  40238c:	mov	w0, #0xa                   	// #10
  402390:	bl	401b20 <fputc@plt>
  402394:	mov	w0, #0x1                   	// #1
  402398:	bl	401a50 <exit@plt>
  40239c:	ldr	x0, [sp, #80]
  4023a0:	ldr	w0, [x0]
  4023a4:	cmp	w0, #0x0
  4023a8:	b.eq	4023c8 <ferror@plt+0x4c8>  // b.none
  4023ac:	ldr	x0, [sp, #80]
  4023b0:	ldr	w0, [x0]
  4023b4:	ldr	w1, [sp, #60]
  4023b8:	cmp	w1, w0
  4023bc:	b.ge	4021f8 <ferror@plt+0x2f8>  // b.tcont
  4023c0:	b	4023c8 <ferror@plt+0x4c8>
  4023c4:	nop
  4023c8:	ldr	w0, [sp, #92]
  4023cc:	add	w0, w0, #0x1
  4023d0:	str	w0, [sp, #92]
  4023d4:	ldrsw	x0, [sp, #92]
  4023d8:	lsl	x0, x0, #6
  4023dc:	ldr	x1, [sp, #40]
  4023e0:	add	x0, x1, x0
  4023e4:	ldr	w0, [x0]
  4023e8:	cmp	w0, #0x0
  4023ec:	b.eq	402410 <ferror@plt+0x510>  // b.none
  4023f0:	ldrsw	x0, [sp, #92]
  4023f4:	lsl	x0, x0, #6
  4023f8:	ldr	x1, [sp, #40]
  4023fc:	add	x0, x1, x0
  402400:	ldr	w0, [x0]
  402404:	ldr	w1, [sp, #60]
  402408:	cmp	w1, w0
  40240c:	b.ge	4021e0 <ferror@plt+0x2e0>  // b.tcont
  402410:	nop
  402414:	ldr	x19, [sp, #16]
  402418:	ldp	x29, x30, [sp], #96
  40241c:	ret
  402420:	stp	x29, x30, [sp, #-48]!
  402424:	mov	x29, sp
  402428:	str	x0, [sp, #24]
  40242c:	ldr	x0, [sp, #24]
  402430:	bl	401bf0 <malloc@plt>
  402434:	str	x0, [sp, #40]
  402438:	ldr	x0, [sp, #40]
  40243c:	cmp	x0, #0x0
  402440:	b.ne	402464 <ferror@plt+0x564>  // b.any
  402444:	ldr	x0, [sp, #24]
  402448:	cmp	x0, #0x0
  40244c:	b.eq	402464 <ferror@plt+0x564>  // b.none
  402450:	ldr	x2, [sp, #24]
  402454:	adrp	x0, 409000 <ferror@plt+0x7100>
  402458:	add	x1, x0, #0xf0
  40245c:	mov	w0, #0x1                   	// #1
  402460:	bl	401ee0 <err@plt>
  402464:	ldr	x0, [sp, #40]
  402468:	ldp	x29, x30, [sp], #48
  40246c:	ret
  402470:	stp	x29, x30, [sp, #-48]!
  402474:	mov	x29, sp
  402478:	str	x0, [sp, #24]
  40247c:	ldr	x0, [sp, #24]
  402480:	cmp	x0, #0x0
  402484:	b.ne	4024a8 <ferror@plt+0x5a8>  // b.any
  402488:	adrp	x0, 409000 <ferror@plt+0x7100>
  40248c:	add	x3, x0, #0xa68
  402490:	mov	w2, #0x4a                  	// #74
  402494:	adrp	x0, 409000 <ferror@plt+0x7100>
  402498:	add	x1, x0, #0x110
  40249c:	adrp	x0, 409000 <ferror@plt+0x7100>
  4024a0:	add	x0, x0, #0x128
  4024a4:	bl	401e80 <__assert_fail@plt>
  4024a8:	ldr	x0, [sp, #24]
  4024ac:	bl	401ca0 <strdup@plt>
  4024b0:	str	x0, [sp, #40]
  4024b4:	ldr	x0, [sp, #40]
  4024b8:	cmp	x0, #0x0
  4024bc:	b.ne	4024d0 <ferror@plt+0x5d0>  // b.any
  4024c0:	adrp	x0, 409000 <ferror@plt+0x7100>
  4024c4:	add	x1, x0, #0x130
  4024c8:	mov	w0, #0x1                   	// #1
  4024cc:	bl	401ee0 <err@plt>
  4024d0:	ldr	x0, [sp, #40]
  4024d4:	ldp	x29, x30, [sp], #48
  4024d8:	ret
  4024dc:	stp	x29, x30, [sp, #-48]!
  4024e0:	mov	x29, sp
  4024e4:	str	x0, [sp, #24]
  4024e8:	bl	401e90 <__errno_location@plt>
  4024ec:	str	wzr, [x0]
  4024f0:	ldr	x0, [sp, #24]
  4024f4:	bl	401f00 <ferror@plt>
  4024f8:	cmp	w0, #0x0
  4024fc:	b.ne	402558 <ferror@plt+0x658>  // b.any
  402500:	ldr	x0, [sp, #24]
  402504:	bl	401e10 <fflush@plt>
  402508:	cmp	w0, #0x0
  40250c:	b.ne	402558 <ferror@plt+0x658>  // b.any
  402510:	ldr	x0, [sp, #24]
  402514:	bl	401b90 <fileno@plt>
  402518:	str	w0, [sp, #44]
  40251c:	ldr	w0, [sp, #44]
  402520:	cmp	w0, #0x0
  402524:	b.lt	402560 <ferror@plt+0x660>  // b.tstop
  402528:	ldr	w0, [sp, #44]
  40252c:	bl	401a60 <dup@plt>
  402530:	str	w0, [sp, #44]
  402534:	ldr	w0, [sp, #44]
  402538:	cmp	w0, #0x0
  40253c:	b.lt	402560 <ferror@plt+0x660>  // b.tstop
  402540:	ldr	w0, [sp, #44]
  402544:	bl	401cb0 <close@plt>
  402548:	cmp	w0, #0x0
  40254c:	b.ne	402560 <ferror@plt+0x660>  // b.any
  402550:	mov	w0, #0x0                   	// #0
  402554:	b	402580 <ferror@plt+0x680>
  402558:	nop
  40255c:	b	402564 <ferror@plt+0x664>
  402560:	nop
  402564:	bl	401e90 <__errno_location@plt>
  402568:	ldr	w0, [x0]
  40256c:	cmp	w0, #0x9
  402570:	b.ne	40257c <ferror@plt+0x67c>  // b.any
  402574:	mov	w0, #0x0                   	// #0
  402578:	b	402580 <ferror@plt+0x680>
  40257c:	mov	w0, #0xffffffff            	// #-1
  402580:	ldp	x29, x30, [sp], #48
  402584:	ret
  402588:	stp	x29, x30, [sp, #-16]!
  40258c:	mov	x29, sp
  402590:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402594:	add	x0, x0, #0x328
  402598:	ldr	x0, [x0]
  40259c:	bl	4024dc <ferror@plt+0x5dc>
  4025a0:	cmp	w0, #0x0
  4025a4:	b.eq	4025f4 <ferror@plt+0x6f4>  // b.none
  4025a8:	bl	401e90 <__errno_location@plt>
  4025ac:	ldr	w0, [x0]
  4025b0:	cmp	w0, #0x20
  4025b4:	b.eq	4025f4 <ferror@plt+0x6f4>  // b.none
  4025b8:	bl	401e90 <__errno_location@plt>
  4025bc:	ldr	w0, [x0]
  4025c0:	cmp	w0, #0x0
  4025c4:	b.eq	4025dc <ferror@plt+0x6dc>  // b.none
  4025c8:	adrp	x0, 409000 <ferror@plt+0x7100>
  4025cc:	add	x0, x0, #0x148
  4025d0:	bl	401ec0 <gettext@plt>
  4025d4:	bl	401d50 <warn@plt>
  4025d8:	b	4025ec <ferror@plt+0x6ec>
  4025dc:	adrp	x0, 409000 <ferror@plt+0x7100>
  4025e0:	add	x0, x0, #0x148
  4025e4:	bl	401ec0 <gettext@plt>
  4025e8:	bl	401e30 <warnx@plt>
  4025ec:	mov	w0, #0x1                   	// #1
  4025f0:	bl	401a10 <_exit@plt>
  4025f4:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  4025f8:	add	x0, x0, #0x310
  4025fc:	ldr	x0, [x0]
  402600:	bl	4024dc <ferror@plt+0x5dc>
  402604:	cmp	w0, #0x0
  402608:	b.eq	402614 <ferror@plt+0x714>  // b.none
  40260c:	mov	w0, #0x1                   	// #1
  402610:	bl	401a10 <_exit@plt>
  402614:	nop
  402618:	ldp	x29, x30, [sp], #16
  40261c:	ret
  402620:	stp	x29, x30, [sp, #-16]!
  402624:	mov	x29, sp
  402628:	adrp	x0, 402000 <ferror@plt+0x100>
  40262c:	add	x0, x0, #0x588
  402630:	bl	409038 <ferror@plt+0x7138>
  402634:	nop
  402638:	ldp	x29, x30, [sp], #16
  40263c:	ret
  402640:	stp	x29, x30, [sp, #-48]!
  402644:	mov	x29, sp
  402648:	str	w0, [sp, #28]
  40264c:	str	x1, [sp, #16]
  402650:	strb	w2, [sp, #27]
  402654:	bl	401d60 <__ctype_b_loc@plt>
  402658:	ldr	x1, [x0]
  40265c:	ldrsw	x0, [sp, #28]
  402660:	lsl	x0, x0, #1
  402664:	add	x0, x1, x0
  402668:	ldrh	w0, [x0]
  40266c:	and	w0, w0, #0x4000
  402670:	cmp	w0, #0x0
  402674:	b.ne	4026a8 <ferror@plt+0x7a8>  // b.any
  402678:	ldr	w0, [sp, #28]
  40267c:	cmp	w0, #0x7
  402680:	b.eq	4026a8 <ferror@plt+0x7a8>  // b.none
  402684:	ldr	w0, [sp, #28]
  402688:	cmp	w0, #0x9
  40268c:	b.eq	4026a8 <ferror@plt+0x7a8>  // b.none
  402690:	ldr	w0, [sp, #28]
  402694:	cmp	w0, #0xd
  402698:	b.eq	4026a8 <ferror@plt+0x7a8>  // b.none
  40269c:	ldr	w0, [sp, #28]
  4026a0:	cmp	w0, #0xa
  4026a4:	b.ne	4026bc <ferror@plt+0x7bc>  // b.any
  4026a8:	ldr	x1, [sp, #16]
  4026ac:	ldr	w0, [sp, #28]
  4026b0:	bl	401af0 <putc@plt>
  4026b4:	str	w0, [sp, #44]
  4026b8:	b	402720 <ferror@plt+0x820>
  4026bc:	ldr	w0, [sp, #28]
  4026c0:	bl	4020d8 <ferror@plt+0x1d8>
  4026c4:	cmp	w0, #0x0
  4026c8:	b.ne	4026f0 <ferror@plt+0x7f0>  // b.any
  4026cc:	ldr	w0, [sp, #28]
  4026d0:	and	w0, w0, #0xff
  4026d4:	mov	w2, w0
  4026d8:	adrp	x0, 409000 <ferror@plt+0x7100>
  4026dc:	add	x1, x0, #0x158
  4026e0:	ldr	x0, [sp, #16]
  4026e4:	bl	401ed0 <fprintf@plt>
  4026e8:	str	w0, [sp, #44]
  4026ec:	b	402720 <ferror@plt+0x820>
  4026f0:	ldrsb	w0, [sp, #27]
  4026f4:	ldr	x1, [sp, #16]
  4026f8:	bl	401af0 <putc@plt>
  4026fc:	str	w0, [sp, #44]
  402700:	ldr	w0, [sp, #44]
  402704:	cmn	w0, #0x1
  402708:	b.eq	402720 <ferror@plt+0x820>  // b.none
  40270c:	ldr	w0, [sp, #28]
  402710:	eor	w0, w0, #0x40
  402714:	ldr	x1, [sp, #16]
  402718:	bl	401af0 <putc@plt>
  40271c:	str	w0, [sp, #44]
  402720:	ldr	w0, [sp, #44]
  402724:	cmp	w0, #0x0
  402728:	b.ge	402734 <ferror@plt+0x834>  // b.tcont
  40272c:	mov	w0, #0xffffffff            	// #-1
  402730:	b	402738 <ferror@plt+0x838>
  402734:	mov	w0, #0x0                   	// #0
  402738:	ldp	x29, x30, [sp], #48
  40273c:	ret
  402740:	stp	x29, x30, [sp, #-48]!
  402744:	mov	x29, sp
  402748:	str	x0, [sp, #40]
  40274c:	str	x1, [sp, #32]
  402750:	str	x2, [sp, #24]
  402754:	str	x3, [sp, #16]
  402758:	ldr	x0, [sp, #24]
  40275c:	add	x0, x0, #0x1
  402760:	ldr	x1, [sp, #16]
  402764:	cmp	x1, x0
  402768:	b.cs	402778 <ferror@plt+0x878>  // b.hs, b.nlast
  40276c:	ldr	x0, [sp, #16]
  402770:	sub	x0, x0, #0x1
  402774:	str	x0, [sp, #24]
  402778:	ldr	x2, [sp, #24]
  40277c:	ldr	x1, [sp, #32]
  402780:	ldr	x0, [sp, #40]
  402784:	bl	401a00 <memcpy@plt>
  402788:	ldr	x0, [sp, #16]
  40278c:	sub	x0, x0, #0x1
  402790:	ldr	x1, [sp, #40]
  402794:	add	x0, x1, x0
  402798:	strb	wzr, [x0]
  40279c:	ldr	x0, [sp, #40]
  4027a0:	ldp	x29, x30, [sp], #48
  4027a4:	ret
  4027a8:	stp	x29, x30, [sp, #-48]!
  4027ac:	mov	x29, sp
  4027b0:	str	x0, [sp, #24]
  4027b4:	ldr	x0, [sp, #24]
  4027b8:	cmp	x0, #0x0
  4027bc:	b.ne	4027c8 <ferror@plt+0x8c8>  // b.any
  4027c0:	mov	x0, #0x0                   	// #0
  4027c4:	b	402848 <ferror@plt+0x948>
  4027c8:	ldr	x0, [sp, #24]
  4027cc:	bl	401a30 <strlen@plt>
  4027d0:	str	x0, [sp, #40]
  4027d4:	b	402828 <ferror@plt+0x928>
  4027d8:	ldr	x0, [sp, #40]
  4027dc:	sub	x0, x0, #0x1
  4027e0:	str	x0, [sp, #40]
  4027e4:	bl	401d60 <__ctype_b_loc@plt>
  4027e8:	ldr	x1, [x0]
  4027ec:	ldr	x2, [sp, #24]
  4027f0:	ldr	x0, [sp, #40]
  4027f4:	add	x0, x2, x0
  4027f8:	ldrb	w0, [x0]
  4027fc:	and	x0, x0, #0xff
  402800:	lsl	x0, x0, #1
  402804:	add	x0, x1, x0
  402808:	ldrh	w0, [x0]
  40280c:	and	w0, w0, #0x2000
  402810:	cmp	w0, #0x0
  402814:	b.ne	402828 <ferror@plt+0x928>  // b.any
  402818:	ldr	x0, [sp, #40]
  40281c:	add	x0, x0, #0x1
  402820:	str	x0, [sp, #40]
  402824:	b	402834 <ferror@plt+0x934>
  402828:	ldr	x0, [sp, #40]
  40282c:	cmp	x0, #0x0
  402830:	b.ne	4027d8 <ferror@plt+0x8d8>  // b.any
  402834:	ldr	x1, [sp, #24]
  402838:	ldr	x0, [sp, #40]
  40283c:	add	x0, x1, x0
  402840:	strb	wzr, [x0]
  402844:	ldr	x0, [sp, #40]
  402848:	ldp	x29, x30, [sp], #48
  40284c:	ret
  402850:	stp	x29, x30, [sp, #-48]!
  402854:	mov	x29, sp
  402858:	str	x0, [sp, #24]
  40285c:	str	xzr, [sp, #40]
  402860:	b	4028ac <ferror@plt+0x9ac>
  402864:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402868:	add	x2, x0, #0x298
  40286c:	ldr	x1, [sp, #40]
  402870:	mov	x0, x1
  402874:	lsl	x0, x0, #1
  402878:	add	x0, x0, x1
  40287c:	lsl	x0, x0, #3
  402880:	add	x0, x2, x0
  402884:	ldr	x0, [x0]
  402888:	ldr	x1, [sp, #24]
  40288c:	bl	401d40 <strcmp@plt>
  402890:	cmp	w0, #0x0
  402894:	b.ne	4028a0 <ferror@plt+0x9a0>  // b.any
  402898:	ldr	x0, [sp, #40]
  40289c:	b	4028d4 <ferror@plt+0x9d4>
  4028a0:	ldr	x0, [sp, #40]
  4028a4:	add	x0, x0, #0x1
  4028a8:	str	x0, [sp, #40]
  4028ac:	ldr	x0, [sp, #40]
  4028b0:	cmp	x0, #0x3
  4028b4:	b.ls	402864 <ferror@plt+0x964>  // b.plast
  4028b8:	adrp	x0, 409000 <ferror@plt+0x7100>
  4028bc:	add	x0, x0, #0x180
  4028c0:	bl	401ec0 <gettext@plt>
  4028c4:	ldr	x2, [sp, #24]
  4028c8:	mov	x1, x0
  4028cc:	mov	w0, #0x1                   	// #1
  4028d0:	bl	401e50 <errx@plt>
  4028d4:	ldp	x29, x30, [sp], #48
  4028d8:	ret
  4028dc:	sub	sp, sp, #0x440
  4028e0:	stp	x29, x30, [sp]
  4028e4:	mov	x29, sp
  4028e8:	str	x0, [sp, #40]
  4028ec:	str	x1, [sp, #32]
  4028f0:	str	x2, [sp, #24]
  4028f4:	str	x3, [sp, #16]
  4028f8:	ldr	x0, [sp, #24]
  4028fc:	cmp	x0, #0x0
  402900:	b.ne	402928 <ferror@plt+0xa28>  // b.any
  402904:	ldr	x0, [sp, #32]
  402908:	cmp	x0, #0x0
  40290c:	b.eq	402928 <ferror@plt+0xa28>  // b.none
  402910:	ldr	x3, [sp, #40]
  402914:	mov	x2, #0x1                   	// #1
  402918:	mov	x1, #0x190                 	// #400
  40291c:	ldr	x0, [sp, #32]
  402920:	bl	401d90 <fread@plt>
  402924:	b	402c58 <ferror@plt+0xd58>
  402928:	ldr	x0, [sp, #32]
  40292c:	cmp	x0, #0x0
  402930:	b.ne	402a74 <ferror@plt+0xb74>  // b.any
  402934:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402938:	add	x0, x0, #0x358
  40293c:	mov	w1, #0x190                 	// #400
  402940:	str	w1, [x0]
  402944:	mov	w2, #0x2                   	// #2
  402948:	mov	x1, #0x0                   	// #0
  40294c:	ldr	x0, [sp, #40]
  402950:	bl	401d80 <fseeko@plt>
  402954:	ldr	x0, [sp, #40]
  402958:	bl	401e00 <ftello@plt>
  40295c:	mov	x1, x0
  402960:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402964:	add	x0, x0, #0x360
  402968:	str	x1, [x0]
  40296c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402970:	add	x0, x0, #0x360
  402974:	ldr	x0, [x0]
  402978:	cmp	x0, #0x0
  40297c:	b.ne	402988 <ferror@plt+0xa88>  // b.any
  402980:	mov	w0, #0x0                   	// #0
  402984:	b	402c58 <ferror@plt+0xd58>
  402988:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  40298c:	add	x0, x0, #0x360
  402990:	ldr	x0, [x0]
  402994:	sub	x0, x0, #0x1
  402998:	mov	x1, #0x3fff                	// #16383
  40299c:	add	x1, x0, x1
  4029a0:	cmp	x0, #0x0
  4029a4:	csel	x0, x1, x0, lt  // lt = tstop
  4029a8:	asr	x0, x0, #14
  4029ac:	lsl	x0, x0, #14
  4029b0:	str	x0, [sp, #1080]
  4029b4:	mov	w2, #0x0                   	// #0
  4029b8:	ldr	x1, [sp, #1080]
  4029bc:	ldr	x0, [sp, #40]
  4029c0:	bl	401d80 <fseeko@plt>
  4029c4:	cmp	w0, #0x0
  4029c8:	b.ge	4029e8 <ferror@plt+0xae8>  // b.tcont
  4029cc:	adrp	x0, 409000 <ferror@plt+0x7100>
  4029d0:	add	x0, x0, #0x198
  4029d4:	bl	401ec0 <gettext@plt>
  4029d8:	ldr	x1, [sp, #16]
  4029dc:	bl	401d50 <warn@plt>
  4029e0:	mov	w0, #0x0                   	// #0
  4029e4:	b	402c58 <ferror@plt+0xd58>
  4029e8:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  4029ec:	add	x0, x0, #0x360
  4029f0:	ldr	x0, [x0]
  4029f4:	mov	w1, w0
  4029f8:	ldr	x0, [sp, #1080]
  4029fc:	sub	w0, w1, w0
  402a00:	mov	w1, w0
  402a04:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402a08:	add	x0, x0, #0x368
  402a0c:	str	w1, [x0]
  402a10:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402a14:	add	x0, x0, #0x368
  402a18:	ldr	w0, [x0]
  402a1c:	sxtw	x0, w0
  402a20:	ldr	x3, [sp, #40]
  402a24:	mov	x2, #0x1                   	// #1
  402a28:	mov	x1, x0
  402a2c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402a30:	add	x0, x0, #0x370
  402a34:	bl	401d90 <fread@plt>
  402a38:	cmp	x0, #0x1
  402a3c:	b.eq	402a5c <ferror@plt+0xb5c>  // b.none
  402a40:	adrp	x0, 409000 <ferror@plt+0x7100>
  402a44:	add	x0, x0, #0x1b0
  402a48:	bl	401ec0 <gettext@plt>
  402a4c:	ldr	x1, [sp, #16]
  402a50:	bl	401d50 <warn@plt>
  402a54:	mov	w0, #0x0                   	// #0
  402a58:	b	402c58 <ferror@plt+0xd58>
  402a5c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402a60:	add	x0, x0, #0x360
  402a64:	ldr	x1, [sp, #1080]
  402a68:	str	x1, [x0]
  402a6c:	mov	w0, #0x1                   	// #1
  402a70:	b	402c58 <ferror@plt+0xd58>
  402a74:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402a78:	add	x0, x0, #0x368
  402a7c:	ldr	w1, [x0]
  402a80:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402a84:	add	x0, x0, #0x358
  402a88:	ldr	w0, [x0]
  402a8c:	sub	w1, w1, w0
  402a90:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402a94:	add	x0, x0, #0x368
  402a98:	str	w1, [x0]
  402a9c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402aa0:	add	x0, x0, #0x368
  402aa4:	ldr	w0, [x0]
  402aa8:	cmp	w0, #0x0
  402aac:	b.lt	402ae4 <ferror@plt+0xbe4>  // b.tstop
  402ab0:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402ab4:	add	x0, x0, #0x368
  402ab8:	ldr	w0, [x0]
  402abc:	sxtw	x1, w0
  402ac0:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402ac4:	add	x0, x0, #0x370
  402ac8:	add	x0, x1, x0
  402acc:	mov	x2, #0x190                 	// #400
  402ad0:	mov	x1, x0
  402ad4:	ldr	x0, [sp, #32]
  402ad8:	bl	401a00 <memcpy@plt>
  402adc:	mov	w0, #0x1                   	// #1
  402ae0:	b	402c58 <ferror@plt+0xd58>
  402ae4:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402ae8:	add	x0, x0, #0x360
  402aec:	ldr	x0, [x0]
  402af0:	sub	x1, x0, #0x4, lsl #12
  402af4:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402af8:	add	x0, x0, #0x360
  402afc:	str	x1, [x0]
  402b00:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402b04:	add	x0, x0, #0x360
  402b08:	ldr	x0, [x0]
  402b0c:	cmp	x0, #0x0
  402b10:	b.ge	402b1c <ferror@plt+0xc1c>  // b.tcont
  402b14:	mov	w0, #0x0                   	// #0
  402b18:	b	402c58 <ferror@plt+0xd58>
  402b1c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402b20:	add	x0, x0, #0x368
  402b24:	ldr	w0, [x0]
  402b28:	neg	w0, w0
  402b2c:	sxtw	x0, w0
  402b30:	add	x1, sp, #0x38
  402b34:	add	x3, x1, x0
  402b38:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402b3c:	add	x0, x0, #0x358
  402b40:	ldr	w1, [x0]
  402b44:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402b48:	add	x0, x0, #0x368
  402b4c:	ldr	w0, [x0]
  402b50:	add	w0, w1, w0
  402b54:	sxtw	x0, w0
  402b58:	mov	x2, x0
  402b5c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402b60:	add	x1, x0, #0x370
  402b64:	mov	x0, x3
  402b68:	bl	401a00 <memcpy@plt>
  402b6c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402b70:	add	x0, x0, #0x360
  402b74:	ldr	x0, [x0]
  402b78:	mov	w2, #0x0                   	// #0
  402b7c:	mov	x1, x0
  402b80:	ldr	x0, [sp, #40]
  402b84:	bl	401d80 <fseeko@plt>
  402b88:	cmp	w0, #0x0
  402b8c:	b.ge	402bac <ferror@plt+0xcac>  // b.tcont
  402b90:	adrp	x0, 409000 <ferror@plt+0x7100>
  402b94:	add	x0, x0, #0x198
  402b98:	bl	401ec0 <gettext@plt>
  402b9c:	ldr	x1, [sp, #16]
  402ba0:	bl	401d50 <warn@plt>
  402ba4:	mov	w0, #0x0                   	// #0
  402ba8:	b	402c58 <ferror@plt+0xd58>
  402bac:	ldr	x3, [sp, #40]
  402bb0:	mov	x2, #0x1                   	// #1
  402bb4:	mov	x1, #0x4000                	// #16384
  402bb8:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402bbc:	add	x0, x0, #0x370
  402bc0:	bl	401d90 <fread@plt>
  402bc4:	cmp	x0, #0x1
  402bc8:	b.eq	402be8 <ferror@plt+0xce8>  // b.none
  402bcc:	adrp	x0, 409000 <ferror@plt+0x7100>
  402bd0:	add	x0, x0, #0x1b0
  402bd4:	bl	401ec0 <gettext@plt>
  402bd8:	ldr	x1, [sp, #16]
  402bdc:	bl	401d50 <warn@plt>
  402be0:	mov	w0, #0x0                   	// #0
  402be4:	b	402c58 <ferror@plt+0xd58>
  402be8:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402bec:	add	x0, x0, #0x368
  402bf0:	ldr	w0, [x0]
  402bf4:	sxtw	x0, w0
  402bf8:	add	x1, x0, #0x4, lsl #12
  402bfc:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402c00:	add	x0, x0, #0x370
  402c04:	add	x1, x1, x0
  402c08:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402c0c:	add	x0, x0, #0x368
  402c10:	ldr	w0, [x0]
  402c14:	neg	w0, w0
  402c18:	sxtw	x2, w0
  402c1c:	add	x0, sp, #0x38
  402c20:	bl	401a00 <memcpy@plt>
  402c24:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402c28:	add	x0, x0, #0x368
  402c2c:	ldr	w0, [x0]
  402c30:	add	w1, w0, #0x4, lsl #12
  402c34:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402c38:	add	x0, x0, #0x368
  402c3c:	str	w1, [x0]
  402c40:	add	x0, sp, #0x38
  402c44:	mov	x2, #0x190                 	// #400
  402c48:	mov	x1, x0
  402c4c:	ldr	x0, [sp, #32]
  402c50:	bl	401a00 <memcpy@plt>
  402c54:	mov	w0, #0x1                   	// #1
  402c58:	ldp	x29, x30, [sp]
  402c5c:	add	sp, sp, #0x440
  402c60:	ret
  402c64:	stp	x29, x30, [sp, #-32]!
  402c68:	mov	x29, sp
  402c6c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  402c70:	add	x0, x0, #0x348
  402c74:	bl	401b40 <ctime@plt>
  402c78:	str	x0, [sp, #24]
  402c7c:	ldr	x0, [sp, #24]
  402c80:	add	x0, x0, #0x10
  402c84:	strb	wzr, [x0]
  402c88:	ldr	x0, [sp, #24]
  402c8c:	ldp	x29, x30, [sp], #32
  402c90:	ret
  402c94:	stp	x29, x30, [sp, #-48]!
  402c98:	mov	x29, sp
  402c9c:	str	x19, [sp, #16]
  402ca0:	str	w0, [sp, #44]
  402ca4:	adrp	x0, 409000 <ferror@plt+0x7100>
  402ca8:	add	x0, x0, #0x1c0
  402cac:	bl	401ec0 <gettext@plt>
  402cb0:	mov	x19, x0
  402cb4:	bl	402c64 <ferror@plt+0xd64>
  402cb8:	mov	x2, x0
  402cbc:	mov	x1, x19
  402cc0:	mov	w0, #0x1                   	// #1
  402cc4:	bl	401e50 <errx@plt>
  402cc8:	stp	x29, x30, [sp, #-48]!
  402ccc:	mov	x29, sp
  402cd0:	str	x19, [sp, #16]
  402cd4:	str	w0, [sp, #44]
  402cd8:	adrp	x0, 409000 <ferror@plt+0x7100>
  402cdc:	add	x0, x0, #0x1c0
  402ce0:	bl	401ec0 <gettext@plt>
  402ce4:	mov	x19, x0
  402ce8:	bl	402c64 <ferror@plt+0xd64>
  402cec:	mov	x1, x0
  402cf0:	mov	x0, x19
  402cf4:	bl	401e30 <warnx@plt>
  402cf8:	adrp	x0, 402000 <ferror@plt+0x100>
  402cfc:	add	x1, x0, #0xcc8
  402d00:	mov	w0, #0x3                   	// #3
  402d04:	bl	401bb0 <signal@plt>
  402d08:	nop
  402d0c:	ldr	x19, [sp, #16]
  402d10:	ldp	x29, x30, [sp], #48
  402d14:	ret
  402d18:	stp	x29, x30, [sp, #-144]!
  402d1c:	mov	x29, sp
  402d20:	str	x19, [sp, #16]
  402d24:	str	x0, [sp, #56]
  402d28:	str	w1, [sp, #52]
  402d2c:	str	w2, [sp, #48]
  402d30:	str	x3, [sp, #40]
  402d34:	str	wzr, [sp, #128]
  402d38:	ldr	w0, [sp, #48]
  402d3c:	cmp	w0, #0x0
  402d40:	cset	w0, ne  // ne = any
  402d44:	and	w0, w0, #0xff
  402d48:	str	w0, [sp, #124]
  402d4c:	ldr	x0, [sp, #40]
  402d50:	ldr	w0, [x0]
  402d54:	cmp	w0, #0x0
  402d58:	b.ne	402d94 <ferror@plt+0xe94>  // b.any
  402d5c:	ldr	x0, [sp, #40]
  402d60:	add	x0, x0, #0x4
  402d64:	ldr	w0, [x0]
  402d68:	cmp	w0, #0x0
  402d6c:	b.ne	402d94 <ferror@plt+0xe94>  // b.any
  402d70:	ldr	x0, [sp, #40]
  402d74:	add	x0, x0, #0x8
  402d78:	ldr	w19, [x0]
  402d7c:	mov	w0, #0xffff                	// #65535
  402d80:	bl	401a80 <htonl@plt>
  402d84:	cmp	w19, w0
  402d88:	b.ne	402d94 <ferror@plt+0xe94>  // b.any
  402d8c:	mov	w0, #0x1                   	// #1
  402d90:	str	w0, [sp, #128]
  402d94:	ldr	w0, [sp, #128]
  402d98:	cmp	w0, #0x0
  402d9c:	b.ne	402ddc <ferror@plt+0xedc>  // b.any
  402da0:	ldr	x0, [sp, #40]
  402da4:	add	x0, x0, #0x4
  402da8:	ldr	w0, [x0]
  402dac:	cmp	w0, #0x0
  402db0:	b.ne	402e24 <ferror@plt+0xf24>  // b.any
  402db4:	ldr	x0, [sp, #40]
  402db8:	add	x0, x0, #0x8
  402dbc:	ldr	w0, [x0]
  402dc0:	cmp	w0, #0x0
  402dc4:	b.ne	402e24 <ferror@plt+0xf24>  // b.any
  402dc8:	ldr	x0, [sp, #40]
  402dcc:	add	x0, x0, #0xc
  402dd0:	ldr	w0, [x0]
  402dd4:	cmp	w0, #0x0
  402dd8:	b.ne	402e24 <ferror@plt+0xf24>  // b.any
  402ddc:	mov	w0, #0x2                   	// #2
  402de0:	strh	w0, [sp, #104]
  402de4:	strh	wzr, [sp, #106]
  402de8:	ldr	w0, [sp, #128]
  402dec:	cmp	w0, #0x0
  402df0:	b.eq	402e04 <ferror@plt+0xf04>  // b.none
  402df4:	ldr	x0, [sp, #40]
  402df8:	add	x0, x0, #0xc
  402dfc:	ldr	w0, [x0]
  402e00:	b	402e0c <ferror@plt+0xf0c>
  402e04:	ldr	x0, [sp, #40]
  402e08:	ldr	w0, [x0]
  402e0c:	str	w0, [sp, #108]
  402e10:	add	x0, sp, #0x68
  402e14:	str	x0, [sp, #136]
  402e18:	mov	w0, #0x10                  	// #16
  402e1c:	str	w0, [sp, #132]
  402e20:	b	402e5c <ferror@plt+0xf5c>
  402e24:	add	x0, sp, #0x48
  402e28:	mov	x2, #0x1c                  	// #28
  402e2c:	mov	w1, #0x0                   	// #0
  402e30:	bl	401c50 <memset@plt>
  402e34:	mov	w0, #0xa                   	// #10
  402e38:	strh	w0, [sp, #72]
  402e3c:	strh	wzr, [sp, #74]
  402e40:	ldr	x0, [sp, #40]
  402e44:	ldp	x0, x1, [x0]
  402e48:	stp	x0, x1, [sp, #80]
  402e4c:	add	x0, sp, #0x48
  402e50:	str	x0, [sp, #136]
  402e54:	mov	w0, #0x1c                  	// #28
  402e58:	str	w0, [sp, #132]
  402e5c:	ldr	w0, [sp, #132]
  402e60:	ldr	w1, [sp, #52]
  402e64:	ldr	w6, [sp, #124]
  402e68:	mov	w5, #0x0                   	// #0
  402e6c:	mov	x4, #0x0                   	// #0
  402e70:	mov	w3, w1
  402e74:	ldr	x2, [sp, #56]
  402e78:	mov	w1, w0
  402e7c:	ldr	x0, [sp, #136]
  402e80:	bl	401aa0 <getnameinfo@plt>
  402e84:	ldr	x19, [sp, #16]
  402e88:	ldp	x29, x30, [sp], #144
  402e8c:	ret
  402e90:	stp	x29, x30, [sp, #-64]!
  402e94:	mov	x29, sp
  402e98:	str	w0, [sp, #44]
  402e9c:	str	x1, [sp, #32]
  402ea0:	str	x2, [sp, #24]
  402ea4:	str	x3, [sp, #16]
  402ea8:	str	wzr, [sp, #60]
  402eac:	ldr	w0, [sp, #44]
  402eb0:	cmp	w0, #0x4
  402eb4:	b.eq	402f04 <ferror@plt+0x1004>  // b.none
  402eb8:	ldr	w0, [sp, #44]
  402ebc:	cmp	w0, #0x4
  402ec0:	b.gt	402f9c <ferror@plt+0x109c>
  402ec4:	ldr	w0, [sp, #44]
  402ec8:	cmp	w0, #0x3
  402ecc:	b.eq	402f80 <ferror@plt+0x1080>  // b.none
  402ed0:	ldr	w0, [sp, #44]
  402ed4:	cmp	w0, #0x3
  402ed8:	b.gt	402f9c <ferror@plt+0x109c>
  402edc:	ldr	w0, [sp, #44]
  402ee0:	cmp	w0, #0x0
  402ee4:	b.eq	402ef8 <ferror@plt+0xff8>  // b.none
  402ee8:	ldr	w0, [sp, #44]
  402eec:	cmp	w0, #0x2
  402ef0:	b.eq	402f50 <ferror@plt+0x1050>  // b.none
  402ef4:	b	402f9c <ferror@plt+0x109c>
  402ef8:	ldr	x0, [sp, #32]
  402efc:	strb	wzr, [x0]
  402f00:	b	402fa4 <ferror@plt+0x10a4>
  402f04:	ldr	x0, [sp, #16]
  402f08:	bl	401ba0 <localtime@plt>
  402f0c:	str	x0, [sp, #48]
  402f10:	ldr	x0, [sp, #48]
  402f14:	ldr	w1, [x0, #8]
  402f18:	ldr	x0, [sp, #48]
  402f1c:	ldr	w0, [x0, #4]
  402f20:	mov	w4, w0
  402f24:	mov	w3, w1
  402f28:	adrp	x0, 409000 <ferror@plt+0x7100>
  402f2c:	add	x2, x0, #0x1d0
  402f30:	ldr	x1, [sp, #24]
  402f34:	ldr	x0, [sp, #32]
  402f38:	bl	401b70 <snprintf@plt>
  402f3c:	cmp	w0, #0x0
  402f40:	b.ne	402fa0 <ferror@plt+0x10a0>  // b.any
  402f44:	mov	w0, #0xffffffff            	// #-1
  402f48:	str	w0, [sp, #60]
  402f4c:	b	402fa0 <ferror@plt+0x10a0>
  402f50:	ldr	x0, [sp, #16]
  402f54:	bl	401b40 <ctime@plt>
  402f58:	mov	x3, x0
  402f5c:	adrp	x0, 409000 <ferror@plt+0x7100>
  402f60:	add	x2, x0, #0x1e0
  402f64:	ldr	x1, [sp, #24]
  402f68:	ldr	x0, [sp, #32]
  402f6c:	bl	401b70 <snprintf@plt>
  402f70:	ldr	x0, [sp, #32]
  402f74:	bl	4027a8 <ferror@plt+0x8a8>
  402f78:	str	w0, [sp, #60]
  402f7c:	b	402fa4 <ferror@plt+0x10a4>
  402f80:	ldr	x3, [sp, #24]
  402f84:	ldr	x2, [sp, #32]
  402f88:	mov	w1, #0x27                  	// #39
  402f8c:	ldr	x0, [sp, #16]
  402f90:	bl	408d14 <ferror@plt+0x6e14>
  402f94:	str	w0, [sp, #60]
  402f98:	b	402fa4 <ferror@plt+0x10a4>
  402f9c:	bl	401cf0 <abort@plt>
  402fa0:	nop
  402fa4:	ldr	w0, [sp, #60]
  402fa8:	ldp	x29, x30, [sp], #64
  402fac:	ret
  402fb0:	stp	x29, x30, [sp, #-48]!
  402fb4:	mov	x29, sp
  402fb8:	str	x0, [sp, #24]
  402fbc:	ldr	x0, [sp, #24]
  402fc0:	str	x0, [sp, #40]
  402fc4:	b	402fd4 <ferror@plt+0x10d4>
  402fc8:	ldr	x0, [sp, #40]
  402fcc:	add	x0, x0, #0x1
  402fd0:	str	x0, [sp, #40]
  402fd4:	ldr	x0, [sp, #40]
  402fd8:	ldrsb	w0, [x0]
  402fdc:	cmp	w0, #0x0
  402fe0:	b.ne	402fc8 <ferror@plt+0x10c8>  // b.any
  402fe4:	b	402fec <ferror@plt+0x10ec>
  402fe8:	nop
  402fec:	ldr	x1, [sp, #40]
  402ff0:	ldr	x0, [sp, #24]
  402ff4:	cmp	x1, x0
  402ff8:	b.ls	403034 <ferror@plt+0x1134>  // b.plast
  402ffc:	bl	401d60 <__ctype_b_loc@plt>
  403000:	ldr	x1, [x0]
  403004:	ldr	x0, [sp, #40]
  403008:	sub	x0, x0, #0x1
  40300c:	str	x0, [sp, #40]
  403010:	ldr	x0, [sp, #40]
  403014:	ldrsb	w0, [x0]
  403018:	sxtb	x0, w0
  40301c:	lsl	x0, x0, #1
  403020:	add	x0, x1, x0
  403024:	ldrh	w0, [x0]
  403028:	and	w0, w0, #0x2000
  40302c:	cmp	w0, #0x0
  403030:	b.ne	402fe8 <ferror@plt+0x10e8>  // b.any
  403034:	ldr	x1, [sp, #40]
  403038:	ldr	x0, [sp, #24]
  40303c:	cmp	x1, x0
  403040:	b.ls	403050 <ferror@plt+0x1150>  // b.plast
  403044:	ldr	x0, [sp, #40]
  403048:	add	x0, x0, #0x1
  40304c:	str	x0, [sp, #40]
  403050:	ldr	x0, [sp, #40]
  403054:	add	x1, x0, #0x1
  403058:	str	x1, [sp, #40]
  40305c:	mov	w1, #0xa                   	// #10
  403060:	strb	w1, [x0]
  403064:	ldr	x0, [sp, #40]
  403068:	strb	wzr, [x0]
  40306c:	nop
  403070:	ldp	x29, x30, [sp], #48
  403074:	ret
  403078:	sub	sp, sp, #0x440
  40307c:	stp	x29, x30, [sp, #64]
  403080:	add	x29, sp, #0x40
  403084:	str	x0, [sp, #104]
  403088:	str	x1, [sp, #96]
  40308c:	str	x2, [sp, #88]
  403090:	str	w3, [sp, #84]
  403094:	ldr	x0, [sp, #96]
  403098:	add	x1, x0, #0x8
  40309c:	add	x0, sp, #0x178
  4030a0:	mov	x3, #0x21                  	// #33
  4030a4:	mov	x2, #0x20                  	// #32
  4030a8:	bl	402740 <ferror@plt+0x840>
  4030ac:	add	x3, sp, #0x178
  4030b0:	mov	x2, #0x3                   	// #3
  4030b4:	adrp	x0, 409000 <ferror@plt+0x7100>
  4030b8:	add	x1, x0, #0x1e8
  4030bc:	mov	x0, x3
  4030c0:	bl	401c10 <strncmp@plt>
  4030c4:	cmp	w0, #0x0
  4030c8:	b.ne	4030f8 <ferror@plt+0x11f8>  // b.any
  4030cc:	bl	401d60 <__ctype_b_loc@plt>
  4030d0:	ldr	x1, [x0]
  4030d4:	ldrsb	w0, [sp, #379]
  4030d8:	sxtb	x0, w0
  4030dc:	lsl	x0, x0, #1
  4030e0:	add	x0, x1, x0
  4030e4:	ldrh	w0, [x0]
  4030e8:	and	w0, w0, #0x800
  4030ec:	cmp	w0, #0x0
  4030f0:	b.eq	4030f8 <ferror@plt+0x11f8>  // b.none
  4030f4:	strb	wzr, [sp, #379]
  4030f8:	add	x3, sp, #0x178
  4030fc:	mov	x2, #0x4                   	// #4
  403100:	adrp	x0, 409000 <ferror@plt+0x7100>
  403104:	add	x1, x0, #0x1f0
  403108:	mov	x0, x3
  40310c:	bl	401c10 <strncmp@plt>
  403110:	cmp	w0, #0x0
  403114:	b.ne	403144 <ferror@plt+0x1244>  // b.any
  403118:	bl	401d60 <__ctype_b_loc@plt>
  40311c:	ldr	x1, [x0]
  403120:	ldrsb	w0, [sp, #380]
  403124:	sxtb	x0, w0
  403128:	lsl	x0, x0, #1
  40312c:	add	x0, x1, x0
  403130:	ldrh	w0, [x0]
  403134:	and	w0, w0, #0x800
  403138:	cmp	w0, #0x0
  40313c:	b.eq	403144 <ferror@plt+0x1244>  // b.none
  403140:	strb	wzr, [sp, #380]
  403144:	ldr	x0, [sp, #104]
  403148:	ldr	x0, [x0, #16]
  40314c:	cmp	x0, #0x0
  403150:	b.eq	403214 <ferror@plt+0x1314>  // b.none
  403154:	ldr	x0, [sp, #104]
  403158:	ldr	x0, [x0, #16]
  40315c:	str	x0, [sp, #1064]
  403160:	b	4031ec <ferror@plt+0x12ec>
  403164:	ldr	x0, [sp, #96]
  403168:	add	x3, x0, #0x2c
  40316c:	ldr	x0, [sp, #1064]
  403170:	ldr	x0, [x0]
  403174:	mov	x2, #0x20                  	// #32
  403178:	mov	x1, x0
  40317c:	mov	x0, x3
  403180:	bl	401c10 <strncmp@plt>
  403184:	cmp	w0, #0x0
  403188:	b.eq	4031fc <ferror@plt+0x12fc>  // b.none
  40318c:	ldr	x0, [sp, #1064]
  403190:	ldr	x1, [x0]
  403194:	add	x0, sp, #0x178
  403198:	bl	401d40 <strcmp@plt>
  40319c:	cmp	w0, #0x0
  4031a0:	b.eq	4031fc <ferror@plt+0x12fc>  // b.none
  4031a4:	add	x3, sp, #0x178
  4031a8:	mov	x2, #0x3                   	// #3
  4031ac:	adrp	x0, 409000 <ferror@plt+0x7100>
  4031b0:	add	x1, x0, #0x1f8
  4031b4:	mov	x0, x3
  4031b8:	bl	401c10 <strncmp@plt>
  4031bc:	cmp	w0, #0x0
  4031c0:	b.ne	4031e0 <ferror@plt+0x12e0>  // b.any
  4031c4:	add	x0, sp, #0x178
  4031c8:	add	x0, x0, #0x3
  4031cc:	ldr	x1, [sp, #1064]
  4031d0:	ldr	x1, [x1]
  4031d4:	bl	401d40 <strcmp@plt>
  4031d8:	cmp	w0, #0x0
  4031dc:	b.eq	4031fc <ferror@plt+0x12fc>  // b.none
  4031e0:	ldr	x0, [sp, #1064]
  4031e4:	add	x0, x0, #0x8
  4031e8:	str	x0, [sp, #1064]
  4031ec:	ldr	x0, [sp, #1064]
  4031f0:	ldr	x0, [x0]
  4031f4:	cmp	x0, #0x0
  4031f8:	b.ne	403164 <ferror@plt+0x1264>  // b.any
  4031fc:	ldr	x0, [sp, #1064]
  403200:	ldr	x0, [x0]
  403204:	cmp	x0, #0x0
  403208:	b.ne	403214 <ferror@plt+0x1314>  // b.any
  40320c:	mov	w0, #0x0                   	// #0
  403210:	b	403a2c <ferror@plt+0x1b2c>
  403214:	ldr	x0, [sp, #104]
  403218:	ldr	w0, [x0, #64]
  40321c:	mov	w1, w0
  403220:	mov	x0, x1
  403224:	lsl	x0, x0, #1
  403228:	add	x0, x0, x1
  40322c:	lsl	x0, x0, #3
  403230:	adrp	x1, 41c000 <ferror@plt+0x1a100>
  403234:	add	x1, x1, #0x298
  403238:	add	x0, x0, x1
  40323c:	str	x0, [sp, #1056]
  403240:	ldr	x0, [sp, #96]
  403244:	ldr	x0, [x0, #344]
  403248:	str	x0, [sp, #1024]
  40324c:	ldr	x0, [sp, #104]
  403250:	ldr	x0, [x0, #56]
  403254:	cmp	x0, #0x0
  403258:	b.eq	4032a0 <ferror@plt+0x13a0>  // b.none
  40325c:	ldr	x0, [sp, #104]
  403260:	ldr	x1, [x0, #56]
  403264:	ldr	x0, [sp, #1024]
  403268:	cmp	x1, x0
  40326c:	b.ge	403278 <ferror@plt+0x1378>  // b.tcont
  403270:	mov	w0, #0x0                   	// #0
  403274:	b	403a2c <ferror@plt+0x1b2c>
  403278:	ldr	x0, [sp, #88]
  40327c:	cmp	x0, #0x0
  403280:	b.le	4032a0 <ferror@plt+0x13a0>
  403284:	ldr	x0, [sp, #104]
  403288:	ldr	x1, [x0, #56]
  40328c:	ldr	x0, [sp, #88]
  403290:	cmp	x1, x0
  403294:	b.le	4032a0 <ferror@plt+0x13a0>
  403298:	mov	w0, #0x0                   	// #0
  40329c:	b	403a2c <ferror@plt+0x1b2c>
  4032a0:	ldr	x0, [sp, #1056]
  4032a4:	ldr	w0, [x0, #12]
  4032a8:	add	x2, sp, #0x400
  4032ac:	add	x1, sp, #0x3e0
  4032b0:	mov	x3, x2
  4032b4:	mov	x2, #0x20                  	// #32
  4032b8:	bl	402e90 <ferror@plt+0xf90>
  4032bc:	cmp	w0, #0x0
  4032c0:	b.ge	4032dc <ferror@plt+0x13dc>  // b.tcont
  4032c4:	adrp	x0, 409000 <ferror@plt+0x7100>
  4032c8:	add	x0, x0, #0x200
  4032cc:	bl	401ec0 <gettext@plt>
  4032d0:	mov	x1, x0
  4032d4:	mov	w0, #0x1                   	// #1
  4032d8:	bl	401e50 <errx@plt>
  4032dc:	ldr	x1, [sp, #88]
  4032e0:	ldr	x0, [sp, #1024]
  4032e4:	sub	x0, x1, x0
  4032e8:	str	x0, [sp, #1048]
  4032ec:	ldr	x0, [sp, #1048]
  4032f0:	mov	x1, #0x8888888888888888    	// #-8608480567731124088
  4032f4:	movk	x1, #0x8889
  4032f8:	smulh	x1, x0, x1
  4032fc:	add	x1, x1, x0
  403300:	asr	x1, x1, #5
  403304:	asr	x0, x0, #63
  403308:	sub	x1, x1, x0
  40330c:	mov	x0, #0x8888888888888888    	// #-8608480567731124088
  403310:	movk	x0, #0x8889
  403314:	smulh	x0, x1, x0
  403318:	add	x0, x0, x1
  40331c:	asr	x2, x0, #5
  403320:	asr	x0, x1, #63
  403324:	sub	x2, x2, x0
  403328:	mov	x0, x2
  40332c:	lsl	x0, x0, #4
  403330:	sub	x0, x0, x2
  403334:	lsl	x0, x0, #2
  403338:	sub	x2, x1, x0
  40333c:	mov	w0, w2
  403340:	str	w0, [sp, #1044]
  403344:	ldr	x0, [sp, #1048]
  403348:	mov	x1, #0x7c05                	// #31749
  40334c:	movk	x1, #0x6af3, lsl #16
  403350:	movk	x1, #0x59e2, lsl #32
  403354:	movk	x1, #0x48d1, lsl #48
  403358:	smulh	x1, x0, x1
  40335c:	asr	x1, x1, #10
  403360:	asr	x0, x0, #63
  403364:	sub	x1, x1, x0
  403368:	mov	x0, #0xaaab                	// #43691
  40336c:	movk	x0, #0xaaaa, lsl #16
  403370:	movk	x0, #0xaaaa, lsl #32
  403374:	movk	x0, #0x2aaa, lsl #48
  403378:	smulh	x0, x1, x0
  40337c:	asr	x2, x0, #2
  403380:	asr	x0, x1, #63
  403384:	sub	x2, x2, x0
  403388:	mov	x0, x2
  40338c:	lsl	x0, x0, #1
  403390:	add	x0, x0, x2
  403394:	lsl	x0, x0, #3
  403398:	sub	x2, x1, x0
  40339c:	mov	w0, w2
  4033a0:	str	w0, [sp, #1040]
  4033a4:	ldr	x0, [sp, #1048]
  4033a8:	mov	x1, #0x2957                	// #10583
  4033ac:	movk	x1, #0xce51, lsl #16
  4033b0:	movk	x1, #0xc8a0, lsl #32
  4033b4:	movk	x1, #0x1845, lsl #48
  4033b8:	smulh	x1, x0, x1
  4033bc:	asr	x1, x1, #13
  4033c0:	asr	x0, x0, #63
  4033c4:	sub	x0, x1, x0
  4033c8:	str	w0, [sp, #1036]
  4033cc:	add	x2, sp, #0x3c0
  4033d0:	adrp	x0, 409000 <ferror@plt+0x7100>
  4033d4:	add	x1, x0, #0x220
  4033d8:	mov	x0, x2
  4033dc:	ldrh	w2, [x1]
  4033e0:	strh	w2, [x0]
  4033e4:	ldrb	w1, [x1, #2]
  4033e8:	strb	w1, [x0, #2]
  4033ec:	ldr	x0, [sp, #1056]
  4033f0:	ldr	w4, [x0, #20]
  4033f4:	add	x0, sp, #0x3c0
  4033f8:	add	x0, x0, #0x2
  4033fc:	add	x1, sp, #0x58
  403400:	mov	x3, x1
  403404:	mov	x2, #0x1e                  	// #30
  403408:	mov	x1, x0
  40340c:	mov	w0, w4
  403410:	bl	402e90 <ferror@plt+0xf90>
  403414:	cmp	w0, #0x0
  403418:	b.ge	403434 <ferror@plt+0x1534>  // b.tcont
  40341c:	adrp	x0, 409000 <ferror@plt+0x7100>
  403420:	add	x0, x0, #0x200
  403424:	bl	401ec0 <gettext@plt>
  403428:	mov	x1, x0
  40342c:	mov	w0, #0x1                   	// #1
  403430:	bl	401e50 <errx@plt>
  403434:	ldr	x1, [sp, #88]
  403438:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  40343c:	add	x0, x0, #0x350
  403440:	ldr	x0, [x0]
  403444:	cmp	x1, x0
  403448:	b.ne	4034a4 <ferror@plt+0x15a4>  // b.any
  40344c:	ldr	x0, [sp, #104]
  403450:	ldr	w0, [x0, #64]
  403454:	cmp	w0, #0x1
  403458:	b.ls	403478 <ferror@plt+0x1578>  // b.plast
  40345c:	add	x2, sp, #0x3c0
  403460:	adrp	x0, 409000 <ferror@plt+0x7100>
  403464:	add	x1, x0, #0x228
  403468:	mov	x0, x2
  40346c:	bl	401ae0 <sprintf@plt>
  403470:	strb	wzr, [sp, #928]
  403474:	b	403574 <ferror@plt+0x1674>
  403478:	add	x2, sp, #0x3c0
  40347c:	adrp	x0, 409000 <ferror@plt+0x7100>
  403480:	add	x1, x0, #0x238
  403484:	mov	x0, x2
  403488:	bl	401ae0 <sprintf@plt>
  40348c:	add	x2, sp, #0x3a0
  403490:	adrp	x0, 409000 <ferror@plt+0x7100>
  403494:	add	x1, x0, #0x240
  403498:	mov	x0, x2
  40349c:	bl	401ae0 <sprintf@plt>
  4034a0:	b	403574 <ferror@plt+0x1674>
  4034a4:	ldr	w0, [sp, #1036]
  4034a8:	cmp	w0, #0x0
  4034ac:	b.eq	4034ec <ferror@plt+0x15ec>  // b.none
  4034b0:	ldr	w0, [sp, #1040]
  4034b4:	cmp	w0, #0x0
  4034b8:	cneg	w1, w0, lt  // lt = tstop
  4034bc:	ldr	w0, [sp, #1044]
  4034c0:	cmp	w0, #0x0
  4034c4:	cneg	w0, w0, lt  // lt = tstop
  4034c8:	add	x5, sp, #0x3a0
  4034cc:	mov	w4, w0
  4034d0:	mov	w3, w1
  4034d4:	ldr	w2, [sp, #1036]
  4034d8:	adrp	x0, 409000 <ferror@plt+0x7100>
  4034dc:	add	x1, x0, #0x248
  4034e0:	mov	x0, x5
  4034e4:	bl	401ae0 <sprintf@plt>
  4034e8:	b	403574 <ferror@plt+0x1674>
  4034ec:	ldr	w0, [sp, #1040]
  4034f0:	cmp	w0, #0x0
  4034f4:	b.eq	403524 <ferror@plt+0x1624>  // b.none
  4034f8:	ldr	w0, [sp, #1044]
  4034fc:	cmp	w0, #0x0
  403500:	cneg	w0, w0, lt  // lt = tstop
  403504:	add	x4, sp, #0x3a0
  403508:	mov	w3, w0
  40350c:	ldr	w2, [sp, #1040]
  403510:	adrp	x0, 409000 <ferror@plt+0x7100>
  403514:	add	x1, x0, #0x258
  403518:	mov	x0, x4
  40351c:	bl	401ae0 <sprintf@plt>
  403520:	b	403574 <ferror@plt+0x1674>
  403524:	ldr	x0, [sp, #1048]
  403528:	cmp	x0, #0x0
  40352c:	b.lt	403550 <ferror@plt+0x1650>  // b.tstop
  403530:	add	x4, sp, #0x3a0
  403534:	ldr	w3, [sp, #1044]
  403538:	ldr	w2, [sp, #1040]
  40353c:	adrp	x0, 409000 <ferror@plt+0x7100>
  403540:	add	x1, x0, #0x258
  403544:	mov	x0, x4
  403548:	bl	401ae0 <sprintf@plt>
  40354c:	b	403574 <ferror@plt+0x1674>
  403550:	ldr	w0, [sp, #1044]
  403554:	cmp	w0, #0x0
  403558:	cneg	w0, w0, lt  // lt = tstop
  40355c:	add	x3, sp, #0x3a0
  403560:	mov	w2, w0
  403564:	adrp	x0, 409000 <ferror@plt+0x7100>
  403568:	add	x1, x0, #0x268
  40356c:	mov	x0, x3
  403570:	bl	401ae0 <sprintf@plt>
  403574:	ldr	w0, [sp, #84]
  403578:	cmp	w0, #0x7
  40357c:	b.eq	403714 <ferror@plt+0x1814>  // b.none
  403580:	ldr	w0, [sp, #84]
  403584:	cmp	w0, #0x7
  403588:	b.gt	403720 <ferror@plt+0x1820>
  40358c:	ldr	w0, [sp, #84]
  403590:	cmp	w0, #0x6
  403594:	b.eq	403690 <ferror@plt+0x1790>  // b.none
  403598:	ldr	w0, [sp, #84]
  40359c:	cmp	w0, #0x6
  4035a0:	b.gt	403720 <ferror@plt+0x1820>
  4035a4:	ldr	w0, [sp, #84]
  4035a8:	cmp	w0, #0x5
  4035ac:	b.eq	403724 <ferror@plt+0x1824>  // b.none
  4035b0:	ldr	w0, [sp, #84]
  4035b4:	cmp	w0, #0x5
  4035b8:	b.gt	403720 <ferror@plt+0x1820>
  4035bc:	ldr	w0, [sp, #84]
  4035c0:	cmp	w0, #0x4
  4035c4:	b.eq	403638 <ferror@plt+0x1738>  // b.none
  4035c8:	ldr	w0, [sp, #84]
  4035cc:	cmp	w0, #0x4
  4035d0:	b.gt	403720 <ferror@plt+0x1820>
  4035d4:	ldr	w0, [sp, #84]
  4035d8:	cmp	w0, #0x3
  4035dc:	b.eq	403724 <ferror@plt+0x1824>  // b.none
  4035e0:	ldr	w0, [sp, #84]
  4035e4:	cmp	w0, #0x3
  4035e8:	b.gt	403720 <ferror@plt+0x1820>
  4035ec:	ldr	w0, [sp, #84]
  4035f0:	cmp	w0, #0x1
  4035f4:	b.eq	403608 <ferror@plt+0x1708>  // b.none
  4035f8:	ldr	w0, [sp, #84]
  4035fc:	cmp	w0, #0x2
  403600:	b.eq	403620 <ferror@plt+0x1720>  // b.none
  403604:	b	403720 <ferror@plt+0x1820>
  403608:	add	x2, sp, #0x3c0
  40360c:	adrp	x0, 409000 <ferror@plt+0x7100>
  403610:	add	x1, x0, #0x278
  403614:	mov	x0, x2
  403618:	bl	401ae0 <sprintf@plt>
  40361c:	b	403728 <ferror@plt+0x1828>
  403620:	add	x2, sp, #0x3c0
  403624:	adrp	x0, 409000 <ferror@plt+0x7100>
  403628:	add	x1, x0, #0x280
  40362c:	mov	x0, x2
  403630:	bl	401ae0 <sprintf@plt>
  403634:	b	403728 <ferror@plt+0x1828>
  403638:	ldr	x0, [sp, #104]
  40363c:	ldr	w0, [x0, #64]
  403640:	cmp	w0, #0x1
  403644:	b.ls	403664 <ferror@plt+0x1764>  // b.plast
  403648:	add	x2, sp, #0x3c0
  40364c:	adrp	x0, 409000 <ferror@plt+0x7100>
  403650:	add	x1, x0, #0x288
  403654:	mov	x0, x2
  403658:	bl	401ae0 <sprintf@plt>
  40365c:	strb	wzr, [sp, #928]
  403660:	b	403728 <ferror@plt+0x1828>
  403664:	add	x2, sp, #0x3c0
  403668:	adrp	x0, 409000 <ferror@plt+0x7100>
  40366c:	add	x1, x0, #0x238
  403670:	mov	x0, x2
  403674:	bl	401ae0 <sprintf@plt>
  403678:	add	x2, sp, #0x3a0
  40367c:	adrp	x0, 409000 <ferror@plt+0x7100>
  403680:	add	x1, x0, #0x2a0
  403684:	mov	x0, x2
  403688:	bl	401ae0 <sprintf@plt>
  40368c:	b	403728 <ferror@plt+0x1828>
  403690:	ldr	x0, [sp, #104]
  403694:	ldr	w0, [x0, #64]
  403698:	cmp	w0, #0x1
  40369c:	b.ls	4036bc <ferror@plt+0x17bc>  // b.plast
  4036a0:	add	x2, sp, #0x3c0
  4036a4:	adrp	x0, 409000 <ferror@plt+0x7100>
  4036a8:	add	x1, x0, #0x2b0
  4036ac:	mov	x0, x2
  4036b0:	bl	401ae0 <sprintf@plt>
  4036b4:	strb	wzr, [sp, #928]
  4036b8:	b	403728 <ferror@plt+0x1828>
  4036bc:	ldr	x0, [sp, #104]
  4036c0:	ldr	w0, [x0, #64]
  4036c4:	cmp	w0, #0x1
  4036c8:	b.ne	4036f8 <ferror@plt+0x17f8>  // b.any
  4036cc:	add	x2, sp, #0x3c0
  4036d0:	adrp	x0, 409000 <ferror@plt+0x7100>
  4036d4:	add	x1, x0, #0x2c8
  4036d8:	mov	x0, x2
  4036dc:	bl	401ae0 <sprintf@plt>
  4036e0:	add	x2, sp, #0x3a0
  4036e4:	adrp	x0, 409000 <ferror@plt+0x7100>
  4036e8:	add	x1, x0, #0x2d0
  4036ec:	mov	x0, x2
  4036f0:	bl	401ae0 <sprintf@plt>
  4036f4:	b	403728 <ferror@plt+0x1828>
  4036f8:	strb	wzr, [sp, #960]
  4036fc:	add	x2, sp, #0x3a0
  403700:	adrp	x0, 409000 <ferror@plt+0x7100>
  403704:	add	x1, x0, #0x2e0
  403708:	mov	x0, x2
  40370c:	bl	401ae0 <sprintf@plt>
  403710:	b	403728 <ferror@plt+0x1828>
  403714:	strb	wzr, [sp, #960]
  403718:	strb	wzr, [sp, #928]
  40371c:	b	403728 <ferror@plt+0x1828>
  403720:	bl	401cf0 <abort@plt>
  403724:	nop
  403728:	mov	w0, #0xffffffff            	// #-1
  40372c:	str	w0, [sp, #1076]
  403730:	ldr	x0, [sp, #104]
  403734:	ldrb	w0, [x0]
  403738:	and	w0, w0, #0x10
  40373c:	and	w0, w0, #0xff
  403740:	cmp	w0, #0x0
  403744:	b.ne	403760 <ferror@plt+0x1860>  // b.any
  403748:	ldr	x0, [sp, #104]
  40374c:	ldrb	w0, [x0]
  403750:	and	w0, w0, #0x20
  403754:	and	w0, w0, #0xff
  403758:	cmp	w0, #0x0
  40375c:	b.eq	403790 <ferror@plt+0x1890>  // b.none
  403760:	ldr	x0, [sp, #104]
  403764:	ldrb	w0, [x0]
  403768:	ubfx	x0, x0, #5, #1
  40376c:	and	w0, w0, #0xff
  403770:	mov	w2, w0
  403774:	ldr	x0, [sp, #96]
  403778:	add	x1, x0, #0x168
  40377c:	add	x0, sp, #0x78
  403780:	mov	x3, x1
  403784:	mov	w1, #0x100                 	// #256
  403788:	bl	402d18 <ferror@plt+0xe18>
  40378c:	str	w0, [sp, #1076]
  403790:	ldr	w0, [sp, #1076]
  403794:	cmp	w0, #0x0
  403798:	b.ge	4037b4 <ferror@plt+0x18b4>  // b.tcont
  40379c:	ldr	x0, [sp, #96]
  4037a0:	add	x1, x0, #0x4c
  4037a4:	add	x0, sp, #0x78
  4037a8:	mov	x3, #0x100                 	// #256
  4037ac:	mov	x2, #0x100                 	// #256
  4037b0:	bl	402740 <ferror@plt+0x840>
  4037b4:	ldr	x0, [sp, #104]
  4037b8:	ldrb	w0, [x0]
  4037bc:	and	w0, w0, #0x4
  4037c0:	and	w0, w0, #0xff
  4037c4:	cmp	w0, #0x0
  4037c8:	b.eq	4038f0 <ferror@plt+0x19f0>  // b.none
  4037cc:	ldr	x0, [sp, #104]
  4037d0:	ldrb	w0, [x0]
  4037d4:	and	w0, w0, #0x8
  4037d8:	and	w0, w0, #0xff
  4037dc:	cmp	w0, #0x0
  4037e0:	b.ne	403874 <ferror@plt+0x1974>  // b.any
  4037e4:	ldr	x0, [sp, #104]
  4037e8:	ldr	w9, [x0, #4]
  4037ec:	ldr	x0, [sp, #96]
  4037f0:	add	x10, x0, #0x2c
  4037f4:	ldr	x0, [sp, #104]
  4037f8:	ldr	w6, [x0, #8]
  4037fc:	ldr	x0, [sp, #1056]
  403800:	ldr	w0, [x0, #8]
  403804:	ldr	x1, [sp, #1056]
  403808:	ldr	w1, [x1, #8]
  40380c:	ldr	x2, [sp, #1056]
  403810:	ldr	w2, [x2, #16]
  403814:	ldr	x3, [sp, #1056]
  403818:	ldr	w3, [x3, #16]
  40381c:	add	x7, sp, #0x78
  403820:	add	x5, sp, #0x178
  403824:	add	x8, sp, #0x1a0
  403828:	add	x4, sp, #0x3a0
  40382c:	str	x4, [sp, #48]
  403830:	add	x4, sp, #0x3c0
  403834:	str	x4, [sp, #40]
  403838:	str	w3, [sp, #32]
  40383c:	str	w2, [sp, #24]
  403840:	add	x2, sp, #0x3e0
  403844:	str	x2, [sp, #16]
  403848:	str	w1, [sp, #8]
  40384c:	str	w0, [sp]
  403850:	mov	x4, x10
  403854:	mov	w3, w9
  403858:	adrp	x0, 409000 <ferror@plt+0x7100>
  40385c:	add	x2, x0, #0x2f0
  403860:	mov	x1, #0x200                 	// #512
  403864:	mov	x0, x8
  403868:	bl	401b70 <snprintf@plt>
  40386c:	str	w0, [sp, #1072]
  403870:	b	403960 <ferror@plt+0x1a60>
  403874:	ldr	x0, [sp, #104]
  403878:	ldr	w3, [x0, #4]
  40387c:	ldr	x0, [sp, #96]
  403880:	add	x4, x0, #0x2c
  403884:	ldr	x0, [sp, #1056]
  403888:	ldr	w6, [x0, #8]
  40388c:	ldr	x0, [sp, #1056]
  403890:	ldr	w7, [x0, #8]
  403894:	ldr	x0, [sp, #1056]
  403898:	ldr	w0, [x0, #16]
  40389c:	ldr	x1, [sp, #1056]
  4038a0:	ldr	w1, [x1, #16]
  4038a4:	add	x5, sp, #0x178
  4038a8:	add	x8, sp, #0x1a0
  4038ac:	add	x2, sp, #0x78
  4038b0:	str	x2, [sp, #40]
  4038b4:	add	x2, sp, #0x3a0
  4038b8:	str	x2, [sp, #32]
  4038bc:	add	x2, sp, #0x3c0
  4038c0:	str	x2, [sp, #24]
  4038c4:	str	w1, [sp, #16]
  4038c8:	str	w0, [sp, #8]
  4038cc:	add	x0, sp, #0x3e0
  4038d0:	str	x0, [sp]
  4038d4:	adrp	x0, 409000 <ferror@plt+0x7100>
  4038d8:	add	x2, x0, #0x320
  4038dc:	mov	x1, #0x200                 	// #512
  4038e0:	mov	x0, x8
  4038e4:	bl	401b70 <snprintf@plt>
  4038e8:	str	w0, [sp, #1072]
  4038ec:	b	403960 <ferror@plt+0x1a60>
  4038f0:	ldr	x0, [sp, #104]
  4038f4:	ldr	w3, [x0, #4]
  4038f8:	ldr	x0, [sp, #96]
  4038fc:	add	x4, x0, #0x2c
  403900:	ldr	x0, [sp, #1056]
  403904:	ldr	w6, [x0, #8]
  403908:	ldr	x0, [sp, #1056]
  40390c:	ldr	w7, [x0, #8]
  403910:	ldr	x0, [sp, #1056]
  403914:	ldr	w0, [x0, #16]
  403918:	ldr	x1, [sp, #1056]
  40391c:	ldr	w1, [x1, #16]
  403920:	add	x5, sp, #0x178
  403924:	add	x8, sp, #0x1a0
  403928:	add	x2, sp, #0x3a0
  40392c:	str	x2, [sp, #32]
  403930:	add	x2, sp, #0x3c0
  403934:	str	x2, [sp, #24]
  403938:	str	w1, [sp, #16]
  40393c:	str	w0, [sp, #8]
  403940:	add	x0, sp, #0x3e0
  403944:	str	x0, [sp]
  403948:	adrp	x0, 409000 <ferror@plt+0x7100>
  40394c:	add	x2, x0, #0x350
  403950:	mov	x1, #0x200                 	// #512
  403954:	mov	x0, x8
  403958:	bl	401b70 <snprintf@plt>
  40395c:	str	w0, [sp, #1072]
  403960:	add	x0, sp, #0x1a0
  403964:	bl	402fb0 <ferror@plt+0x10b0>
  403968:	add	x0, sp, #0x1a0
  40396c:	str	x0, [sp, #1080]
  403970:	b	4039a8 <ferror@plt+0x1aa8>
  403974:	ldr	x0, [sp, #1080]
  403978:	ldrsb	w0, [x0]
  40397c:	mov	w3, w0
  403980:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  403984:	add	x0, x0, #0x328
  403988:	ldr	x0, [x0]
  40398c:	mov	w2, #0x2a                  	// #42
  403990:	mov	x1, x0
  403994:	mov	w0, w3
  403998:	bl	402640 <ferror@plt+0x740>
  40399c:	ldr	x0, [sp, #1080]
  4039a0:	add	x0, x0, #0x1
  4039a4:	str	x0, [sp, #1080]
  4039a8:	ldr	x0, [sp, #1080]
  4039ac:	ldrsb	w0, [x0]
  4039b0:	cmp	w0, #0x0
  4039b4:	b.ne	403974 <ferror@plt+0x1a74>  // b.any
  4039b8:	ldr	w0, [sp, #1072]
  4039bc:	cmp	w0, #0x0
  4039c0:	b.lt	4039d0 <ferror@plt+0x1ad0>  // b.tstop
  4039c4:	ldr	w0, [sp, #1072]
  4039c8:	cmp	w0, #0x1ff
  4039cc:	b.ls	4039d8 <ferror@plt+0x1ad8>  // b.plast
  4039d0:	mov	w0, #0xa                   	// #10
  4039d4:	bl	401ea0 <putchar@plt>
  4039d8:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  4039dc:	add	x0, x0, #0x340
  4039e0:	ldr	w0, [x0]
  4039e4:	add	w1, w0, #0x1
  4039e8:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  4039ec:	add	x0, x0, #0x340
  4039f0:	str	w1, [x0]
  4039f4:	ldr	x0, [sp, #104]
  4039f8:	ldr	w0, [x0, #12]
  4039fc:	cmp	w0, #0x0
  403a00:	b.eq	403a28 <ferror@plt+0x1b28>  // b.none
  403a04:	ldr	x0, [sp, #104]
  403a08:	ldr	w1, [x0, #12]
  403a0c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  403a10:	add	x0, x0, #0x340
  403a14:	ldr	w0, [x0]
  403a18:	cmp	w1, w0
  403a1c:	b.hi	403a28 <ferror@plt+0x1b28>  // b.pmore
  403a20:	mov	w0, #0x1                   	// #1
  403a24:	b	403a2c <ferror@plt+0x1b2c>
  403a28:	mov	w0, #0x0                   	// #0
  403a2c:	ldp	x29, x30, [sp, #64]
  403a30:	add	sp, sp, #0x440
  403a34:	ret
  403a38:	stp	x29, x30, [sp, #-64]!
  403a3c:	mov	x29, sp
  403a40:	str	x19, [sp, #16]
  403a44:	str	x0, [sp, #40]
  403a48:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  403a4c:	add	x0, x0, #0x328
  403a50:	ldr	x0, [x0]
  403a54:	str	x0, [sp, #56]
  403a58:	adrp	x0, 409000 <ferror@plt+0x7100>
  403a5c:	add	x0, x0, #0x378
  403a60:	bl	401ec0 <gettext@plt>
  403a64:	ldr	x1, [sp, #56]
  403a68:	bl	401a40 <fputs@plt>
  403a6c:	adrp	x0, 409000 <ferror@plt+0x7100>
  403a70:	add	x0, x0, #0x388
  403a74:	bl	401ec0 <gettext@plt>
  403a78:	mov	x1, x0
  403a7c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  403a80:	add	x0, x0, #0x330
  403a84:	ldr	x0, [x0]
  403a88:	mov	x2, x0
  403a8c:	ldr	x0, [sp, #56]
  403a90:	bl	401ed0 <fprintf@plt>
  403a94:	ldr	x1, [sp, #56]
  403a98:	mov	w0, #0xa                   	// #10
  403a9c:	bl	401b20 <fputc@plt>
  403aa0:	adrp	x0, 409000 <ferror@plt+0x7100>
  403aa4:	add	x0, x0, #0x3b8
  403aa8:	bl	401ec0 <gettext@plt>
  403aac:	ldr	x1, [sp, #56]
  403ab0:	bl	401a40 <fputs@plt>
  403ab4:	adrp	x0, 409000 <ferror@plt+0x7100>
  403ab8:	add	x0, x0, #0x3e8
  403abc:	bl	401ec0 <gettext@plt>
  403ac0:	ldr	x1, [sp, #56]
  403ac4:	bl	401a40 <fputs@plt>
  403ac8:	adrp	x0, 409000 <ferror@plt+0x7100>
  403acc:	add	x0, x0, #0x3f8
  403ad0:	bl	401ec0 <gettext@plt>
  403ad4:	ldr	x1, [sp, #56]
  403ad8:	bl	401a40 <fputs@plt>
  403adc:	adrp	x0, 409000 <ferror@plt+0x7100>
  403ae0:	add	x0, x0, #0x428
  403ae4:	bl	401ec0 <gettext@plt>
  403ae8:	ldr	x1, [sp, #56]
  403aec:	bl	401a40 <fputs@plt>
  403af0:	adrp	x0, 409000 <ferror@plt+0x7100>
  403af4:	add	x0, x0, #0x468
  403af8:	bl	401ec0 <gettext@plt>
  403afc:	ldr	x1, [sp, #56]
  403b00:	bl	401a40 <fputs@plt>
  403b04:	adrp	x0, 409000 <ferror@plt+0x7100>
  403b08:	add	x0, x0, #0x4b0
  403b0c:	bl	401ec0 <gettext@plt>
  403b10:	mov	x1, x0
  403b14:	ldr	x0, [sp, #40]
  403b18:	ldrb	w0, [x0]
  403b1c:	and	w0, w0, #0x1
  403b20:	and	w0, w0, #0xff
  403b24:	cmp	w0, #0x0
  403b28:	b.eq	403b38 <ferror@plt+0x1c38>  // b.none
  403b2c:	adrp	x0, 409000 <ferror@plt+0x7100>
  403b30:	add	x0, x0, #0x4f0
  403b34:	b	403b40 <ferror@plt+0x1c40>
  403b38:	adrp	x0, 409000 <ferror@plt+0x7100>
  403b3c:	add	x0, x0, #0x500
  403b40:	mov	x2, x0
  403b44:	ldr	x0, [sp, #56]
  403b48:	bl	401ed0 <fprintf@plt>
  403b4c:	adrp	x0, 409000 <ferror@plt+0x7100>
  403b50:	add	x0, x0, #0x510
  403b54:	bl	401ec0 <gettext@plt>
  403b58:	ldr	x1, [sp, #56]
  403b5c:	bl	401a40 <fputs@plt>
  403b60:	adrp	x0, 409000 <ferror@plt+0x7100>
  403b64:	add	x0, x0, #0x558
  403b68:	bl	401ec0 <gettext@plt>
  403b6c:	ldr	x1, [sp, #56]
  403b70:	bl	401a40 <fputs@plt>
  403b74:	adrp	x0, 409000 <ferror@plt+0x7100>
  403b78:	add	x0, x0, #0x5a0
  403b7c:	bl	401ec0 <gettext@plt>
  403b80:	ldr	x1, [sp, #56]
  403b84:	bl	401a40 <fputs@plt>
  403b88:	adrp	x0, 409000 <ferror@plt+0x7100>
  403b8c:	add	x0, x0, #0x5d0
  403b90:	bl	401ec0 <gettext@plt>
  403b94:	ldr	x1, [sp, #56]
  403b98:	bl	401a40 <fputs@plt>
  403b9c:	adrp	x0, 409000 <ferror@plt+0x7100>
  403ba0:	add	x0, x0, #0x608
  403ba4:	bl	401ec0 <gettext@plt>
  403ba8:	ldr	x1, [sp, #56]
  403bac:	bl	401a40 <fputs@plt>
  403bb0:	adrp	x0, 409000 <ferror@plt+0x7100>
  403bb4:	add	x0, x0, #0x650
  403bb8:	bl	401ec0 <gettext@plt>
  403bbc:	ldr	x1, [sp, #56]
  403bc0:	bl	401a40 <fputs@plt>
  403bc4:	adrp	x0, 409000 <ferror@plt+0x7100>
  403bc8:	add	x0, x0, #0x698
  403bcc:	bl	401ec0 <gettext@plt>
  403bd0:	ldr	x1, [sp, #56]
  403bd4:	bl	401a40 <fputs@plt>
  403bd8:	adrp	x0, 409000 <ferror@plt+0x7100>
  403bdc:	add	x0, x0, #0x6e0
  403be0:	bl	401ec0 <gettext@plt>
  403be4:	ldr	x1, [sp, #56]
  403be8:	bl	401a40 <fputs@plt>
  403bec:	adrp	x0, 409000 <ferror@plt+0x7100>
  403bf0:	add	x0, x0, #0x720
  403bf4:	bl	401ec0 <gettext@plt>
  403bf8:	ldr	x1, [sp, #56]
  403bfc:	bl	401a40 <fputs@plt>
  403c00:	adrp	x0, 409000 <ferror@plt+0x7100>
  403c04:	add	x0, x0, #0x770
  403c08:	bl	401ec0 <gettext@plt>
  403c0c:	ldr	x1, [sp, #56]
  403c10:	bl	401a40 <fputs@plt>
  403c14:	ldr	x1, [sp, #56]
  403c18:	mov	w0, #0xa                   	// #10
  403c1c:	bl	401b20 <fputc@plt>
  403c20:	adrp	x0, 409000 <ferror@plt+0x7100>
  403c24:	add	x0, x0, #0x7f0
  403c28:	bl	401ec0 <gettext@plt>
  403c2c:	mov	x19, x0
  403c30:	adrp	x0, 409000 <ferror@plt+0x7100>
  403c34:	add	x0, x0, #0x808
  403c38:	bl	401ec0 <gettext@plt>
  403c3c:	mov	x4, x0
  403c40:	adrp	x0, 409000 <ferror@plt+0x7100>
  403c44:	add	x3, x0, #0x818
  403c48:	mov	x2, x19
  403c4c:	adrp	x0, 409000 <ferror@plt+0x7100>
  403c50:	add	x1, x0, #0x828
  403c54:	adrp	x0, 409000 <ferror@plt+0x7100>
  403c58:	add	x0, x0, #0x838
  403c5c:	bl	401e70 <printf@plt>
  403c60:	adrp	x0, 409000 <ferror@plt+0x7100>
  403c64:	add	x0, x0, #0x850
  403c68:	bl	401ec0 <gettext@plt>
  403c6c:	mov	x2, x0
  403c70:	adrp	x0, 409000 <ferror@plt+0x7100>
  403c74:	add	x1, x0, #0x870
  403c78:	mov	x0, x2
  403c7c:	bl	401e70 <printf@plt>
  403c80:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  403c84:	add	x0, x0, #0x310
  403c88:	ldr	x0, [x0]
  403c8c:	ldr	x1, [sp, #56]
  403c90:	cmp	x1, x0
  403c94:	cset	w0, eq  // eq = none
  403c98:	and	w0, w0, #0xff
  403c9c:	bl	401a50 <exit@plt>
  403ca0:	stp	x29, x30, [sp, #-240]!
  403ca4:	mov	x29, sp
  403ca8:	str	x0, [sp, #24]
  403cac:	str	x1, [sp, #16]
  403cb0:	str	wzr, [sp, #236]
  403cb4:	ldr	x0, [sp, #16]
  403cb8:	ldr	x1, [x0, #344]
  403cbc:	ldr	x0, [sp, #24]
  403cc0:	ldr	x0, [x0, #24]
  403cc4:	cmp	x1, x0
  403cc8:	b.ge	403cd4 <ferror@plt+0x1dd4>  // b.tcont
  403ccc:	mov	w0, #0x1                   	// #1
  403cd0:	b	403e18 <ferror@plt+0x1f18>
  403cd4:	ldr	x0, [sp, #16]
  403cd8:	strb	wzr, [x0, #75]
  403cdc:	ldr	x0, [sp, #16]
  403ce0:	add	x0, x0, #0x2c
  403ce4:	bl	401c70 <getpwnam@plt>
  403ce8:	str	x0, [sp, #224]
  403cec:	ldr	x0, [sp, #224]
  403cf0:	cmp	x0, #0x0
  403cf4:	b.ne	403d00 <ferror@plt+0x1e00>  // b.any
  403cf8:	mov	w0, #0x1                   	// #1
  403cfc:	b	403e18 <ferror@plt+0x1f18>
  403d00:	ldr	x0, [sp, #16]
  403d04:	ldr	w0, [x0, #4]
  403d08:	add	x3, sp, #0xa8
  403d0c:	mov	w2, w0
  403d10:	adrp	x0, 409000 <ferror@plt+0x7100>
  403d14:	add	x1, x0, #0x878
  403d18:	mov	x0, x3
  403d1c:	bl	401ae0 <sprintf@plt>
  403d20:	add	x0, sp, #0xa8
  403d24:	mov	w1, #0x4                   	// #4
  403d28:	bl	401d00 <access@plt>
  403d2c:	cmp	w0, #0x0
  403d30:	b.ne	403dbc <ferror@plt+0x1ebc>  // b.any
  403d34:	str	xzr, [sp, #216]
  403d38:	add	x2, sp, #0xa8
  403d3c:	adrp	x0, 409000 <ferror@plt+0x7100>
  403d40:	add	x1, x0, #0x890
  403d44:	mov	x0, x2
  403d48:	bl	401bd0 <fopen@plt>
  403d4c:	str	x0, [sp, #216]
  403d50:	ldr	x0, [sp, #216]
  403d54:	cmp	x0, #0x0
  403d58:	b.ne	403d64 <ferror@plt+0x1e64>  // b.any
  403d5c:	mov	w0, #0x1                   	// #1
  403d60:	b	403e18 <ferror@plt+0x1f18>
  403d64:	add	x0, sp, #0xa4
  403d68:	mov	x2, x0
  403d6c:	adrp	x0, 409000 <ferror@plt+0x7100>
  403d70:	add	x1, x0, #0x898
  403d74:	ldr	x0, [sp, #216]
  403d78:	bl	401c00 <__isoc99_fscanf@plt>
  403d7c:	cmp	w0, #0x1
  403d80:	b.eq	403d8c <ferror@plt+0x1e8c>  // b.none
  403d84:	mov	w0, #0x1                   	// #1
  403d88:	str	w0, [sp, #236]
  403d8c:	ldr	x0, [sp, #216]
  403d90:	bl	401bc0 <fclose@plt>
  403d94:	ldr	w0, [sp, #236]
  403d98:	cmp	w0, #0x0
  403d9c:	b.ne	403e14 <ferror@plt+0x1f14>  // b.any
  403da0:	ldr	x0, [sp, #224]
  403da4:	ldr	w1, [x0, #16]
  403da8:	ldr	w0, [sp, #164]
  403dac:	cmp	w1, w0
  403db0:	b.eq	403e14 <ferror@plt+0x1f14>  // b.none
  403db4:	mov	w0, #0x1                   	// #1
  403db8:	b	403e18 <ferror@plt+0x1f18>
  403dbc:	ldr	x0, [sp, #16]
  403dc0:	add	x0, x0, #0x8
  403dc4:	add	x3, sp, #0xa8
  403dc8:	mov	x2, x0
  403dcc:	adrp	x0, 409000 <ferror@plt+0x7100>
  403dd0:	add	x1, x0, #0x8a0
  403dd4:	mov	x0, x3
  403dd8:	bl	401ae0 <sprintf@plt>
  403ddc:	add	x1, sp, #0x20
  403de0:	add	x0, sp, #0xa8
  403de4:	bl	409048 <ferror@plt+0x7148>
  403de8:	cmp	w0, #0x0
  403dec:	b.eq	403df8 <ferror@plt+0x1ef8>  // b.none
  403df0:	mov	w0, #0x1                   	// #1
  403df4:	b	403e18 <ferror@plt+0x1f18>
  403df8:	ldr	x0, [sp, #224]
  403dfc:	ldr	w1, [x0, #16]
  403e00:	ldr	w0, [sp, #56]
  403e04:	cmp	w1, w0
  403e08:	b.eq	403e14 <ferror@plt+0x1f14>  // b.none
  403e0c:	mov	w0, #0x1                   	// #1
  403e10:	b	403e18 <ferror@plt+0x1f18>
  403e14:	ldr	w0, [sp, #236]
  403e18:	ldp	x29, x30, [sp], #240
  403e1c:	ret
  403e20:	sub	sp, sp, #0x2d0
  403e24:	stp	x29, x30, [sp]
  403e28:	mov	x29, sp
  403e2c:	str	x19, [sp, #16]
  403e30:	str	x0, [sp, #40]
  403e34:	str	x1, [sp, #32]
  403e38:	str	xzr, [sp, #712]
  403e3c:	str	xzr, [sp, #696]
  403e40:	str	xzr, [sp, #688]
  403e44:	str	wzr, [sp, #684]
  403e48:	str	wzr, [sp, #84]
  403e4c:	str	wzr, [sp, #676]
  403e50:	add	x0, sp, #0xe0
  403e54:	bl	401be0 <time@plt>
  403e58:	ldr	x0, [sp, #224]
  403e5c:	str	x0, [sp, #688]
  403e60:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  403e64:	add	x0, x0, #0x350
  403e68:	ldr	x1, [sp, #688]
  403e6c:	str	x1, [x0]
  403e70:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  403e74:	add	x0, x0, #0x350
  403e78:	ldr	x1, [x0]
  403e7c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  403e80:	add	x0, x0, #0x348
  403e84:	str	x1, [x0]
  403e88:	adrp	x0, 402000 <ferror@plt+0x100>
  403e8c:	add	x1, x0, #0xc94
  403e90:	mov	w0, #0x2                   	// #2
  403e94:	bl	401bb0 <signal@plt>
  403e98:	adrp	x0, 402000 <ferror@plt+0x100>
  403e9c:	add	x1, x0, #0xcc8
  403ea0:	mov	w0, #0x3                   	// #3
  403ea4:	bl	401bb0 <signal@plt>
  403ea8:	adrp	x0, 409000 <ferror@plt+0x7100>
  403eac:	add	x1, x0, #0x890
  403eb0:	ldr	x0, [sp, #32]
  403eb4:	bl	401bd0 <fopen@plt>
  403eb8:	str	x0, [sp, #664]
  403ebc:	ldr	x0, [sp, #664]
  403ec0:	cmp	x0, #0x0
  403ec4:	b.ne	403ee4 <ferror@plt+0x1fe4>  // b.any
  403ec8:	adrp	x0, 409000 <ferror@plt+0x7100>
  403ecc:	add	x0, x0, #0x8a8
  403ed0:	bl	401ec0 <gettext@plt>
  403ed4:	ldr	x2, [sp, #32]
  403ed8:	mov	x1, x0
  403edc:	mov	w0, #0x1                   	// #1
  403ee0:	bl	401ee0 <err@plt>
  403ee4:	mov	x3, #0x4000                	// #16384
  403ee8:	mov	w2, #0x0                   	// #0
  403eec:	mov	x1, #0x0                   	// #0
  403ef0:	ldr	x0, [sp, #664]
  403ef4:	bl	401b50 <setvbuf@plt>
  403ef8:	add	x0, sp, #0xe8
  403efc:	ldr	x3, [sp, #32]
  403f00:	mov	x2, #0x0                   	// #0
  403f04:	mov	x1, x0
  403f08:	ldr	x0, [sp, #664]
  403f0c:	bl	4028dc <ferror@plt+0x9dc>
  403f10:	cmp	w0, #0x1
  403f14:	b.ne	403f24 <ferror@plt+0x2024>  // b.any
  403f18:	ldr	x0, [sp, #576]
  403f1c:	str	x0, [sp, #216]
  403f20:	b	403f74 <ferror@plt+0x2074>
  403f24:	ldr	x0, [sp, #664]
  403f28:	bl	401b90 <fileno@plt>
  403f2c:	mov	w2, w0
  403f30:	add	x0, sp, #0x58
  403f34:	mov	x1, x0
  403f38:	mov	w0, w2
  403f3c:	bl	409058 <ferror@plt+0x7158>
  403f40:	cmp	w0, #0x0
  403f44:	b.eq	403f64 <ferror@plt+0x2064>  // b.none
  403f48:	adrp	x0, 409000 <ferror@plt+0x7100>
  403f4c:	add	x0, x0, #0x8b8
  403f50:	bl	401ec0 <gettext@plt>
  403f54:	ldr	x2, [sp, #32]
  403f58:	mov	x1, x0
  403f5c:	mov	w0, #0x1                   	// #1
  403f60:	bl	401ee0 <err@plt>
  403f64:	ldr	x0, [sp, #192]
  403f68:	str	x0, [sp, #216]
  403f6c:	mov	w0, #0x1                   	// #1
  403f70:	str	w0, [sp, #84]
  403f74:	ldr	x3, [sp, #32]
  403f78:	mov	x2, #0x0                   	// #0
  403f7c:	mov	x1, #0x0                   	// #0
  403f80:	ldr	x0, [sp, #664]
  403f84:	bl	4028dc <ferror@plt+0x9dc>
  403f88:	b	40464c <ferror@plt+0x274c>
  403f8c:	add	x1, sp, #0x54
  403f90:	add	x0, sp, #0xe8
  403f94:	ldr	x3, [sp, #32]
  403f98:	mov	x2, x1
  403f9c:	mov	x1, x0
  403fa0:	ldr	x0, [sp, #664]
  403fa4:	bl	4028dc <ferror@plt+0x9dc>
  403fa8:	cmp	w0, #0x1
  403fac:	b.ne	40465c <ferror@plt+0x275c>  // b.any
  403fb0:	ldr	x0, [sp, #40]
  403fb4:	ldr	x0, [x0, #40]
  403fb8:	cmp	x0, #0x0
  403fbc:	b.eq	403fd8 <ferror@plt+0x20d8>  // b.none
  403fc0:	ldr	x1, [sp, #576]
  403fc4:	ldr	x0, [sp, #40]
  403fc8:	ldr	x0, [x0, #40]
  403fcc:	cmp	x1, x0
  403fd0:	b.ge	403fd8 <ferror@plt+0x20d8>  // b.tcont
  403fd4:	b	40464c <ferror@plt+0x274c>
  403fd8:	ldr	x0, [sp, #40]
  403fdc:	ldr	x0, [x0, #48]
  403fe0:	cmp	x0, #0x0
  403fe4:	b.eq	404000 <ferror@plt+0x2100>  // b.none
  403fe8:	ldr	x0, [sp, #40]
  403fec:	ldr	x1, [x0, #48]
  403ff0:	ldr	x0, [sp, #576]
  403ff4:	cmp	x1, x0
  403ff8:	b.ge	404000 <ferror@plt+0x2100>  // b.tcont
  403ffc:	b	40464c <ferror@plt+0x274c>
  404000:	ldr	x1, [sp, #576]
  404004:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  404008:	add	x0, x0, #0x348
  40400c:	str	x1, [x0]
  404010:	ldr	x0, [sp, #40]
  404014:	ldrb	w0, [x0]
  404018:	and	w0, w0, #0x1
  40401c:	and	w0, w0, #0xff
  404020:	cmp	w0, #0x0
  404024:	b.eq	40404c <ferror@plt+0x214c>  // b.none
  404028:	ldr	x1, [sp, #576]
  40402c:	add	x0, sp, #0xe8
  404030:	mov	w3, #0x3                   	// #3
  404034:	mov	x2, x1
  404038:	mov	x1, x0
  40403c:	ldr	x0, [sp, #40]
  404040:	bl	403078 <ferror@plt+0x1178>
  404044:	str	w0, [sp, #84]
  404048:	b	40464c <ferror@plt+0x274c>
  40404c:	ldrb	w1, [sp, #240]
  404050:	adrp	x0, 409000 <ferror@plt+0x7100>
  404054:	add	x0, x0, #0x8d0
  404058:	ldrb	w0, [x0]
  40405c:	sub	w0, w1, w0
  404060:	cmp	w0, #0x0
  404064:	b.ne	4040f8 <ferror@plt+0x21f8>  // b.any
  404068:	add	x0, sp, #0xe8
  40406c:	add	x3, x0, #0x2c
  404070:	mov	x2, #0x8                   	// #8
  404074:	adrp	x0, 409000 <ferror@plt+0x7100>
  404078:	add	x1, x0, #0x8d8
  40407c:	mov	x0, x3
  404080:	bl	401c10 <strncmp@plt>
  404084:	cmp	w0, #0x0
  404088:	b.ne	404098 <ferror@plt+0x2198>  // b.any
  40408c:	mov	w0, #0xfe                  	// #254
  404090:	strh	w0, [sp, #232]
  404094:	b	4041a0 <ferror@plt+0x22a0>
  404098:	add	x0, sp, #0xe8
  40409c:	add	x3, x0, #0x2c
  4040a0:	mov	x2, #0x6                   	// #6
  4040a4:	adrp	x0, 409000 <ferror@plt+0x7100>
  4040a8:	add	x1, x0, #0x8e8
  4040ac:	mov	x0, x3
  4040b0:	bl	401c10 <strncmp@plt>
  4040b4:	cmp	w0, #0x0
  4040b8:	b.ne	4040c8 <ferror@plt+0x21c8>  // b.any
  4040bc:	mov	w0, #0x2                   	// #2
  4040c0:	strh	w0, [sp, #232]
  4040c4:	b	4041a0 <ferror@plt+0x22a0>
  4040c8:	add	x0, sp, #0xe8
  4040cc:	add	x3, x0, #0x2c
  4040d0:	mov	x2, #0x8                   	// #8
  4040d4:	adrp	x0, 409000 <ferror@plt+0x7100>
  4040d8:	add	x1, x0, #0x8f0
  4040dc:	mov	x0, x3
  4040e0:	bl	401c10 <strncmp@plt>
  4040e4:	cmp	w0, #0x0
  4040e8:	b.ne	4041a0 <ferror@plt+0x22a0>  // b.any
  4040ec:	mov	w0, #0x1                   	// #1
  4040f0:	strh	w0, [sp, #232]
  4040f4:	b	4041a0 <ferror@plt+0x22a0>
  4040f8:	ldrsh	w0, [sp, #232]
  4040fc:	cmp	w0, #0x8
  404100:	b.eq	404144 <ferror@plt+0x2244>  // b.none
  404104:	ldrsb	w0, [sp, #276]
  404108:	cmp	w0, #0x0
  40410c:	b.eq	404144 <ferror@plt+0x2244>  // b.none
  404110:	ldrsb	w0, [sp, #240]
  404114:	cmp	w0, #0x0
  404118:	b.eq	404144 <ferror@plt+0x2244>  // b.none
  40411c:	add	x0, sp, #0xe8
  404120:	add	x2, x0, #0x2c
  404124:	adrp	x0, 409000 <ferror@plt+0x7100>
  404128:	add	x1, x0, #0x900
  40412c:	mov	x0, x2
  404130:	bl	401d40 <strcmp@plt>
  404134:	cmp	w0, #0x0
  404138:	b.eq	404144 <ferror@plt+0x2244>  // b.none
  40413c:	mov	w0, #0x7                   	// #7
  404140:	strh	w0, [sp, #232]
  404144:	ldrsb	w0, [sp, #276]
  404148:	cmp	w0, #0x0
  40414c:	b.ne	404158 <ferror@plt+0x2258>  // b.any
  404150:	mov	w0, #0x8                   	// #8
  404154:	strh	w0, [sp, #232]
  404158:	add	x0, sp, #0xe8
  40415c:	add	x2, x0, #0x2c
  404160:	adrp	x0, 409000 <ferror@plt+0x7100>
  404164:	add	x1, x0, #0x908
  404168:	mov	x0, x2
  40416c:	bl	401d40 <strcmp@plt>
  404170:	cmp	w0, #0x0
  404174:	b.ne	4041a0 <ferror@plt+0x22a0>  // b.any
  404178:	ldrsb	w0, [sp, #240]
  40417c:	cmp	w0, #0x7c
  404180:	b.ne	40418c <ferror@plt+0x228c>  // b.any
  404184:	mov	w0, #0x4                   	// #4
  404188:	strh	w0, [sp, #232]
  40418c:	ldrsb	w0, [sp, #240]
  404190:	cmp	w0, #0x7b
  404194:	b.ne	4041a0 <ferror@plt+0x22a0>  // b.any
  404198:	mov	w0, #0x3                   	// #3
  40419c:	strh	w0, [sp, #232]
  4041a0:	ldrsh	w0, [sp, #232]
  4041a4:	cmp	w0, #0xfe
  4041a8:	b.eq	404228 <ferror@plt+0x2328>  // b.none
  4041ac:	cmp	w0, #0xfe
  4041b0:	b.gt	4045b4 <ferror@plt+0x26b4>
  4041b4:	cmp	w0, #0x9
  4041b8:	b.eq	4045cc <ferror@plt+0x26cc>  // b.none
  4041bc:	cmp	w0, #0x9
  4041c0:	b.gt	4045b4 <ferror@plt+0x26b4>
  4041c4:	cmp	w0, #0x8
  4041c8:	b.eq	404554 <ferror@plt+0x2654>  // b.none
  4041cc:	cmp	w0, #0x8
  4041d0:	b.gt	4045b4 <ferror@plt+0x26b4>
  4041d4:	cmp	w0, #0x7
  4041d8:	b.eq	4043fc <ferror@plt+0x24fc>  // b.none
  4041dc:	cmp	w0, #0x7
  4041e0:	b.gt	4045b4 <ferror@plt+0x26b4>
  4041e4:	cmp	w0, #0x6
  4041e8:	b.gt	4045b4 <ferror@plt+0x26b4>
  4041ec:	cmp	w0, #0x5
  4041f0:	b.ge	4045cc <ferror@plt+0x26cc>  // b.tcont
  4041f4:	cmp	w0, #0x4
  4041f8:	b.gt	4045b4 <ferror@plt+0x26b4>
  4041fc:	cmp	w0, #0x3
  404200:	b.ge	40429c <ferror@plt+0x239c>  // b.tcont
  404204:	cmp	w0, #0x2
  404208:	b.eq	40430c <ferror@plt+0x240c>  // b.none
  40420c:	cmp	w0, #0x2
  404210:	b.gt	4045b4 <ferror@plt+0x26b4>
  404214:	cmp	w0, #0x0
  404218:	b.eq	4045cc <ferror@plt+0x26cc>  // b.none
  40421c:	cmp	w0, #0x1
  404220:	b.eq	404364 <ferror@plt+0x2464>  // b.none
  404224:	b	4045b4 <ferror@plt+0x26b4>
  404228:	ldr	x0, [sp, #40]
  40422c:	ldrb	w0, [x0]
  404230:	and	w0, w0, #0x2
  404234:	and	w0, w0, #0xff
  404238:	cmp	w0, #0x0
  40423c:	b.eq	404280 <ferror@plt+0x2380>  // b.none
  404240:	add	x0, sp, #0xe8
  404244:	add	x2, x0, #0x8
  404248:	adrp	x0, 409000 <ferror@plt+0x7100>
  40424c:	add	x1, x0, #0x910
  404250:	mov	x0, x2
  404254:	ldr	x2, [x1]
  404258:	str	x2, [x0]
  40425c:	ldr	w1, [x1, #8]
  404260:	str	w1, [x0, #8]
  404264:	add	x0, sp, #0xe8
  404268:	mov	w3, #0x3                   	// #3
  40426c:	ldr	x2, [sp, #696]
  404270:	mov	x1, x0
  404274:	ldr	x0, [sp, #40]
  404278:	bl	403078 <ferror@plt+0x1178>
  40427c:	str	w0, [sp, #84]
  404280:	ldr	x0, [sp, #576]
  404284:	str	x0, [sp, #688]
  404288:	ldr	x0, [sp, #688]
  40428c:	str	x0, [sp, #224]
  404290:	mov	w0, #0x1                   	// #1
  404294:	str	w0, [sp, #676]
  404298:	b	4045e0 <ferror@plt+0x26e0>
  40429c:	ldr	x0, [sp, #40]
  4042a0:	ldrb	w0, [x0]
  4042a4:	and	w0, w0, #0x2
  4042a8:	and	w0, w0, #0xff
  4042ac:	cmp	w0, #0x0
  4042b0:	b.eq	4045d4 <ferror@plt+0x26d4>  // b.none
  4042b4:	ldrsh	w0, [sp, #232]
  4042b8:	cmp	w0, #0x3
  4042bc:	b.ne	4042cc <ferror@plt+0x23cc>  // b.any
  4042c0:	adrp	x0, 409000 <ferror@plt+0x7100>
  4042c4:	add	x0, x0, #0x920
  4042c8:	b	4042d4 <ferror@plt+0x23d4>
  4042cc:	adrp	x0, 409000 <ferror@plt+0x7100>
  4042d0:	add	x0, x0, #0x930
  4042d4:	add	x1, sp, #0xe8
  4042d8:	add	x2, x1, #0x8
  4042dc:	mov	x1, x0
  4042e0:	mov	x0, x2
  4042e4:	bl	401e20 <strcpy@plt>
  4042e8:	ldr	x1, [sp, #224]
  4042ec:	add	x0, sp, #0xe8
  4042f0:	mov	w3, #0x7                   	// #7
  4042f4:	mov	x2, x1
  4042f8:	mov	x1, x0
  4042fc:	ldr	x0, [sp, #40]
  404300:	bl	403078 <ferror@plt+0x1178>
  404304:	str	w0, [sp, #84]
  404308:	b	4045d4 <ferror@plt+0x26d4>
  40430c:	add	x0, sp, #0xe8
  404310:	add	x2, x0, #0x8
  404314:	adrp	x0, 409000 <ferror@plt+0x7100>
  404318:	add	x1, x0, #0x940
  40431c:	mov	x0, x2
  404320:	ldr	x2, [x1]
  404324:	str	x2, [x0]
  404328:	ldr	w1, [x1, #8]
  40432c:	str	w1, [x0, #8]
  404330:	ldr	x1, [sp, #224]
  404334:	add	x0, sp, #0xe8
  404338:	mov	w3, #0x5                   	// #5
  40433c:	mov	x2, x1
  404340:	mov	x1, x0
  404344:	ldr	x0, [sp, #40]
  404348:	bl	403078 <ferror@plt+0x1178>
  40434c:	str	w0, [sp, #84]
  404350:	ldr	x0, [sp, #576]
  404354:	str	x0, [sp, #696]
  404358:	mov	w0, #0x1                   	// #1
  40435c:	str	w0, [sp, #676]
  404360:	b	4045e0 <ferror@plt+0x26e0>
  404364:	ldr	w0, [sp, #236]
  404368:	and	w0, w0, #0xff
  40436c:	str	w0, [sp, #652]
  404370:	ldr	x0, [sp, #40]
  404374:	ldrb	w0, [x0]
  404378:	and	w0, w0, #0x2
  40437c:	and	w0, w0, #0xff
  404380:	cmp	w0, #0x0
  404384:	b.eq	4043c0 <ferror@plt+0x24c0>  // b.none
  404388:	add	x0, sp, #0xe8
  40438c:	add	x3, x0, #0x8
  404390:	ldr	w2, [sp, #652]
  404394:	adrp	x0, 409000 <ferror@plt+0x7100>
  404398:	add	x1, x0, #0x950
  40439c:	mov	x0, x3
  4043a0:	bl	401ae0 <sprintf@plt>
  4043a4:	add	x0, sp, #0xe8
  4043a8:	mov	w3, #0x3                   	// #3
  4043ac:	ldr	x2, [sp, #688]
  4043b0:	mov	x1, x0
  4043b4:	ldr	x0, [sp, #40]
  4043b8:	bl	403078 <ferror@plt+0x1178>
  4043bc:	str	w0, [sp, #84]
  4043c0:	ldr	w0, [sp, #652]
  4043c4:	cmp	w0, #0x30
  4043c8:	b.eq	4043d8 <ferror@plt+0x24d8>  // b.none
  4043cc:	ldr	w0, [sp, #652]
  4043d0:	cmp	w0, #0x36
  4043d4:	b.ne	4043f0 <ferror@plt+0x24f0>  // b.any
  4043d8:	ldr	x0, [sp, #576]
  4043dc:	str	x0, [sp, #224]
  4043e0:	mov	w0, #0x1                   	// #1
  4043e4:	str	w0, [sp, #676]
  4043e8:	mov	w0, #0xfe                  	// #254
  4043ec:	strh	w0, [sp, #232]
  4043f0:	ldr	x0, [sp, #576]
  4043f4:	str	x0, [sp, #688]
  4043f8:	b	4045e0 <ferror@plt+0x26e0>
  4043fc:	str	wzr, [sp, #680]
  404400:	ldr	x0, [sp, #712]
  404404:	str	x0, [sp, #704]
  404408:	b	4044e0 <ferror@plt+0x25e0>
  40440c:	ldr	x0, [sp, #704]
  404410:	ldr	x0, [x0, #400]
  404414:	str	x0, [sp, #656]
  404418:	ldr	x0, [sp, #704]
  40441c:	add	x3, x0, #0x8
  404420:	add	x0, sp, #0xe8
  404424:	add	x0, x0, #0x8
  404428:	mov	x2, #0x20                  	// #32
  40442c:	mov	x1, x0
  404430:	mov	x0, x3
  404434:	bl	401c10 <strncmp@plt>
  404438:	cmp	w0, #0x0
  40443c:	b.ne	4044d8 <ferror@plt+0x25d8>  // b.any
  404440:	ldr	w0, [sp, #680]
  404444:	cmp	w0, #0x0
  404448:	b.ne	404478 <ferror@plt+0x2578>  // b.any
  40444c:	ldr	x0, [sp, #704]
  404450:	ldr	x1, [x0, #344]
  404454:	add	x0, sp, #0xe8
  404458:	mov	w3, #0x3                   	// #3
  40445c:	mov	x2, x1
  404460:	mov	x1, x0
  404464:	ldr	x0, [sp, #40]
  404468:	bl	403078 <ferror@plt+0x1178>
  40446c:	str	w0, [sp, #84]
  404470:	mov	w0, #0x1                   	// #1
  404474:	str	w0, [sp, #680]
  404478:	ldr	x0, [sp, #704]
  40447c:	ldr	x0, [x0, #400]
  404480:	cmp	x0, #0x0
  404484:	b.eq	40449c <ferror@plt+0x259c>  // b.none
  404488:	ldr	x0, [sp, #704]
  40448c:	ldr	x0, [x0, #400]
  404490:	ldr	x1, [sp, #704]
  404494:	ldr	x1, [x1, #408]
  404498:	str	x1, [x0, #408]
  40449c:	ldr	x0, [sp, #704]
  4044a0:	ldr	x0, [x0, #408]
  4044a4:	cmp	x0, #0x0
  4044a8:	b.eq	4044c4 <ferror@plt+0x25c4>  // b.none
  4044ac:	ldr	x0, [sp, #704]
  4044b0:	ldr	x0, [x0, #408]
  4044b4:	ldr	x1, [sp, #704]
  4044b8:	ldr	x1, [x1, #400]
  4044bc:	str	x1, [x0, #400]
  4044c0:	b	4044d0 <ferror@plt+0x25d0>
  4044c4:	ldr	x0, [sp, #704]
  4044c8:	ldr	x0, [x0, #400]
  4044cc:	str	x0, [sp, #712]
  4044d0:	ldr	x0, [sp, #704]
  4044d4:	bl	401da0 <free@plt>
  4044d8:	ldr	x0, [sp, #656]
  4044dc:	str	x0, [sp, #704]
  4044e0:	ldr	x0, [sp, #704]
  4044e4:	cmp	x0, #0x0
  4044e8:	b.ne	40440c <ferror@plt+0x250c>  // b.any
  4044ec:	ldr	w0, [sp, #680]
  4044f0:	cmp	w0, #0x0
  4044f4:	b.ne	404554 <ferror@plt+0x2654>  // b.any
  4044f8:	ldr	x0, [sp, #696]
  4044fc:	cmp	x0, #0x0
  404500:	b.ne	404530 <ferror@plt+0x2630>  // b.any
  404504:	mov	w0, #0x4                   	// #4
  404508:	str	w0, [sp, #680]
  40450c:	add	x0, sp, #0xe8
  404510:	mov	x1, x0
  404514:	ldr	x0, [sp, #40]
  404518:	bl	403ca0 <ferror@plt+0x1da0>
  40451c:	cmp	w0, #0x0
  404520:	b.eq	404538 <ferror@plt+0x2638>  // b.none
  404524:	mov	w0, #0x6                   	// #6
  404528:	str	w0, [sp, #680]
  40452c:	b	404538 <ferror@plt+0x2638>
  404530:	ldr	w0, [sp, #684]
  404534:	str	w0, [sp, #680]
  404538:	add	x0, sp, #0xe8
  40453c:	ldr	w3, [sp, #680]
  404540:	ldr	x2, [sp, #696]
  404544:	mov	x1, x0
  404548:	ldr	x0, [sp, #40]
  40454c:	bl	403078 <ferror@plt+0x1178>
  404550:	str	w0, [sp, #84]
  404554:	ldrsb	w0, [sp, #240]
  404558:	cmp	w0, #0x0
  40455c:	b.eq	4045dc <ferror@plt+0x26dc>  // b.none
  404560:	mov	x0, #0x1a0                 	// #416
  404564:	bl	402420 <ferror@plt+0x520>
  404568:	str	x0, [sp, #704]
  40456c:	ldr	x0, [sp, #704]
  404570:	add	x1, sp, #0xe8
  404574:	mov	x2, #0x190                 	// #400
  404578:	bl	401a00 <memcpy@plt>
  40457c:	ldr	x0, [sp, #704]
  404580:	ldr	x1, [sp, #712]
  404584:	str	x1, [x0, #400]
  404588:	ldr	x0, [sp, #704]
  40458c:	str	xzr, [x0, #408]
  404590:	ldr	x0, [sp, #712]
  404594:	cmp	x0, #0x0
  404598:	b.eq	4045a8 <ferror@plt+0x26a8>  // b.none
  40459c:	ldr	x0, [sp, #712]
  4045a0:	ldr	x1, [sp, #704]
  4045a4:	str	x1, [x0, #408]
  4045a8:	ldr	x0, [sp, #704]
  4045ac:	str	x0, [sp, #712]
  4045b0:	b	4045e0 <ferror@plt+0x26e0>
  4045b4:	ldrsh	w0, [sp, #232]
  4045b8:	mov	w1, w0
  4045bc:	adrp	x0, 409000 <ferror@plt+0x7100>
  4045c0:	add	x0, x0, #0x960
  4045c4:	bl	401e30 <warnx@plt>
  4045c8:	b	4045e0 <ferror@plt+0x26e0>
  4045cc:	nop
  4045d0:	b	4045e0 <ferror@plt+0x26e0>
  4045d4:	nop
  4045d8:	b	4045e0 <ferror@plt+0x26e0>
  4045dc:	nop
  4045e0:	ldr	w0, [sp, #676]
  4045e4:	cmp	w0, #0x0
  4045e8:	b.eq	40464c <ferror@plt+0x274c>  // b.none
  4045ec:	ldr	x0, [sp, #576]
  4045f0:	str	x0, [sp, #696]
  4045f4:	ldrsh	w0, [sp, #232]
  4045f8:	cmp	w0, #0xfe
  4045fc:	b.ne	404608 <ferror@plt+0x2708>  // b.any
  404600:	mov	w0, #0x2                   	// #2
  404604:	b	40460c <ferror@plt+0x270c>
  404608:	mov	w0, #0x1                   	// #1
  40460c:	str	w0, [sp, #684]
  404610:	ldr	x0, [sp, #712]
  404614:	str	x0, [sp, #704]
  404618:	b	404638 <ferror@plt+0x2738>
  40461c:	ldr	x0, [sp, #704]
  404620:	ldr	x0, [x0, #400]
  404624:	str	x0, [sp, #656]
  404628:	ldr	x0, [sp, #704]
  40462c:	bl	401da0 <free@plt>
  404630:	ldr	x0, [sp, #656]
  404634:	str	x0, [sp, #704]
  404638:	ldr	x0, [sp, #704]
  40463c:	cmp	x0, #0x0
  404640:	b.ne	40461c <ferror@plt+0x271c>  // b.any
  404644:	str	xzr, [sp, #712]
  404648:	str	wzr, [sp, #676]
  40464c:	ldr	w0, [sp, #84]
  404650:	cmp	w0, #0x0
  404654:	b.eq	403f8c <ferror@plt+0x208c>  // b.none
  404658:	b	404660 <ferror@plt+0x2760>
  40465c:	nop
  404660:	ldr	x0, [sp, #40]
  404664:	ldr	w0, [x0, #64]
  404668:	cmp	w0, #0x0
  40466c:	b.eq	404718 <ferror@plt+0x2818>  // b.none
  404670:	ldr	x0, [sp, #32]
  404674:	bl	402470 <ferror@plt+0x570>
  404678:	str	x0, [sp, #640]
  40467c:	ldr	x0, [sp, #40]
  404680:	ldr	w0, [x0, #64]
  404684:	mov	w1, w0
  404688:	mov	x0, x1
  40468c:	lsl	x0, x0, #1
  404690:	add	x0, x0, x1
  404694:	lsl	x0, x0, #3
  404698:	adrp	x1, 41c000 <ferror@plt+0x1a100>
  40469c:	add	x1, x1, #0x298
  4046a0:	add	x0, x0, x1
  4046a4:	str	x0, [sp, #632]
  4046a8:	ldr	x0, [sp, #632]
  4046ac:	ldr	w0, [x0, #12]
  4046b0:	add	x2, sp, #0xd8
  4046b4:	add	x1, sp, #0x30
  4046b8:	mov	x3, x2
  4046bc:	mov	x2, #0x20                  	// #32
  4046c0:	bl	402e90 <ferror@plt+0xf90>
  4046c4:	cmp	w0, #0x0
  4046c8:	b.ge	4046e4 <ferror@plt+0x27e4>  // b.tcont
  4046cc:	adrp	x0, 409000 <ferror@plt+0x7100>
  4046d0:	add	x0, x0, #0x200
  4046d4:	bl	401ec0 <gettext@plt>
  4046d8:	mov	x1, x0
  4046dc:	mov	w0, #0x1                   	// #1
  4046e0:	bl	401e50 <errx@plt>
  4046e4:	adrp	x0, 409000 <ferror@plt+0x7100>
  4046e8:	add	x0, x0, #0x980
  4046ec:	bl	401ec0 <gettext@plt>
  4046f0:	mov	x19, x0
  4046f4:	ldr	x0, [sp, #640]
  4046f8:	bl	401c90 <__xpg_basename@plt>
  4046fc:	mov	x1, x0
  404700:	add	x0, sp, #0x30
  404704:	mov	x2, x0
  404708:	mov	x0, x19
  40470c:	bl	401e70 <printf@plt>
  404710:	ldr	x0, [sp, #640]
  404714:	bl	401da0 <free@plt>
  404718:	ldr	x0, [sp, #664]
  40471c:	bl	401bc0 <fclose@plt>
  404720:	ldr	x0, [sp, #712]
  404724:	str	x0, [sp, #704]
  404728:	b	404748 <ferror@plt+0x2848>
  40472c:	ldr	x0, [sp, #704]
  404730:	ldr	x0, [x0, #400]
  404734:	str	x0, [sp, #656]
  404738:	ldr	x0, [sp, #704]
  40473c:	bl	401da0 <free@plt>
  404740:	ldr	x0, [sp, #656]
  404744:	str	x0, [sp, #704]
  404748:	ldr	x0, [sp, #704]
  40474c:	cmp	x0, #0x0
  404750:	b.ne	40472c <ferror@plt+0x282c>  // b.any
  404754:	nop
  404758:	nop
  40475c:	ldr	x19, [sp, #16]
  404760:	ldp	x29, x30, [sp]
  404764:	add	sp, sp, #0x2d0
  404768:	ret
  40476c:	stp	x29, x30, [sp, #-176]!
  404770:	mov	x29, sp
  404774:	str	x19, [sp, #16]
  404778:	str	w0, [sp, #44]
  40477c:	str	x1, [sp, #32]
  404780:	stp	xzr, xzr, [sp, #72]
  404784:	stp	xzr, xzr, [sp, #88]
  404788:	stp	xzr, xzr, [sp, #104]
  40478c:	stp	xzr, xzr, [sp, #120]
  404790:	str	xzr, [sp, #136]
  404794:	ldrb	w0, [sp, #72]
  404798:	orr	w0, w0, #0x4
  40479c:	strb	w0, [sp, #72]
  4047a0:	mov	w0, #0x8                   	// #8
  4047a4:	str	w0, [sp, #76]
  4047a8:	mov	w0, #0x10                  	// #16
  4047ac:	str	w0, [sp, #80]
  4047b0:	mov	w0, #0x1                   	// #1
  4047b4:	str	w0, [sp, #136]
  4047b8:	str	xzr, [sp, #168]
  4047bc:	str	xzr, [sp, #152]
  4047c0:	str	xzr, [sp, #56]
  4047c4:	adrp	x0, 409000 <ferror@plt+0x7100>
  4047c8:	add	x1, x0, #0x990
  4047cc:	mov	w0, #0x6                   	// #6
  4047d0:	bl	401ef0 <setlocale@plt>
  4047d4:	adrp	x0, 409000 <ferror@plt+0x7100>
  4047d8:	add	x1, x0, #0x998
  4047dc:	adrp	x0, 409000 <ferror@plt+0x7100>
  4047e0:	add	x0, x0, #0x9b0
  4047e4:	bl	401c20 <bindtextdomain@plt>
  4047e8:	adrp	x0, 409000 <ferror@plt+0x7100>
  4047ec:	add	x0, x0, #0x9b0
  4047f0:	bl	401d20 <textdomain@plt>
  4047f4:	bl	402620 <ferror@plt+0x720>
  4047f8:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  4047fc:	add	x0, x0, #0x330
  404800:	ldr	x2, [x0]
  404804:	adrp	x0, 409000 <ferror@plt+0x7100>
  404808:	add	x1, x0, #0x9c0
  40480c:	mov	x0, x2
  404810:	bl	401d40 <strcmp@plt>
  404814:	cmp	w0, #0x0
  404818:	cset	w0, eq  // eq = none
  40481c:	and	w1, w0, #0xff
  404820:	ldrb	w0, [sp, #72]
  404824:	bfxil	w0, w1, #0, #1
  404828:	strb	w0, [sp, #72]
  40482c:	b	404cc4 <ferror@plt+0x2dc4>
  404830:	add	x0, sp, #0x38
  404834:	mov	x3, x0
  404838:	adrp	x0, 409000 <ferror@plt+0x7100>
  40483c:	add	x2, x0, #0xd10
  404840:	adrp	x0, 409000 <ferror@plt+0x7100>
  404844:	add	x1, x0, #0xb10
  404848:	ldr	w0, [sp, #148]
  40484c:	bl	4021bc <ferror@plt+0x2bc>
  404850:	ldr	w0, [sp, #148]
  404854:	cmp	w0, #0x80
  404858:	b.eq	404c70 <ferror@plt+0x2d70>  // b.none
  40485c:	ldr	w0, [sp, #148]
  404860:	cmp	w0, #0x80
  404864:	b.gt	404c88 <ferror@plt+0x2d88>
  404868:	ldr	w0, [sp, #148]
  40486c:	cmp	w0, #0x78
  404870:	b.eq	404a18 <ferror@plt+0x2b18>  // b.none
  404874:	ldr	w0, [sp, #148]
  404878:	cmp	w0, #0x78
  40487c:	b.gt	404c88 <ferror@plt+0x2d88>
  404880:	ldr	w0, [sp, #148]
  404884:	cmp	w0, #0x77
  404888:	b.eq	404c18 <ferror@plt+0x2d18>  // b.none
  40488c:	ldr	w0, [sp, #148]
  404890:	cmp	w0, #0x77
  404894:	b.gt	404c88 <ferror@plt+0x2d88>
  404898:	ldr	w0, [sp, #148]
  40489c:	cmp	w0, #0x74
  4048a0:	b.eq	404bb0 <ferror@plt+0x2cb0>  // b.none
  4048a4:	ldr	w0, [sp, #148]
  4048a8:	cmp	w0, #0x74
  4048ac:	b.gt	404c88 <ferror@plt+0x2d88>
  4048b0:	ldr	w0, [sp, #148]
  4048b4:	cmp	w0, #0x73
  4048b8:	b.eq	404b48 <ferror@plt+0x2c48>  // b.none
  4048bc:	ldr	w0, [sp, #148]
  4048c0:	cmp	w0, #0x73
  4048c4:	b.gt	404c88 <ferror@plt+0x2d88>
  4048c8:	ldr	w0, [sp, #148]
  4048cc:	cmp	w0, #0x70
  4048d0:	b.eq	404ae0 <ferror@plt+0x2be0>  // b.none
  4048d4:	ldr	w0, [sp, #148]
  4048d8:	cmp	w0, #0x70
  4048dc:	b.gt	404c88 <ferror@plt+0x2d88>
  4048e0:	ldr	w0, [sp, #148]
  4048e4:	cmp	w0, #0x6e
  4048e8:	b.eq	404a28 <ferror@plt+0x2b28>  // b.none
  4048ec:	ldr	w0, [sp, #148]
  4048f0:	cmp	w0, #0x6e
  4048f4:	b.gt	404c88 <ferror@plt+0x2d88>
  4048f8:	ldr	w0, [sp, #148]
  4048fc:	cmp	w0, #0x69
  404900:	b.eq	404ab4 <ferror@plt+0x2bb4>  // b.none
  404904:	ldr	w0, [sp, #148]
  404908:	cmp	w0, #0x69
  40490c:	b.gt	404c88 <ferror@plt+0x2d88>
  404910:	ldr	w0, [sp, #148]
  404914:	cmp	w0, #0x68
  404918:	b.eq	4049cc <ferror@plt+0x2acc>  // b.none
  40491c:	ldr	w0, [sp, #148]
  404920:	cmp	w0, #0x68
  404924:	b.gt	404c88 <ferror@plt+0x2d88>
  404928:	ldr	w0, [sp, #148]
  40492c:	cmp	w0, #0x66
  404930:	b.eq	404a54 <ferror@plt+0x2b54>  // b.none
  404934:	ldr	w0, [sp, #148]
  404938:	cmp	w0, #0x66
  40493c:	b.gt	404c88 <ferror@plt+0x2d88>
  404940:	ldr	w0, [sp, #148]
  404944:	cmp	w0, #0x64
  404948:	b.eq	404aa4 <ferror@plt+0x2ba4>  // b.none
  40494c:	ldr	w0, [sp, #148]
  404950:	cmp	w0, #0x64
  404954:	b.gt	404c88 <ferror@plt+0x2d88>
  404958:	ldr	w0, [sp, #148]
  40495c:	cmp	w0, #0x61
  404960:	b.eq	404ac4 <ferror@plt+0x2bc4>  // b.none
  404964:	ldr	w0, [sp, #148]
  404968:	cmp	w0, #0x61
  40496c:	b.gt	404c88 <ferror@plt+0x2d88>
  404970:	ldr	w0, [sp, #148]
  404974:	cmp	w0, #0x56
  404978:	b.eq	4049d4 <ferror@plt+0x2ad4>  // b.none
  40497c:	ldr	w0, [sp, #148]
  404980:	cmp	w0, #0x56
  404984:	b.gt	404c88 <ferror@plt+0x2d88>
  404988:	ldr	w0, [sp, #148]
  40498c:	cmp	w0, #0x52
  404990:	b.eq	404a08 <ferror@plt+0x2b08>  // b.none
  404994:	ldr	w0, [sp, #148]
  404998:	cmp	w0, #0x52
  40499c:	b.gt	404c88 <ferror@plt+0x2d88>
  4049a0:	ldr	w0, [sp, #148]
  4049a4:	cmp	w0, #0x39
  4049a8:	b.gt	4049bc <ferror@plt+0x2abc>
  4049ac:	ldr	w0, [sp, #148]
  4049b0:	cmp	w0, #0x30
  4049b4:	b.ge	404c44 <ferror@plt+0x2d44>  // b.tcont
  4049b8:	b	404c88 <ferror@plt+0x2d88>
  4049bc:	ldr	w0, [sp, #148]
  4049c0:	cmp	w0, #0x46
  4049c4:	b.eq	404ad4 <ferror@plt+0x2bd4>  // b.none
  4049c8:	b	404c88 <ferror@plt+0x2d88>
  4049cc:	add	x0, sp, #0x48
  4049d0:	bl	403a38 <ferror@plt+0x1b38>
  4049d4:	adrp	x0, 409000 <ferror@plt+0x7100>
  4049d8:	add	x0, x0, #0x9c8
  4049dc:	bl	401ec0 <gettext@plt>
  4049e0:	mov	x3, x0
  4049e4:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  4049e8:	add	x0, x0, #0x330
  4049ec:	ldr	x1, [x0]
  4049f0:	adrp	x0, 409000 <ferror@plt+0x7100>
  4049f4:	add	x2, x0, #0x9d8
  4049f8:	mov	x0, x3
  4049fc:	bl	401e70 <printf@plt>
  404a00:	mov	w0, #0x0                   	// #0
  404a04:	bl	401a50 <exit@plt>
  404a08:	ldrb	w0, [sp, #72]
  404a0c:	and	w0, w0, #0xfffffffb
  404a10:	strb	w0, [sp, #72]
  404a14:	b	404cc4 <ferror@plt+0x2dc4>
  404a18:	ldrb	w0, [sp, #72]
  404a1c:	orr	w0, w0, #0x2
  404a20:	strb	w0, [sp, #72]
  404a24:	b	404cc4 <ferror@plt+0x2dc4>
  404a28:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  404a2c:	add	x0, x0, #0x318
  404a30:	ldr	x19, [x0]
  404a34:	adrp	x0, 409000 <ferror@plt+0x7100>
  404a38:	add	x0, x0, #0x9f0
  404a3c:	bl	401ec0 <gettext@plt>
  404a40:	mov	x1, x0
  404a44:	mov	x0, x19
  404a48:	bl	405bec <ferror@plt+0x3cec>
  404a4c:	str	w0, [sp, #84]
  404a50:	b	404cc4 <ferror@plt+0x2dc4>
  404a54:	ldr	x0, [sp, #168]
  404a58:	cmp	x0, #0x0
  404a5c:	b.ne	404a70 <ferror@plt+0x2b70>  // b.any
  404a60:	ldrsw	x0, [sp, #44]
  404a64:	lsl	x0, x0, #3
  404a68:	bl	402420 <ferror@plt+0x520>
  404a6c:	str	x0, [sp, #168]
  404a70:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  404a74:	add	x0, x0, #0x318
  404a78:	ldr	x2, [x0]
  404a7c:	ldr	x0, [sp, #152]
  404a80:	add	x1, x0, #0x1
  404a84:	str	x1, [sp, #152]
  404a88:	lsl	x0, x0, #3
  404a8c:	ldr	x1, [sp, #168]
  404a90:	add	x19, x1, x0
  404a94:	mov	x0, x2
  404a98:	bl	402470 <ferror@plt+0x570>
  404a9c:	str	x0, [x19]
  404aa0:	b	404cc4 <ferror@plt+0x2dc4>
  404aa4:	ldrb	w0, [sp, #72]
  404aa8:	orr	w0, w0, #0x10
  404aac:	strb	w0, [sp, #72]
  404ab0:	b	404cc4 <ferror@plt+0x2dc4>
  404ab4:	ldrb	w0, [sp, #72]
  404ab8:	orr	w0, w0, #0x20
  404abc:	strb	w0, [sp, #72]
  404ac0:	b	404cc4 <ferror@plt+0x2dc4>
  404ac4:	ldrb	w0, [sp, #72]
  404ac8:	orr	w0, w0, #0x8
  404acc:	strb	w0, [sp, #72]
  404ad0:	b	404cc4 <ferror@plt+0x2dc4>
  404ad4:	mov	w0, #0x2                   	// #2
  404ad8:	str	w0, [sp, #136]
  404adc:	b	404cc4 <ferror@plt+0x2dc4>
  404ae0:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  404ae4:	add	x0, x0, #0x318
  404ae8:	ldr	x0, [x0]
  404aec:	add	x1, sp, #0x40
  404af0:	bl	408054 <ferror@plt+0x6154>
  404af4:	cmp	w0, #0x0
  404af8:	b.ge	404b24 <ferror@plt+0x2c24>  // b.tcont
  404afc:	adrp	x0, 409000 <ferror@plt+0x7100>
  404b00:	add	x0, x0, #0xa08
  404b04:	bl	401ec0 <gettext@plt>
  404b08:	mov	x1, x0
  404b0c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  404b10:	add	x0, x0, #0x318
  404b14:	ldr	x0, [x0]
  404b18:	mov	x2, x0
  404b1c:	mov	w0, #0x1                   	// #1
  404b20:	bl	401e50 <errx@plt>
  404b24:	ldr	x1, [sp, #64]
  404b28:	mov	x0, #0x34db                	// #13531
  404b2c:	movk	x0, #0xd7b6, lsl #16
  404b30:	movk	x0, #0xde82, lsl #32
  404b34:	movk	x0, #0x431b, lsl #48
  404b38:	umulh	x0, x1, x0
  404b3c:	lsr	x0, x0, #18
  404b40:	str	x0, [sp, #128]
  404b44:	b	404cc4 <ferror@plt+0x2dc4>
  404b48:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  404b4c:	add	x0, x0, #0x318
  404b50:	ldr	x0, [x0]
  404b54:	add	x1, sp, #0x40
  404b58:	bl	408054 <ferror@plt+0x6154>
  404b5c:	cmp	w0, #0x0
  404b60:	b.ge	404b8c <ferror@plt+0x2c8c>  // b.tcont
  404b64:	adrp	x0, 409000 <ferror@plt+0x7100>
  404b68:	add	x0, x0, #0xa08
  404b6c:	bl	401ec0 <gettext@plt>
  404b70:	mov	x1, x0
  404b74:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  404b78:	add	x0, x0, #0x318
  404b7c:	ldr	x0, [x0]
  404b80:	mov	x2, x0
  404b84:	mov	w0, #0x1                   	// #1
  404b88:	bl	401e50 <errx@plt>
  404b8c:	ldr	x1, [sp, #64]
  404b90:	mov	x0, #0x34db                	// #13531
  404b94:	movk	x0, #0xd7b6, lsl #16
  404b98:	movk	x0, #0xde82, lsl #32
  404b9c:	movk	x0, #0x431b, lsl #48
  404ba0:	umulh	x0, x1, x0
  404ba4:	lsr	x0, x0, #18
  404ba8:	str	x0, [sp, #112]
  404bac:	b	404cc4 <ferror@plt+0x2dc4>
  404bb0:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  404bb4:	add	x0, x0, #0x318
  404bb8:	ldr	x0, [x0]
  404bbc:	add	x1, sp, #0x40
  404bc0:	bl	408054 <ferror@plt+0x6154>
  404bc4:	cmp	w0, #0x0
  404bc8:	b.ge	404bf4 <ferror@plt+0x2cf4>  // b.tcont
  404bcc:	adrp	x0, 409000 <ferror@plt+0x7100>
  404bd0:	add	x0, x0, #0xa08
  404bd4:	bl	401ec0 <gettext@plt>
  404bd8:	mov	x1, x0
  404bdc:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  404be0:	add	x0, x0, #0x318
  404be4:	ldr	x0, [x0]
  404be8:	mov	x2, x0
  404bec:	mov	w0, #0x1                   	// #1
  404bf0:	bl	401e50 <errx@plt>
  404bf4:	ldr	x1, [sp, #64]
  404bf8:	mov	x0, #0x34db                	// #13531
  404bfc:	movk	x0, #0xd7b6, lsl #16
  404c00:	movk	x0, #0xde82, lsl #32
  404c04:	movk	x0, #0x431b, lsl #48
  404c08:	umulh	x0, x1, x0
  404c0c:	lsr	x0, x0, #18
  404c10:	str	x0, [sp, #120]
  404c14:	b	404cc4 <ferror@plt+0x2dc4>
  404c18:	ldr	w0, [sp, #76]
  404c1c:	cmp	w0, #0x1f
  404c20:	b.hi	404c2c <ferror@plt+0x2d2c>  // b.pmore
  404c24:	mov	w0, #0x20                  	// #32
  404c28:	str	w0, [sp, #76]
  404c2c:	ldr	w0, [sp, #80]
  404c30:	cmp	w0, #0xff
  404c34:	b.hi	404cc4 <ferror@plt+0x2dc4>  // b.pmore
  404c38:	mov	w0, #0x100                 	// #256
  404c3c:	str	w0, [sp, #80]
  404c40:	b	404cc4 <ferror@plt+0x2dc4>
  404c44:	ldr	w1, [sp, #84]
  404c48:	mov	w0, w1
  404c4c:	lsl	w0, w0, #2
  404c50:	add	w0, w0, w1
  404c54:	lsl	w0, w0, #1
  404c58:	mov	w1, w0
  404c5c:	ldr	w0, [sp, #148]
  404c60:	add	w0, w1, w0
  404c64:	sub	w0, w0, #0x30
  404c68:	str	w0, [sp, #84]
  404c6c:	b	404cc4 <ferror@plt+0x2dc4>
  404c70:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  404c74:	add	x0, x0, #0x318
  404c78:	ldr	x0, [x0]
  404c7c:	bl	402850 <ferror@plt+0x950>
  404c80:	str	w0, [sp, #136]
  404c84:	b	404cc4 <ferror@plt+0x2dc4>
  404c88:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  404c8c:	add	x0, x0, #0x310
  404c90:	ldr	x19, [x0]
  404c94:	adrp	x0, 409000 <ferror@plt+0x7100>
  404c98:	add	x0, x0, #0xa20
  404c9c:	bl	401ec0 <gettext@plt>
  404ca0:	mov	x1, x0
  404ca4:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  404ca8:	add	x0, x0, #0x330
  404cac:	ldr	x0, [x0]
  404cb0:	mov	x2, x0
  404cb4:	mov	x0, x19
  404cb8:	bl	401ed0 <fprintf@plt>
  404cbc:	mov	w0, #0x1                   	// #1
  404cc0:	bl	401a50 <exit@plt>
  404cc4:	mov	x4, #0x0                   	// #0
  404cc8:	adrp	x0, 409000 <ferror@plt+0x7100>
  404ccc:	add	x3, x0, #0xb10
  404cd0:	adrp	x0, 409000 <ferror@plt+0x7100>
  404cd4:	add	x2, x0, #0xa48
  404cd8:	ldr	x1, [sp, #32]
  404cdc:	ldr	w0, [sp, #44]
  404ce0:	bl	401d30 <getopt_long@plt>
  404ce4:	str	w0, [sp, #148]
  404ce8:	ldr	w0, [sp, #148]
  404cec:	cmn	w0, #0x1
  404cf0:	b.ne	404830 <ferror@plt+0x2930>  // b.any
  404cf4:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  404cf8:	add	x0, x0, #0x320
  404cfc:	ldr	w0, [x0]
  404d00:	ldr	w1, [sp, #44]
  404d04:	cmp	w1, w0
  404d08:	b.le	404d2c <ferror@plt+0x2e2c>
  404d0c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  404d10:	add	x0, x0, #0x320
  404d14:	ldr	w0, [x0]
  404d18:	sxtw	x0, w0
  404d1c:	lsl	x0, x0, #3
  404d20:	ldr	x1, [sp, #32]
  404d24:	add	x0, x1, x0
  404d28:	str	x0, [sp, #88]
  404d2c:	ldr	x0, [sp, #168]
  404d30:	cmp	x0, #0x0
  404d34:	b.ne	404d90 <ferror@plt+0x2e90>  // b.any
  404d38:	mov	x0, #0x8                   	// #8
  404d3c:	bl	402420 <ferror@plt+0x520>
  404d40:	str	x0, [sp, #168]
  404d44:	ldrb	w0, [sp, #72]
  404d48:	and	w0, w0, #0x1
  404d4c:	and	w0, w0, #0xff
  404d50:	cmp	w0, #0x0
  404d54:	b.eq	404d64 <ferror@plt+0x2e64>  // b.none
  404d58:	adrp	x0, 409000 <ferror@plt+0x7100>
  404d5c:	add	x1, x0, #0x4f0
  404d60:	b	404d6c <ferror@plt+0x2e6c>
  404d64:	adrp	x0, 409000 <ferror@plt+0x7100>
  404d68:	add	x1, x0, #0x500
  404d6c:	ldr	x0, [sp, #152]
  404d70:	add	x2, x0, #0x1
  404d74:	str	x2, [sp, #152]
  404d78:	lsl	x0, x0, #3
  404d7c:	ldr	x2, [sp, #168]
  404d80:	add	x19, x2, x0
  404d84:	mov	x0, x1
  404d88:	bl	402470 <ferror@plt+0x570>
  404d8c:	str	x0, [x19]
  404d90:	str	xzr, [sp, #160]
  404d94:	b	404de4 <ferror@plt+0x2ee4>
  404d98:	add	x0, sp, #0x48
  404d9c:	add	x0, x0, #0x18
  404da0:	bl	404e0c <ferror@plt+0x2f0c>
  404da4:	ldr	x0, [sp, #160]
  404da8:	lsl	x0, x0, #3
  404dac:	ldr	x1, [sp, #168]
  404db0:	add	x0, x1, x0
  404db4:	ldr	x1, [x0]
  404db8:	add	x0, sp, #0x48
  404dbc:	bl	403e20 <ferror@plt+0x1f20>
  404dc0:	ldr	x0, [sp, #160]
  404dc4:	lsl	x0, x0, #3
  404dc8:	ldr	x1, [sp, #168]
  404dcc:	add	x0, x1, x0
  404dd0:	ldr	x0, [x0]
  404dd4:	bl	401da0 <free@plt>
  404dd8:	ldr	x0, [sp, #160]
  404ddc:	add	x0, x0, #0x1
  404de0:	str	x0, [sp, #160]
  404de4:	ldr	x1, [sp, #160]
  404de8:	ldr	x0, [sp, #152]
  404dec:	cmp	x1, x0
  404df0:	b.cc	404d98 <ferror@plt+0x2e98>  // b.lo, b.ul, b.last
  404df4:	ldr	x0, [sp, #168]
  404df8:	bl	401da0 <free@plt>
  404dfc:	mov	w0, #0x0                   	// #0
  404e00:	ldr	x19, [sp, #16]
  404e04:	ldp	x29, x30, [sp], #176
  404e08:	ret
  404e0c:	stp	x29, x30, [sp, #-192]!
  404e10:	mov	x29, sp
  404e14:	str	x0, [sp, #24]
  404e18:	add	x0, sp, #0x90
  404e1c:	mov	x1, #0x0                   	// #0
  404e20:	bl	401c60 <gettimeofday@plt>
  404e24:	cmp	w0, #0x0
  404e28:	b.eq	404e3c <ferror@plt+0x2f3c>  // b.none
  404e2c:	bl	401e90 <__errno_location@plt>
  404e30:	ldr	w0, [x0]
  404e34:	neg	w0, w0
  404e38:	b	404f34 <ferror@plt+0x3034>
  404e3c:	add	x0, sp, #0xb0
  404e40:	mov	x1, x0
  404e44:	mov	w0, #0x7                   	// #7
  404e48:	bl	401b30 <clock_gettime@plt>
  404e4c:	cmp	w0, #0x0
  404e50:	b.ne	404ef4 <ferror@plt+0x2ff4>  // b.any
  404e54:	ldr	x0, [sp, #176]
  404e58:	str	x0, [sp, #160]
  404e5c:	ldr	x0, [sp, #184]
  404e60:	mov	x1, #0xf7cf                	// #63439
  404e64:	movk	x1, #0xe353, lsl #16
  404e68:	movk	x1, #0x9ba5, lsl #32
  404e6c:	movk	x1, #0x20c4, lsl #48
  404e70:	smulh	x1, x0, x1
  404e74:	asr	x1, x1, #7
  404e78:	asr	x0, x0, #63
  404e7c:	sub	x0, x1, x0
  404e80:	str	x0, [sp, #168]
  404e84:	ldr	x1, [sp, #144]
  404e88:	ldr	x0, [sp, #160]
  404e8c:	sub	x1, x1, x0
  404e90:	ldr	x0, [sp, #24]
  404e94:	str	x1, [x0]
  404e98:	ldr	x1, [sp, #152]
  404e9c:	ldr	x0, [sp, #168]
  404ea0:	sub	x1, x1, x0
  404ea4:	ldr	x0, [sp, #24]
  404ea8:	str	x1, [x0, #8]
  404eac:	ldr	x0, [sp, #24]
  404eb0:	ldr	x0, [x0, #8]
  404eb4:	cmp	x0, #0x0
  404eb8:	b.ge	404eec <ferror@plt+0x2fec>  // b.tcont
  404ebc:	ldr	x0, [sp, #24]
  404ec0:	ldr	x0, [x0]
  404ec4:	sub	x1, x0, #0x1
  404ec8:	ldr	x0, [sp, #24]
  404ecc:	str	x1, [x0]
  404ed0:	ldr	x0, [sp, #24]
  404ed4:	ldr	x1, [x0, #8]
  404ed8:	mov	x0, #0x4240                	// #16960
  404edc:	movk	x0, #0xf, lsl #16
  404ee0:	add	x1, x1, x0
  404ee4:	ldr	x0, [sp, #24]
  404ee8:	str	x1, [x0, #8]
  404eec:	mov	w0, #0x0                   	// #0
  404ef0:	b	404f34 <ferror@plt+0x3034>
  404ef4:	add	x0, sp, #0x20
  404ef8:	bl	401ac0 <sysinfo@plt>
  404efc:	cmp	w0, #0x0
  404f00:	b.eq	404f14 <ferror@plt+0x3014>  // b.none
  404f04:	bl	401e90 <__errno_location@plt>
  404f08:	ldr	w0, [x0]
  404f0c:	neg	w0, w0
  404f10:	b	404f34 <ferror@plt+0x3034>
  404f14:	ldr	x1, [sp, #144]
  404f18:	ldr	x0, [sp, #32]
  404f1c:	sub	x1, x1, x0
  404f20:	ldr	x0, [sp, #24]
  404f24:	str	x1, [x0]
  404f28:	ldr	x0, [sp, #24]
  404f2c:	str	xzr, [x0, #8]
  404f30:	mov	w0, #0x0                   	// #0
  404f34:	ldp	x29, x30, [sp], #192
  404f38:	ret
  404f3c:	stp	x29, x30, [sp, #-64]!
  404f40:	mov	x29, sp
  404f44:	str	x0, [sp, #24]
  404f48:	add	x0, sp, #0x28
  404f4c:	mov	x1, x0
  404f50:	mov	w0, #0x4                   	// #4
  404f54:	bl	401b30 <clock_gettime@plt>
  404f58:	str	w0, [sp, #60]
  404f5c:	ldr	w0, [sp, #60]
  404f60:	cmp	w0, #0x0
  404f64:	b.ne	404fa0 <ferror@plt+0x30a0>  // b.any
  404f68:	ldr	x1, [sp, #40]
  404f6c:	ldr	x0, [sp, #24]
  404f70:	str	x1, [x0]
  404f74:	ldr	x0, [sp, #48]
  404f78:	mov	x1, #0xf7cf                	// #63439
  404f7c:	movk	x1, #0xe353, lsl #16
  404f80:	movk	x1, #0x9ba5, lsl #32
  404f84:	movk	x1, #0x20c4, lsl #48
  404f88:	smulh	x1, x0, x1
  404f8c:	asr	x1, x1, #7
  404f90:	asr	x0, x0, #63
  404f94:	sub	x1, x1, x0
  404f98:	ldr	x0, [sp, #24]
  404f9c:	str	x1, [x0, #8]
  404fa0:	ldr	w0, [sp, #60]
  404fa4:	ldp	x29, x30, [sp], #64
  404fa8:	ret
  404fac:	sub	sp, sp, #0x10
  404fb0:	str	w0, [sp, #12]
  404fb4:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  404fb8:	add	x0, x0, #0x2f8
  404fbc:	ldr	w1, [sp, #12]
  404fc0:	str	w1, [x0]
  404fc4:	nop
  404fc8:	add	sp, sp, #0x10
  404fcc:	ret
  404fd0:	sub	sp, sp, #0x10
  404fd4:	str	x0, [sp, #8]
  404fd8:	str	w1, [sp, #4]
  404fdc:	str	w2, [sp]
  404fe0:	b	405030 <ferror@plt+0x3130>
  404fe4:	ldr	x0, [sp, #8]
  404fe8:	ldr	x1, [x0]
  404fec:	ldrsw	x0, [sp, #4]
  404ff0:	mov	x2, #0x0                   	// #0
  404ff4:	umulh	x0, x1, x0
  404ff8:	cmp	x0, #0x0
  404ffc:	b.eq	405004 <ferror@plt+0x3104>  // b.none
  405000:	mov	x2, #0x1                   	// #1
  405004:	mov	x0, x2
  405008:	cmp	x0, #0x0
  40500c:	b.eq	405018 <ferror@plt+0x3118>  // b.none
  405010:	mov	w0, #0xffffffde            	// #-34
  405014:	b	405048 <ferror@plt+0x3148>
  405018:	ldr	x0, [sp, #8]
  40501c:	ldr	x1, [x0]
  405020:	ldrsw	x0, [sp, #4]
  405024:	mul	x1, x1, x0
  405028:	ldr	x0, [sp, #8]
  40502c:	str	x1, [x0]
  405030:	ldr	w0, [sp]
  405034:	sub	w1, w0, #0x1
  405038:	str	w1, [sp]
  40503c:	cmp	w0, #0x0
  405040:	b.ne	404fe4 <ferror@plt+0x30e4>  // b.any
  405044:	mov	w0, #0x0                   	// #0
  405048:	add	sp, sp, #0x10
  40504c:	ret
  405050:	stp	x29, x30, [sp, #-192]!
  405054:	mov	x29, sp
  405058:	str	x0, [sp, #40]
  40505c:	str	x1, [sp, #32]
  405060:	str	x2, [sp, #24]
  405064:	str	xzr, [sp, #176]
  405068:	mov	w0, #0x400                 	// #1024
  40506c:	str	w0, [sp, #172]
  405070:	str	wzr, [sp, #168]
  405074:	str	wzr, [sp, #164]
  405078:	str	wzr, [sp, #160]
  40507c:	ldr	x0, [sp, #32]
  405080:	str	xzr, [x0]
  405084:	ldr	x0, [sp, #40]
  405088:	cmp	x0, #0x0
  40508c:	b.eq	4050a0 <ferror@plt+0x31a0>  // b.none
  405090:	ldr	x0, [sp, #40]
  405094:	ldrsb	w0, [x0]
  405098:	cmp	w0, #0x0
  40509c:	b.ne	4050ac <ferror@plt+0x31ac>  // b.any
  4050a0:	mov	w0, #0xffffffea            	// #-22
  4050a4:	str	w0, [sp, #168]
  4050a8:	b	405694 <ferror@plt+0x3794>
  4050ac:	ldr	x0, [sp, #40]
  4050b0:	str	x0, [sp, #184]
  4050b4:	b	4050c4 <ferror@plt+0x31c4>
  4050b8:	ldr	x0, [sp, #184]
  4050bc:	add	x0, x0, #0x1
  4050c0:	str	x0, [sp, #184]
  4050c4:	bl	401d60 <__ctype_b_loc@plt>
  4050c8:	ldr	x1, [x0]
  4050cc:	ldr	x0, [sp, #184]
  4050d0:	ldrsb	w0, [x0]
  4050d4:	and	w0, w0, #0xff
  4050d8:	and	x0, x0, #0xff
  4050dc:	lsl	x0, x0, #1
  4050e0:	add	x0, x1, x0
  4050e4:	ldrh	w0, [x0]
  4050e8:	and	w0, w0, #0x2000
  4050ec:	cmp	w0, #0x0
  4050f0:	b.ne	4050b8 <ferror@plt+0x31b8>  // b.any
  4050f4:	ldr	x0, [sp, #184]
  4050f8:	ldrsb	w0, [x0]
  4050fc:	cmp	w0, #0x2d
  405100:	b.ne	405110 <ferror@plt+0x3210>  // b.any
  405104:	mov	w0, #0xffffffea            	// #-22
  405108:	str	w0, [sp, #168]
  40510c:	b	405694 <ferror@plt+0x3794>
  405110:	bl	401e90 <__errno_location@plt>
  405114:	str	wzr, [x0]
  405118:	str	xzr, [sp, #72]
  40511c:	add	x0, sp, #0x48
  405120:	mov	w2, #0x0                   	// #0
  405124:	mov	x1, x0
  405128:	ldr	x0, [sp, #40]
  40512c:	bl	401ce0 <strtoumax@plt>
  405130:	str	x0, [sp, #64]
  405134:	ldr	x0, [sp, #72]
  405138:	ldr	x1, [sp, #40]
  40513c:	cmp	x1, x0
  405140:	b.eq	40516c <ferror@plt+0x326c>  // b.none
  405144:	bl	401e90 <__errno_location@plt>
  405148:	ldr	w0, [x0]
  40514c:	cmp	w0, #0x0
  405150:	b.eq	405198 <ferror@plt+0x3298>  // b.none
  405154:	ldr	x0, [sp, #64]
  405158:	cmn	x0, #0x1
  40515c:	b.eq	40516c <ferror@plt+0x326c>  // b.none
  405160:	ldr	x0, [sp, #64]
  405164:	cmp	x0, #0x0
  405168:	b.ne	405198 <ferror@plt+0x3298>  // b.any
  40516c:	bl	401e90 <__errno_location@plt>
  405170:	ldr	w0, [x0]
  405174:	cmp	w0, #0x0
  405178:	b.eq	40518c <ferror@plt+0x328c>  // b.none
  40517c:	bl	401e90 <__errno_location@plt>
  405180:	ldr	w0, [x0]
  405184:	neg	w0, w0
  405188:	b	405190 <ferror@plt+0x3290>
  40518c:	mov	w0, #0xffffffea            	// #-22
  405190:	str	w0, [sp, #168]
  405194:	b	405694 <ferror@plt+0x3794>
  405198:	ldr	x0, [sp, #72]
  40519c:	cmp	x0, #0x0
  4051a0:	b.eq	40567c <ferror@plt+0x377c>  // b.none
  4051a4:	ldr	x0, [sp, #72]
  4051a8:	ldrsb	w0, [x0]
  4051ac:	cmp	w0, #0x0
  4051b0:	b.eq	40567c <ferror@plt+0x377c>  // b.none
  4051b4:	ldr	x0, [sp, #72]
  4051b8:	str	x0, [sp, #184]
  4051bc:	ldr	x0, [sp, #184]
  4051c0:	add	x0, x0, #0x1
  4051c4:	ldrsb	w0, [x0]
  4051c8:	cmp	w0, #0x69
  4051cc:	b.ne	405218 <ferror@plt+0x3318>  // b.any
  4051d0:	ldr	x0, [sp, #184]
  4051d4:	add	x0, x0, #0x2
  4051d8:	ldrsb	w0, [x0]
  4051dc:	cmp	w0, #0x42
  4051e0:	b.eq	4051f8 <ferror@plt+0x32f8>  // b.none
  4051e4:	ldr	x0, [sp, #184]
  4051e8:	add	x0, x0, #0x2
  4051ec:	ldrsb	w0, [x0]
  4051f0:	cmp	w0, #0x62
  4051f4:	b.ne	405218 <ferror@plt+0x3318>  // b.any
  4051f8:	ldr	x0, [sp, #184]
  4051fc:	add	x0, x0, #0x3
  405200:	ldrsb	w0, [x0]
  405204:	cmp	w0, #0x0
  405208:	b.ne	405218 <ferror@plt+0x3318>  // b.any
  40520c:	mov	w0, #0x400                 	// #1024
  405210:	str	w0, [sp, #172]
  405214:	b	405450 <ferror@plt+0x3550>
  405218:	ldr	x0, [sp, #184]
  40521c:	add	x0, x0, #0x1
  405220:	ldrsb	w0, [x0]
  405224:	cmp	w0, #0x42
  405228:	b.eq	405240 <ferror@plt+0x3340>  // b.none
  40522c:	ldr	x0, [sp, #184]
  405230:	add	x0, x0, #0x1
  405234:	ldrsb	w0, [x0]
  405238:	cmp	w0, #0x62
  40523c:	b.ne	405260 <ferror@plt+0x3360>  // b.any
  405240:	ldr	x0, [sp, #184]
  405244:	add	x0, x0, #0x2
  405248:	ldrsb	w0, [x0]
  40524c:	cmp	w0, #0x0
  405250:	b.ne	405260 <ferror@plt+0x3360>  // b.any
  405254:	mov	w0, #0x3e8                 	// #1000
  405258:	str	w0, [sp, #172]
  40525c:	b	405450 <ferror@plt+0x3550>
  405260:	ldr	x0, [sp, #184]
  405264:	add	x0, x0, #0x1
  405268:	ldrsb	w0, [x0]
  40526c:	cmp	w0, #0x0
  405270:	b.eq	405450 <ferror@plt+0x3550>  // b.none
  405274:	bl	401b80 <localeconv@plt>
  405278:	str	x0, [sp, #128]
  40527c:	ldr	x0, [sp, #128]
  405280:	cmp	x0, #0x0
  405284:	b.eq	405294 <ferror@plt+0x3394>  // b.none
  405288:	ldr	x0, [sp, #128]
  40528c:	ldr	x0, [x0]
  405290:	b	405298 <ferror@plt+0x3398>
  405294:	mov	x0, #0x0                   	// #0
  405298:	str	x0, [sp, #120]
  40529c:	ldr	x0, [sp, #120]
  4052a0:	cmp	x0, #0x0
  4052a4:	b.eq	4052b4 <ferror@plt+0x33b4>  // b.none
  4052a8:	ldr	x0, [sp, #120]
  4052ac:	bl	401a30 <strlen@plt>
  4052b0:	b	4052b8 <ferror@plt+0x33b8>
  4052b4:	mov	x0, #0x0                   	// #0
  4052b8:	str	x0, [sp, #112]
  4052bc:	ldr	x0, [sp, #176]
  4052c0:	cmp	x0, #0x0
  4052c4:	b.ne	405444 <ferror@plt+0x3544>  // b.any
  4052c8:	ldr	x0, [sp, #184]
  4052cc:	ldrsb	w0, [x0]
  4052d0:	cmp	w0, #0x0
  4052d4:	b.eq	405444 <ferror@plt+0x3544>  // b.none
  4052d8:	ldr	x0, [sp, #120]
  4052dc:	cmp	x0, #0x0
  4052e0:	b.eq	405444 <ferror@plt+0x3544>  // b.none
  4052e4:	ldr	x2, [sp, #112]
  4052e8:	ldr	x1, [sp, #184]
  4052ec:	ldr	x0, [sp, #120]
  4052f0:	bl	401c10 <strncmp@plt>
  4052f4:	cmp	w0, #0x0
  4052f8:	b.ne	405444 <ferror@plt+0x3544>  // b.any
  4052fc:	ldr	x1, [sp, #184]
  405300:	ldr	x0, [sp, #112]
  405304:	add	x0, x1, x0
  405308:	str	x0, [sp, #104]
  40530c:	ldr	x0, [sp, #104]
  405310:	str	x0, [sp, #184]
  405314:	b	405330 <ferror@plt+0x3430>
  405318:	ldr	w0, [sp, #160]
  40531c:	add	w0, w0, #0x1
  405320:	str	w0, [sp, #160]
  405324:	ldr	x0, [sp, #184]
  405328:	add	x0, x0, #0x1
  40532c:	str	x0, [sp, #184]
  405330:	ldr	x0, [sp, #184]
  405334:	ldrsb	w0, [x0]
  405338:	cmp	w0, #0x30
  40533c:	b.eq	405318 <ferror@plt+0x3418>  // b.none
  405340:	ldr	x0, [sp, #184]
  405344:	str	x0, [sp, #104]
  405348:	bl	401d60 <__ctype_b_loc@plt>
  40534c:	ldr	x1, [x0]
  405350:	ldr	x0, [sp, #104]
  405354:	ldrsb	w0, [x0]
  405358:	sxtb	x0, w0
  40535c:	lsl	x0, x0, #1
  405360:	add	x0, x1, x0
  405364:	ldrh	w0, [x0]
  405368:	and	w0, w0, #0x800
  40536c:	cmp	w0, #0x0
  405370:	b.eq	4053fc <ferror@plt+0x34fc>  // b.none
  405374:	bl	401e90 <__errno_location@plt>
  405378:	str	wzr, [x0]
  40537c:	str	xzr, [sp, #72]
  405380:	add	x0, sp, #0x48
  405384:	mov	w2, #0x0                   	// #0
  405388:	mov	x1, x0
  40538c:	ldr	x0, [sp, #104]
  405390:	bl	401ce0 <strtoumax@plt>
  405394:	str	x0, [sp, #176]
  405398:	ldr	x0, [sp, #72]
  40539c:	ldr	x1, [sp, #104]
  4053a0:	cmp	x1, x0
  4053a4:	b.eq	4053d0 <ferror@plt+0x34d0>  // b.none
  4053a8:	bl	401e90 <__errno_location@plt>
  4053ac:	ldr	w0, [x0]
  4053b0:	cmp	w0, #0x0
  4053b4:	b.eq	405404 <ferror@plt+0x3504>  // b.none
  4053b8:	ldr	x0, [sp, #176]
  4053bc:	cmn	x0, #0x1
  4053c0:	b.eq	4053d0 <ferror@plt+0x34d0>  // b.none
  4053c4:	ldr	x0, [sp, #176]
  4053c8:	cmp	x0, #0x0
  4053cc:	b.ne	405404 <ferror@plt+0x3504>  // b.any
  4053d0:	bl	401e90 <__errno_location@plt>
  4053d4:	ldr	w0, [x0]
  4053d8:	cmp	w0, #0x0
  4053dc:	b.eq	4053f0 <ferror@plt+0x34f0>  // b.none
  4053e0:	bl	401e90 <__errno_location@plt>
  4053e4:	ldr	w0, [x0]
  4053e8:	neg	w0, w0
  4053ec:	b	4053f4 <ferror@plt+0x34f4>
  4053f0:	mov	w0, #0xffffffea            	// #-22
  4053f4:	str	w0, [sp, #168]
  4053f8:	b	405694 <ferror@plt+0x3794>
  4053fc:	ldr	x0, [sp, #184]
  405400:	str	x0, [sp, #72]
  405404:	ldr	x0, [sp, #176]
  405408:	cmp	x0, #0x0
  40540c:	b.eq	405438 <ferror@plt+0x3538>  // b.none
  405410:	ldr	x0, [sp, #72]
  405414:	cmp	x0, #0x0
  405418:	b.eq	40542c <ferror@plt+0x352c>  // b.none
  40541c:	ldr	x0, [sp, #72]
  405420:	ldrsb	w0, [x0]
  405424:	cmp	w0, #0x0
  405428:	b.ne	405438 <ferror@plt+0x3538>  // b.any
  40542c:	mov	w0, #0xffffffea            	// #-22
  405430:	str	w0, [sp, #168]
  405434:	b	405694 <ferror@plt+0x3794>
  405438:	ldr	x0, [sp, #72]
  40543c:	str	x0, [sp, #184]
  405440:	b	4051bc <ferror@plt+0x32bc>
  405444:	mov	w0, #0xffffffea            	// #-22
  405448:	str	w0, [sp, #168]
  40544c:	b	405694 <ferror@plt+0x3794>
  405450:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  405454:	add	x0, x0, #0x300
  405458:	ldr	x2, [x0]
  40545c:	ldr	x0, [sp, #184]
  405460:	ldrsb	w0, [x0]
  405464:	mov	w1, w0
  405468:	mov	x0, x2
  40546c:	bl	401df0 <strchr@plt>
  405470:	str	x0, [sp, #96]
  405474:	ldr	x0, [sp, #96]
  405478:	cmp	x0, #0x0
  40547c:	b.eq	4054a0 <ferror@plt+0x35a0>  // b.none
  405480:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  405484:	add	x0, x0, #0x300
  405488:	ldr	x0, [x0]
  40548c:	ldr	x1, [sp, #96]
  405490:	sub	x0, x1, x0
  405494:	add	w0, w0, #0x1
  405498:	str	w0, [sp, #164]
  40549c:	b	4054fc <ferror@plt+0x35fc>
  4054a0:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  4054a4:	add	x0, x0, #0x308
  4054a8:	ldr	x2, [x0]
  4054ac:	ldr	x0, [sp, #184]
  4054b0:	ldrsb	w0, [x0]
  4054b4:	mov	w1, w0
  4054b8:	mov	x0, x2
  4054bc:	bl	401df0 <strchr@plt>
  4054c0:	str	x0, [sp, #96]
  4054c4:	ldr	x0, [sp, #96]
  4054c8:	cmp	x0, #0x0
  4054cc:	b.eq	4054f0 <ferror@plt+0x35f0>  // b.none
  4054d0:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  4054d4:	add	x0, x0, #0x308
  4054d8:	ldr	x0, [x0]
  4054dc:	ldr	x1, [sp, #96]
  4054e0:	sub	x0, x1, x0
  4054e4:	add	w0, w0, #0x1
  4054e8:	str	w0, [sp, #164]
  4054ec:	b	4054fc <ferror@plt+0x35fc>
  4054f0:	mov	w0, #0xffffffea            	// #-22
  4054f4:	str	w0, [sp, #168]
  4054f8:	b	405694 <ferror@plt+0x3794>
  4054fc:	add	x0, sp, #0x40
  405500:	ldr	w2, [sp, #164]
  405504:	ldr	w1, [sp, #172]
  405508:	bl	404fd0 <ferror@plt+0x30d0>
  40550c:	str	w0, [sp, #168]
  405510:	ldr	x0, [sp, #24]
  405514:	cmp	x0, #0x0
  405518:	b.eq	405528 <ferror@plt+0x3628>  // b.none
  40551c:	ldr	x0, [sp, #24]
  405520:	ldr	w1, [sp, #164]
  405524:	str	w1, [x0]
  405528:	ldr	x0, [sp, #176]
  40552c:	cmp	x0, #0x0
  405530:	b.eq	405684 <ferror@plt+0x3784>  // b.none
  405534:	ldr	w0, [sp, #164]
  405538:	cmp	w0, #0x0
  40553c:	b.eq	405684 <ferror@plt+0x3784>  // b.none
  405540:	mov	x0, #0xa                   	// #10
  405544:	str	x0, [sp, #144]
  405548:	mov	x0, #0x1                   	// #1
  40554c:	str	x0, [sp, #136]
  405550:	mov	x0, #0x1                   	// #1
  405554:	str	x0, [sp, #56]
  405558:	add	x0, sp, #0x38
  40555c:	ldr	w2, [sp, #164]
  405560:	ldr	w1, [sp, #172]
  405564:	bl	404fd0 <ferror@plt+0x30d0>
  405568:	b	405584 <ferror@plt+0x3684>
  40556c:	ldr	x1, [sp, #144]
  405570:	mov	x0, x1
  405574:	lsl	x0, x0, #2
  405578:	add	x0, x0, x1
  40557c:	lsl	x0, x0, #1
  405580:	str	x0, [sp, #144]
  405584:	ldr	x1, [sp, #144]
  405588:	ldr	x0, [sp, #176]
  40558c:	cmp	x1, x0
  405590:	b.cc	40556c <ferror@plt+0x366c>  // b.lo, b.ul, b.last
  405594:	str	wzr, [sp, #156]
  405598:	b	4055c0 <ferror@plt+0x36c0>
  40559c:	ldr	x1, [sp, #144]
  4055a0:	mov	x0, x1
  4055a4:	lsl	x0, x0, #2
  4055a8:	add	x0, x0, x1
  4055ac:	lsl	x0, x0, #1
  4055b0:	str	x0, [sp, #144]
  4055b4:	ldr	w0, [sp, #156]
  4055b8:	add	w0, w0, #0x1
  4055bc:	str	w0, [sp, #156]
  4055c0:	ldr	w1, [sp, #156]
  4055c4:	ldr	w0, [sp, #160]
  4055c8:	cmp	w1, w0
  4055cc:	b.lt	40559c <ferror@plt+0x369c>  // b.tstop
  4055d0:	ldr	x2, [sp, #176]
  4055d4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4055d8:	movk	x0, #0xcccd
  4055dc:	umulh	x0, x2, x0
  4055e0:	lsr	x1, x0, #3
  4055e4:	mov	x0, x1
  4055e8:	lsl	x0, x0, #2
  4055ec:	add	x0, x0, x1
  4055f0:	lsl	x0, x0, #1
  4055f4:	sub	x1, x2, x0
  4055f8:	mov	w0, w1
  4055fc:	str	w0, [sp, #92]
  405600:	ldr	x1, [sp, #144]
  405604:	ldr	x0, [sp, #136]
  405608:	udiv	x0, x1, x0
  40560c:	str	x0, [sp, #80]
  405610:	ldr	x1, [sp, #176]
  405614:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405618:	movk	x0, #0xcccd
  40561c:	umulh	x0, x1, x0
  405620:	lsr	x0, x0, #3
  405624:	str	x0, [sp, #176]
  405628:	ldr	x1, [sp, #136]
  40562c:	mov	x0, x1
  405630:	lsl	x0, x0, #2
  405634:	add	x0, x0, x1
  405638:	lsl	x0, x0, #1
  40563c:	str	x0, [sp, #136]
  405640:	ldr	w0, [sp, #92]
  405644:	cmp	w0, #0x0
  405648:	b.eq	40566c <ferror@plt+0x376c>  // b.none
  40564c:	ldr	x1, [sp, #56]
  405650:	ldr	w0, [sp, #92]
  405654:	ldr	x2, [sp, #80]
  405658:	udiv	x0, x2, x0
  40565c:	udiv	x1, x1, x0
  405660:	ldr	x0, [sp, #64]
  405664:	add	x0, x1, x0
  405668:	str	x0, [sp, #64]
  40566c:	ldr	x0, [sp, #176]
  405670:	cmp	x0, #0x0
  405674:	b.ne	4055d0 <ferror@plt+0x36d0>  // b.any
  405678:	b	405688 <ferror@plt+0x3788>
  40567c:	nop
  405680:	b	405688 <ferror@plt+0x3788>
  405684:	nop
  405688:	ldr	x1, [sp, #64]
  40568c:	ldr	x0, [sp, #32]
  405690:	str	x1, [x0]
  405694:	ldr	w0, [sp, #168]
  405698:	cmp	w0, #0x0
  40569c:	b.ge	4056b4 <ferror@plt+0x37b4>  // b.tcont
  4056a0:	bl	401e90 <__errno_location@plt>
  4056a4:	mov	x1, x0
  4056a8:	ldr	w0, [sp, #168]
  4056ac:	neg	w0, w0
  4056b0:	str	w0, [x1]
  4056b4:	ldr	w0, [sp, #168]
  4056b8:	ldp	x29, x30, [sp], #192
  4056bc:	ret
  4056c0:	stp	x29, x30, [sp, #-32]!
  4056c4:	mov	x29, sp
  4056c8:	str	x0, [sp, #24]
  4056cc:	str	x1, [sp, #16]
  4056d0:	mov	x2, #0x0                   	// #0
  4056d4:	ldr	x1, [sp, #16]
  4056d8:	ldr	x0, [sp, #24]
  4056dc:	bl	405050 <ferror@plt+0x3150>
  4056e0:	ldp	x29, x30, [sp], #32
  4056e4:	ret
  4056e8:	stp	x29, x30, [sp, #-48]!
  4056ec:	mov	x29, sp
  4056f0:	str	x0, [sp, #24]
  4056f4:	str	x1, [sp, #16]
  4056f8:	ldr	x0, [sp, #24]
  4056fc:	str	x0, [sp, #40]
  405700:	b	405710 <ferror@plt+0x3810>
  405704:	ldr	x0, [sp, #40]
  405708:	add	x0, x0, #0x1
  40570c:	str	x0, [sp, #40]
  405710:	ldr	x0, [sp, #40]
  405714:	cmp	x0, #0x0
  405718:	b.eq	40575c <ferror@plt+0x385c>  // b.none
  40571c:	ldr	x0, [sp, #40]
  405720:	ldrsb	w0, [x0]
  405724:	cmp	w0, #0x0
  405728:	b.eq	40575c <ferror@plt+0x385c>  // b.none
  40572c:	bl	401d60 <__ctype_b_loc@plt>
  405730:	ldr	x1, [x0]
  405734:	ldr	x0, [sp, #40]
  405738:	ldrsb	w0, [x0]
  40573c:	and	w0, w0, #0xff
  405740:	and	x0, x0, #0xff
  405744:	lsl	x0, x0, #1
  405748:	add	x0, x1, x0
  40574c:	ldrh	w0, [x0]
  405750:	and	w0, w0, #0x800
  405754:	cmp	w0, #0x0
  405758:	b.ne	405704 <ferror@plt+0x3804>  // b.any
  40575c:	ldr	x0, [sp, #16]
  405760:	cmp	x0, #0x0
  405764:	b.eq	405774 <ferror@plt+0x3874>  // b.none
  405768:	ldr	x0, [sp, #16]
  40576c:	ldr	x1, [sp, #40]
  405770:	str	x1, [x0]
  405774:	ldr	x0, [sp, #40]
  405778:	cmp	x0, #0x0
  40577c:	b.eq	4057a8 <ferror@plt+0x38a8>  // b.none
  405780:	ldr	x1, [sp, #40]
  405784:	ldr	x0, [sp, #24]
  405788:	cmp	x1, x0
  40578c:	b.ls	4057a8 <ferror@plt+0x38a8>  // b.plast
  405790:	ldr	x0, [sp, #40]
  405794:	ldrsb	w0, [x0]
  405798:	cmp	w0, #0x0
  40579c:	b.ne	4057a8 <ferror@plt+0x38a8>  // b.any
  4057a0:	mov	w0, #0x1                   	// #1
  4057a4:	b	4057ac <ferror@plt+0x38ac>
  4057a8:	mov	w0, #0x0                   	// #0
  4057ac:	ldp	x29, x30, [sp], #48
  4057b0:	ret
  4057b4:	stp	x29, x30, [sp, #-48]!
  4057b8:	mov	x29, sp
  4057bc:	str	x0, [sp, #24]
  4057c0:	str	x1, [sp, #16]
  4057c4:	ldr	x0, [sp, #24]
  4057c8:	str	x0, [sp, #40]
  4057cc:	b	4057dc <ferror@plt+0x38dc>
  4057d0:	ldr	x0, [sp, #40]
  4057d4:	add	x0, x0, #0x1
  4057d8:	str	x0, [sp, #40]
  4057dc:	ldr	x0, [sp, #40]
  4057e0:	cmp	x0, #0x0
  4057e4:	b.eq	405828 <ferror@plt+0x3928>  // b.none
  4057e8:	ldr	x0, [sp, #40]
  4057ec:	ldrsb	w0, [x0]
  4057f0:	cmp	w0, #0x0
  4057f4:	b.eq	405828 <ferror@plt+0x3928>  // b.none
  4057f8:	bl	401d60 <__ctype_b_loc@plt>
  4057fc:	ldr	x1, [x0]
  405800:	ldr	x0, [sp, #40]
  405804:	ldrsb	w0, [x0]
  405808:	and	w0, w0, #0xff
  40580c:	and	x0, x0, #0xff
  405810:	lsl	x0, x0, #1
  405814:	add	x0, x1, x0
  405818:	ldrh	w0, [x0]
  40581c:	and	w0, w0, #0x1000
  405820:	cmp	w0, #0x0
  405824:	b.ne	4057d0 <ferror@plt+0x38d0>  // b.any
  405828:	ldr	x0, [sp, #16]
  40582c:	cmp	x0, #0x0
  405830:	b.eq	405840 <ferror@plt+0x3940>  // b.none
  405834:	ldr	x0, [sp, #16]
  405838:	ldr	x1, [sp, #40]
  40583c:	str	x1, [x0]
  405840:	ldr	x0, [sp, #40]
  405844:	cmp	x0, #0x0
  405848:	b.eq	405874 <ferror@plt+0x3974>  // b.none
  40584c:	ldr	x1, [sp, #40]
  405850:	ldr	x0, [sp, #24]
  405854:	cmp	x1, x0
  405858:	b.ls	405874 <ferror@plt+0x3974>  // b.plast
  40585c:	ldr	x0, [sp, #40]
  405860:	ldrsb	w0, [x0]
  405864:	cmp	w0, #0x0
  405868:	b.ne	405874 <ferror@plt+0x3974>  // b.any
  40586c:	mov	w0, #0x1                   	// #1
  405870:	b	405878 <ferror@plt+0x3978>
  405874:	mov	w0, #0x0                   	// #0
  405878:	ldp	x29, x30, [sp], #48
  40587c:	ret
  405880:	stp	x29, x30, [sp, #-256]!
  405884:	mov	x29, sp
  405888:	str	x0, [sp, #24]
  40588c:	str	x1, [sp, #16]
  405890:	str	x2, [sp, #208]
  405894:	str	x3, [sp, #216]
  405898:	str	x4, [sp, #224]
  40589c:	str	x5, [sp, #232]
  4058a0:	str	x6, [sp, #240]
  4058a4:	str	x7, [sp, #248]
  4058a8:	str	q0, [sp, #80]
  4058ac:	str	q1, [sp, #96]
  4058b0:	str	q2, [sp, #112]
  4058b4:	str	q3, [sp, #128]
  4058b8:	str	q4, [sp, #144]
  4058bc:	str	q5, [sp, #160]
  4058c0:	str	q6, [sp, #176]
  4058c4:	str	q7, [sp, #192]
  4058c8:	add	x0, sp, #0x100
  4058cc:	str	x0, [sp, #32]
  4058d0:	add	x0, sp, #0x100
  4058d4:	str	x0, [sp, #40]
  4058d8:	add	x0, sp, #0xd0
  4058dc:	str	x0, [sp, #48]
  4058e0:	mov	w0, #0xffffffd0            	// #-48
  4058e4:	str	w0, [sp, #56]
  4058e8:	mov	w0, #0xffffff80            	// #-128
  4058ec:	str	w0, [sp, #60]
  4058f0:	ldr	w1, [sp, #56]
  4058f4:	ldr	x0, [sp, #32]
  4058f8:	cmp	w1, #0x0
  4058fc:	b.lt	405910 <ferror@plt+0x3a10>  // b.tstop
  405900:	add	x1, x0, #0xf
  405904:	and	x1, x1, #0xfffffffffffffff8
  405908:	str	x1, [sp, #32]
  40590c:	b	405940 <ferror@plt+0x3a40>
  405910:	add	w2, w1, #0x8
  405914:	str	w2, [sp, #56]
  405918:	ldr	w2, [sp, #56]
  40591c:	cmp	w2, #0x0
  405920:	b.le	405934 <ferror@plt+0x3a34>
  405924:	add	x1, x0, #0xf
  405928:	and	x1, x1, #0xfffffffffffffff8
  40592c:	str	x1, [sp, #32]
  405930:	b	405940 <ferror@plt+0x3a40>
  405934:	ldr	x2, [sp, #40]
  405938:	sxtw	x0, w1
  40593c:	add	x0, x2, x0
  405940:	ldr	x0, [x0]
  405944:	str	x0, [sp, #72]
  405948:	ldr	x0, [sp, #72]
  40594c:	cmp	x0, #0x0
  405950:	b.eq	4059f0 <ferror@plt+0x3af0>  // b.none
  405954:	ldr	w1, [sp, #56]
  405958:	ldr	x0, [sp, #32]
  40595c:	cmp	w1, #0x0
  405960:	b.lt	405974 <ferror@plt+0x3a74>  // b.tstop
  405964:	add	x1, x0, #0xf
  405968:	and	x1, x1, #0xfffffffffffffff8
  40596c:	str	x1, [sp, #32]
  405970:	b	4059a4 <ferror@plt+0x3aa4>
  405974:	add	w2, w1, #0x8
  405978:	str	w2, [sp, #56]
  40597c:	ldr	w2, [sp, #56]
  405980:	cmp	w2, #0x0
  405984:	b.le	405998 <ferror@plt+0x3a98>
  405988:	add	x1, x0, #0xf
  40598c:	and	x1, x1, #0xfffffffffffffff8
  405990:	str	x1, [sp, #32]
  405994:	b	4059a4 <ferror@plt+0x3aa4>
  405998:	ldr	x2, [sp, #40]
  40599c:	sxtw	x0, w1
  4059a0:	add	x0, x2, x0
  4059a4:	ldr	x0, [x0]
  4059a8:	str	x0, [sp, #64]
  4059ac:	ldr	x0, [sp, #64]
  4059b0:	cmp	x0, #0x0
  4059b4:	b.eq	4059f8 <ferror@plt+0x3af8>  // b.none
  4059b8:	ldr	x1, [sp, #72]
  4059bc:	ldr	x0, [sp, #24]
  4059c0:	bl	401d40 <strcmp@plt>
  4059c4:	cmp	w0, #0x0
  4059c8:	b.ne	4059d4 <ferror@plt+0x3ad4>  // b.any
  4059cc:	mov	w0, #0x1                   	// #1
  4059d0:	b	405a20 <ferror@plt+0x3b20>
  4059d4:	ldr	x1, [sp, #64]
  4059d8:	ldr	x0, [sp, #24]
  4059dc:	bl	401d40 <strcmp@plt>
  4059e0:	cmp	w0, #0x0
  4059e4:	b.ne	4058f0 <ferror@plt+0x39f0>  // b.any
  4059e8:	mov	w0, #0x0                   	// #0
  4059ec:	b	405a20 <ferror@plt+0x3b20>
  4059f0:	nop
  4059f4:	b	4059fc <ferror@plt+0x3afc>
  4059f8:	nop
  4059fc:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  405a00:	add	x0, x0, #0x2f8
  405a04:	ldr	w4, [x0]
  405a08:	ldr	x3, [sp, #24]
  405a0c:	ldr	x2, [sp, #16]
  405a10:	adrp	x0, 409000 <ferror@plt+0x7100>
  405a14:	add	x1, x0, #0xda8
  405a18:	mov	w0, w4
  405a1c:	bl	401e50 <errx@plt>
  405a20:	ldp	x29, x30, [sp], #256
  405a24:	ret
  405a28:	sub	sp, sp, #0x20
  405a2c:	str	x0, [sp, #24]
  405a30:	str	x1, [sp, #16]
  405a34:	str	w2, [sp, #12]
  405a38:	b	405a68 <ferror@plt+0x3b68>
  405a3c:	ldr	x0, [sp, #24]
  405a40:	ldrsb	w1, [x0]
  405a44:	ldr	w0, [sp, #12]
  405a48:	sxtb	w0, w0
  405a4c:	cmp	w1, w0
  405a50:	b.ne	405a5c <ferror@plt+0x3b5c>  // b.any
  405a54:	ldr	x0, [sp, #24]
  405a58:	b	405a90 <ferror@plt+0x3b90>
  405a5c:	ldr	x0, [sp, #24]
  405a60:	add	x0, x0, #0x1
  405a64:	str	x0, [sp, #24]
  405a68:	ldr	x0, [sp, #16]
  405a6c:	sub	x1, x0, #0x1
  405a70:	str	x1, [sp, #16]
  405a74:	cmp	x0, #0x0
  405a78:	b.eq	405a8c <ferror@plt+0x3b8c>  // b.none
  405a7c:	ldr	x0, [sp, #24]
  405a80:	ldrsb	w0, [x0]
  405a84:	cmp	w0, #0x0
  405a88:	b.ne	405a3c <ferror@plt+0x3b3c>  // b.any
  405a8c:	mov	x0, #0x0                   	// #0
  405a90:	add	sp, sp, #0x20
  405a94:	ret
  405a98:	stp	x29, x30, [sp, #-48]!
  405a9c:	mov	x29, sp
  405aa0:	str	x0, [sp, #24]
  405aa4:	str	x1, [sp, #16]
  405aa8:	ldr	x1, [sp, #16]
  405aac:	ldr	x0, [sp, #24]
  405ab0:	bl	405bec <ferror@plt+0x3cec>
  405ab4:	str	w0, [sp, #44]
  405ab8:	ldr	w0, [sp, #44]
  405abc:	cmn	w0, #0x8, lsl #12
  405ac0:	b.lt	405ad4 <ferror@plt+0x3bd4>  // b.tstop
  405ac4:	ldr	w1, [sp, #44]
  405ac8:	mov	w0, #0x7fff                	// #32767
  405acc:	cmp	w1, w0
  405ad0:	b.le	405b08 <ferror@plt+0x3c08>
  405ad4:	bl	401e90 <__errno_location@plt>
  405ad8:	mov	x1, x0
  405adc:	mov	w0, #0x22                  	// #34
  405ae0:	str	w0, [x1]
  405ae4:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  405ae8:	add	x0, x0, #0x2f8
  405aec:	ldr	w4, [x0]
  405af0:	ldr	x3, [sp, #24]
  405af4:	ldr	x2, [sp, #16]
  405af8:	adrp	x0, 409000 <ferror@plt+0x7100>
  405afc:	add	x1, x0, #0xda8
  405b00:	mov	w0, w4
  405b04:	bl	401ee0 <err@plt>
  405b08:	ldr	w0, [sp, #44]
  405b0c:	sxth	w0, w0
  405b10:	ldp	x29, x30, [sp], #48
  405b14:	ret
  405b18:	stp	x29, x30, [sp, #-64]!
  405b1c:	mov	x29, sp
  405b20:	str	x0, [sp, #40]
  405b24:	str	x1, [sp, #32]
  405b28:	str	w2, [sp, #28]
  405b2c:	ldr	w2, [sp, #28]
  405b30:	ldr	x1, [sp, #32]
  405b34:	ldr	x0, [sp, #40]
  405b38:	bl	405c6c <ferror@plt+0x3d6c>
  405b3c:	str	w0, [sp, #60]
  405b40:	ldr	w1, [sp, #60]
  405b44:	mov	w0, #0xffff                	// #65535
  405b48:	cmp	w1, w0
  405b4c:	b.ls	405b84 <ferror@plt+0x3c84>  // b.plast
  405b50:	bl	401e90 <__errno_location@plt>
  405b54:	mov	x1, x0
  405b58:	mov	w0, #0x22                  	// #34
  405b5c:	str	w0, [x1]
  405b60:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  405b64:	add	x0, x0, #0x2f8
  405b68:	ldr	w4, [x0]
  405b6c:	ldr	x3, [sp, #40]
  405b70:	ldr	x2, [sp, #32]
  405b74:	adrp	x0, 409000 <ferror@plt+0x7100>
  405b78:	add	x1, x0, #0xda8
  405b7c:	mov	w0, w4
  405b80:	bl	401ee0 <err@plt>
  405b84:	ldr	w0, [sp, #60]
  405b88:	and	w0, w0, #0xffff
  405b8c:	ldp	x29, x30, [sp], #64
  405b90:	ret
  405b94:	stp	x29, x30, [sp, #-32]!
  405b98:	mov	x29, sp
  405b9c:	str	x0, [sp, #24]
  405ba0:	str	x1, [sp, #16]
  405ba4:	mov	w2, #0xa                   	// #10
  405ba8:	ldr	x1, [sp, #16]
  405bac:	ldr	x0, [sp, #24]
  405bb0:	bl	405b18 <ferror@plt+0x3c18>
  405bb4:	and	w0, w0, #0xffff
  405bb8:	ldp	x29, x30, [sp], #32
  405bbc:	ret
  405bc0:	stp	x29, x30, [sp, #-32]!
  405bc4:	mov	x29, sp
  405bc8:	str	x0, [sp, #24]
  405bcc:	str	x1, [sp, #16]
  405bd0:	mov	w2, #0x10                  	// #16
  405bd4:	ldr	x1, [sp, #16]
  405bd8:	ldr	x0, [sp, #24]
  405bdc:	bl	405b18 <ferror@plt+0x3c18>
  405be0:	and	w0, w0, #0xffff
  405be4:	ldp	x29, x30, [sp], #32
  405be8:	ret
  405bec:	stp	x29, x30, [sp, #-48]!
  405bf0:	mov	x29, sp
  405bf4:	str	x0, [sp, #24]
  405bf8:	str	x1, [sp, #16]
  405bfc:	ldr	x1, [sp, #16]
  405c00:	ldr	x0, [sp, #24]
  405c04:	bl	405d34 <ferror@plt+0x3e34>
  405c08:	str	x0, [sp, #40]
  405c0c:	ldr	x1, [sp, #40]
  405c10:	mov	x0, #0xffffffff80000000    	// #-2147483648
  405c14:	cmp	x1, x0
  405c18:	b.lt	405c2c <ferror@plt+0x3d2c>  // b.tstop
  405c1c:	ldr	x1, [sp, #40]
  405c20:	mov	x0, #0x7fffffff            	// #2147483647
  405c24:	cmp	x1, x0
  405c28:	b.le	405c60 <ferror@plt+0x3d60>
  405c2c:	bl	401e90 <__errno_location@plt>
  405c30:	mov	x1, x0
  405c34:	mov	w0, #0x22                  	// #34
  405c38:	str	w0, [x1]
  405c3c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  405c40:	add	x0, x0, #0x2f8
  405c44:	ldr	w4, [x0]
  405c48:	ldr	x3, [sp, #24]
  405c4c:	ldr	x2, [sp, #16]
  405c50:	adrp	x0, 409000 <ferror@plt+0x7100>
  405c54:	add	x1, x0, #0xda8
  405c58:	mov	w0, w4
  405c5c:	bl	401ee0 <err@plt>
  405c60:	ldr	x0, [sp, #40]
  405c64:	ldp	x29, x30, [sp], #48
  405c68:	ret
  405c6c:	stp	x29, x30, [sp, #-64]!
  405c70:	mov	x29, sp
  405c74:	str	x0, [sp, #40]
  405c78:	str	x1, [sp, #32]
  405c7c:	str	w2, [sp, #28]
  405c80:	ldr	w2, [sp, #28]
  405c84:	ldr	x1, [sp, #32]
  405c88:	ldr	x0, [sp, #40]
  405c8c:	bl	405e34 <ferror@plt+0x3f34>
  405c90:	str	x0, [sp, #56]
  405c94:	ldr	x1, [sp, #56]
  405c98:	mov	x0, #0xffffffff            	// #4294967295
  405c9c:	cmp	x1, x0
  405ca0:	b.ls	405cd8 <ferror@plt+0x3dd8>  // b.plast
  405ca4:	bl	401e90 <__errno_location@plt>
  405ca8:	mov	x1, x0
  405cac:	mov	w0, #0x22                  	// #34
  405cb0:	str	w0, [x1]
  405cb4:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  405cb8:	add	x0, x0, #0x2f8
  405cbc:	ldr	w4, [x0]
  405cc0:	ldr	x3, [sp, #40]
  405cc4:	ldr	x2, [sp, #32]
  405cc8:	adrp	x0, 409000 <ferror@plt+0x7100>
  405ccc:	add	x1, x0, #0xda8
  405cd0:	mov	w0, w4
  405cd4:	bl	401ee0 <err@plt>
  405cd8:	ldr	x0, [sp, #56]
  405cdc:	ldp	x29, x30, [sp], #64
  405ce0:	ret
  405ce4:	stp	x29, x30, [sp, #-32]!
  405ce8:	mov	x29, sp
  405cec:	str	x0, [sp, #24]
  405cf0:	str	x1, [sp, #16]
  405cf4:	mov	w2, #0xa                   	// #10
  405cf8:	ldr	x1, [sp, #16]
  405cfc:	ldr	x0, [sp, #24]
  405d00:	bl	405c6c <ferror@plt+0x3d6c>
  405d04:	ldp	x29, x30, [sp], #32
  405d08:	ret
  405d0c:	stp	x29, x30, [sp, #-32]!
  405d10:	mov	x29, sp
  405d14:	str	x0, [sp, #24]
  405d18:	str	x1, [sp, #16]
  405d1c:	mov	w2, #0x10                  	// #16
  405d20:	ldr	x1, [sp, #16]
  405d24:	ldr	x0, [sp, #24]
  405d28:	bl	405c6c <ferror@plt+0x3d6c>
  405d2c:	ldp	x29, x30, [sp], #32
  405d30:	ret
  405d34:	stp	x29, x30, [sp, #-48]!
  405d38:	mov	x29, sp
  405d3c:	str	x0, [sp, #24]
  405d40:	str	x1, [sp, #16]
  405d44:	str	xzr, [sp, #32]
  405d48:	bl	401e90 <__errno_location@plt>
  405d4c:	str	wzr, [x0]
  405d50:	ldr	x0, [sp, #24]
  405d54:	cmp	x0, #0x0
  405d58:	b.eq	405dc8 <ferror@plt+0x3ec8>  // b.none
  405d5c:	ldr	x0, [sp, #24]
  405d60:	ldrsb	w0, [x0]
  405d64:	cmp	w0, #0x0
  405d68:	b.eq	405dc8 <ferror@plt+0x3ec8>  // b.none
  405d6c:	add	x0, sp, #0x20
  405d70:	mov	w2, #0xa                   	// #10
  405d74:	mov	x1, x0
  405d78:	ldr	x0, [sp, #24]
  405d7c:	bl	401a70 <strtoimax@plt>
  405d80:	str	x0, [sp, #40]
  405d84:	bl	401e90 <__errno_location@plt>
  405d88:	ldr	w0, [x0]
  405d8c:	cmp	w0, #0x0
  405d90:	b.ne	405dd0 <ferror@plt+0x3ed0>  // b.any
  405d94:	ldr	x0, [sp, #32]
  405d98:	ldr	x1, [sp, #24]
  405d9c:	cmp	x1, x0
  405da0:	b.eq	405dd0 <ferror@plt+0x3ed0>  // b.none
  405da4:	ldr	x0, [sp, #32]
  405da8:	cmp	x0, #0x0
  405dac:	b.eq	405dc0 <ferror@plt+0x3ec0>  // b.none
  405db0:	ldr	x0, [sp, #32]
  405db4:	ldrsb	w0, [x0]
  405db8:	cmp	w0, #0x0
  405dbc:	b.ne	405dd0 <ferror@plt+0x3ed0>  // b.any
  405dc0:	ldr	x0, [sp, #40]
  405dc4:	b	405e2c <ferror@plt+0x3f2c>
  405dc8:	nop
  405dcc:	b	405dd4 <ferror@plt+0x3ed4>
  405dd0:	nop
  405dd4:	bl	401e90 <__errno_location@plt>
  405dd8:	ldr	w0, [x0]
  405ddc:	cmp	w0, #0x22
  405de0:	b.ne	405e08 <ferror@plt+0x3f08>  // b.any
  405de4:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  405de8:	add	x0, x0, #0x2f8
  405dec:	ldr	w4, [x0]
  405df0:	ldr	x3, [sp, #24]
  405df4:	ldr	x2, [sp, #16]
  405df8:	adrp	x0, 409000 <ferror@plt+0x7100>
  405dfc:	add	x1, x0, #0xda8
  405e00:	mov	w0, w4
  405e04:	bl	401ee0 <err@plt>
  405e08:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  405e0c:	add	x0, x0, #0x2f8
  405e10:	ldr	w4, [x0]
  405e14:	ldr	x3, [sp, #24]
  405e18:	ldr	x2, [sp, #16]
  405e1c:	adrp	x0, 409000 <ferror@plt+0x7100>
  405e20:	add	x1, x0, #0xda8
  405e24:	mov	w0, w4
  405e28:	bl	401e50 <errx@plt>
  405e2c:	ldp	x29, x30, [sp], #48
  405e30:	ret
  405e34:	stp	x29, x30, [sp, #-64]!
  405e38:	mov	x29, sp
  405e3c:	str	x0, [sp, #40]
  405e40:	str	x1, [sp, #32]
  405e44:	str	w2, [sp, #28]
  405e48:	str	xzr, [sp, #48]
  405e4c:	bl	401e90 <__errno_location@plt>
  405e50:	str	wzr, [x0]
  405e54:	ldr	x0, [sp, #40]
  405e58:	cmp	x0, #0x0
  405e5c:	b.eq	405ecc <ferror@plt+0x3fcc>  // b.none
  405e60:	ldr	x0, [sp, #40]
  405e64:	ldrsb	w0, [x0]
  405e68:	cmp	w0, #0x0
  405e6c:	b.eq	405ecc <ferror@plt+0x3fcc>  // b.none
  405e70:	add	x0, sp, #0x30
  405e74:	ldr	w2, [sp, #28]
  405e78:	mov	x1, x0
  405e7c:	ldr	x0, [sp, #40]
  405e80:	bl	401ce0 <strtoumax@plt>
  405e84:	str	x0, [sp, #56]
  405e88:	bl	401e90 <__errno_location@plt>
  405e8c:	ldr	w0, [x0]
  405e90:	cmp	w0, #0x0
  405e94:	b.ne	405ed4 <ferror@plt+0x3fd4>  // b.any
  405e98:	ldr	x0, [sp, #48]
  405e9c:	ldr	x1, [sp, #40]
  405ea0:	cmp	x1, x0
  405ea4:	b.eq	405ed4 <ferror@plt+0x3fd4>  // b.none
  405ea8:	ldr	x0, [sp, #48]
  405eac:	cmp	x0, #0x0
  405eb0:	b.eq	405ec4 <ferror@plt+0x3fc4>  // b.none
  405eb4:	ldr	x0, [sp, #48]
  405eb8:	ldrsb	w0, [x0]
  405ebc:	cmp	w0, #0x0
  405ec0:	b.ne	405ed4 <ferror@plt+0x3fd4>  // b.any
  405ec4:	ldr	x0, [sp, #56]
  405ec8:	b	405f30 <ferror@plt+0x4030>
  405ecc:	nop
  405ed0:	b	405ed8 <ferror@plt+0x3fd8>
  405ed4:	nop
  405ed8:	bl	401e90 <__errno_location@plt>
  405edc:	ldr	w0, [x0]
  405ee0:	cmp	w0, #0x22
  405ee4:	b.ne	405f0c <ferror@plt+0x400c>  // b.any
  405ee8:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  405eec:	add	x0, x0, #0x2f8
  405ef0:	ldr	w4, [x0]
  405ef4:	ldr	x3, [sp, #40]
  405ef8:	ldr	x2, [sp, #32]
  405efc:	adrp	x0, 409000 <ferror@plt+0x7100>
  405f00:	add	x1, x0, #0xda8
  405f04:	mov	w0, w4
  405f08:	bl	401ee0 <err@plt>
  405f0c:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  405f10:	add	x0, x0, #0x2f8
  405f14:	ldr	w4, [x0]
  405f18:	ldr	x3, [sp, #40]
  405f1c:	ldr	x2, [sp, #32]
  405f20:	adrp	x0, 409000 <ferror@plt+0x7100>
  405f24:	add	x1, x0, #0xda8
  405f28:	mov	w0, w4
  405f2c:	bl	401e50 <errx@plt>
  405f30:	ldp	x29, x30, [sp], #64
  405f34:	ret
  405f38:	stp	x29, x30, [sp, #-32]!
  405f3c:	mov	x29, sp
  405f40:	str	x0, [sp, #24]
  405f44:	str	x1, [sp, #16]
  405f48:	mov	w2, #0xa                   	// #10
  405f4c:	ldr	x1, [sp, #16]
  405f50:	ldr	x0, [sp, #24]
  405f54:	bl	405e34 <ferror@plt+0x3f34>
  405f58:	ldp	x29, x30, [sp], #32
  405f5c:	ret
  405f60:	stp	x29, x30, [sp, #-32]!
  405f64:	mov	x29, sp
  405f68:	str	x0, [sp, #24]
  405f6c:	str	x1, [sp, #16]
  405f70:	mov	w2, #0x10                  	// #16
  405f74:	ldr	x1, [sp, #16]
  405f78:	ldr	x0, [sp, #24]
  405f7c:	bl	405e34 <ferror@plt+0x3f34>
  405f80:	ldp	x29, x30, [sp], #32
  405f84:	ret
  405f88:	stp	x29, x30, [sp, #-48]!
  405f8c:	mov	x29, sp
  405f90:	str	x0, [sp, #24]
  405f94:	str	x1, [sp, #16]
  405f98:	str	xzr, [sp, #32]
  405f9c:	bl	401e90 <__errno_location@plt>
  405fa0:	str	wzr, [x0]
  405fa4:	ldr	x0, [sp, #24]
  405fa8:	cmp	x0, #0x0
  405fac:	b.eq	406018 <ferror@plt+0x4118>  // b.none
  405fb0:	ldr	x0, [sp, #24]
  405fb4:	ldrsb	w0, [x0]
  405fb8:	cmp	w0, #0x0
  405fbc:	b.eq	406018 <ferror@plt+0x4118>  // b.none
  405fc0:	add	x0, sp, #0x20
  405fc4:	mov	x1, x0
  405fc8:	ldr	x0, [sp, #24]
  405fcc:	bl	401ab0 <strtod@plt>
  405fd0:	str	d0, [sp, #40]
  405fd4:	bl	401e90 <__errno_location@plt>
  405fd8:	ldr	w0, [x0]
  405fdc:	cmp	w0, #0x0
  405fe0:	b.ne	406020 <ferror@plt+0x4120>  // b.any
  405fe4:	ldr	x0, [sp, #32]
  405fe8:	ldr	x1, [sp, #24]
  405fec:	cmp	x1, x0
  405ff0:	b.eq	406020 <ferror@plt+0x4120>  // b.none
  405ff4:	ldr	x0, [sp, #32]
  405ff8:	cmp	x0, #0x0
  405ffc:	b.eq	406010 <ferror@plt+0x4110>  // b.none
  406000:	ldr	x0, [sp, #32]
  406004:	ldrsb	w0, [x0]
  406008:	cmp	w0, #0x0
  40600c:	b.ne	406020 <ferror@plt+0x4120>  // b.any
  406010:	ldr	d0, [sp, #40]
  406014:	b	40607c <ferror@plt+0x417c>
  406018:	nop
  40601c:	b	406024 <ferror@plt+0x4124>
  406020:	nop
  406024:	bl	401e90 <__errno_location@plt>
  406028:	ldr	w0, [x0]
  40602c:	cmp	w0, #0x22
  406030:	b.ne	406058 <ferror@plt+0x4158>  // b.any
  406034:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  406038:	add	x0, x0, #0x2f8
  40603c:	ldr	w4, [x0]
  406040:	ldr	x3, [sp, #24]
  406044:	ldr	x2, [sp, #16]
  406048:	adrp	x0, 409000 <ferror@plt+0x7100>
  40604c:	add	x1, x0, #0xda8
  406050:	mov	w0, w4
  406054:	bl	401ee0 <err@plt>
  406058:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  40605c:	add	x0, x0, #0x2f8
  406060:	ldr	w4, [x0]
  406064:	ldr	x3, [sp, #24]
  406068:	ldr	x2, [sp, #16]
  40606c:	adrp	x0, 409000 <ferror@plt+0x7100>
  406070:	add	x1, x0, #0xda8
  406074:	mov	w0, w4
  406078:	bl	401e50 <errx@plt>
  40607c:	ldp	x29, x30, [sp], #48
  406080:	ret
  406084:	stp	x29, x30, [sp, #-48]!
  406088:	mov	x29, sp
  40608c:	str	x0, [sp, #24]
  406090:	str	x1, [sp, #16]
  406094:	str	xzr, [sp, #32]
  406098:	bl	401e90 <__errno_location@plt>
  40609c:	str	wzr, [x0]
  4060a0:	ldr	x0, [sp, #24]
  4060a4:	cmp	x0, #0x0
  4060a8:	b.eq	406118 <ferror@plt+0x4218>  // b.none
  4060ac:	ldr	x0, [sp, #24]
  4060b0:	ldrsb	w0, [x0]
  4060b4:	cmp	w0, #0x0
  4060b8:	b.eq	406118 <ferror@plt+0x4218>  // b.none
  4060bc:	add	x0, sp, #0x20
  4060c0:	mov	w2, #0xa                   	// #10
  4060c4:	mov	x1, x0
  4060c8:	ldr	x0, [sp, #24]
  4060cc:	bl	401d70 <strtol@plt>
  4060d0:	str	x0, [sp, #40]
  4060d4:	bl	401e90 <__errno_location@plt>
  4060d8:	ldr	w0, [x0]
  4060dc:	cmp	w0, #0x0
  4060e0:	b.ne	406120 <ferror@plt+0x4220>  // b.any
  4060e4:	ldr	x0, [sp, #32]
  4060e8:	ldr	x1, [sp, #24]
  4060ec:	cmp	x1, x0
  4060f0:	b.eq	406120 <ferror@plt+0x4220>  // b.none
  4060f4:	ldr	x0, [sp, #32]
  4060f8:	cmp	x0, #0x0
  4060fc:	b.eq	406110 <ferror@plt+0x4210>  // b.none
  406100:	ldr	x0, [sp, #32]
  406104:	ldrsb	w0, [x0]
  406108:	cmp	w0, #0x0
  40610c:	b.ne	406120 <ferror@plt+0x4220>  // b.any
  406110:	ldr	x0, [sp, #40]
  406114:	b	40617c <ferror@plt+0x427c>
  406118:	nop
  40611c:	b	406124 <ferror@plt+0x4224>
  406120:	nop
  406124:	bl	401e90 <__errno_location@plt>
  406128:	ldr	w0, [x0]
  40612c:	cmp	w0, #0x22
  406130:	b.ne	406158 <ferror@plt+0x4258>  // b.any
  406134:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  406138:	add	x0, x0, #0x2f8
  40613c:	ldr	w4, [x0]
  406140:	ldr	x3, [sp, #24]
  406144:	ldr	x2, [sp, #16]
  406148:	adrp	x0, 409000 <ferror@plt+0x7100>
  40614c:	add	x1, x0, #0xda8
  406150:	mov	w0, w4
  406154:	bl	401ee0 <err@plt>
  406158:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  40615c:	add	x0, x0, #0x2f8
  406160:	ldr	w4, [x0]
  406164:	ldr	x3, [sp, #24]
  406168:	ldr	x2, [sp, #16]
  40616c:	adrp	x0, 409000 <ferror@plt+0x7100>
  406170:	add	x1, x0, #0xda8
  406174:	mov	w0, w4
  406178:	bl	401e50 <errx@plt>
  40617c:	ldp	x29, x30, [sp], #48
  406180:	ret
  406184:	stp	x29, x30, [sp, #-48]!
  406188:	mov	x29, sp
  40618c:	str	x0, [sp, #24]
  406190:	str	x1, [sp, #16]
  406194:	str	xzr, [sp, #32]
  406198:	bl	401e90 <__errno_location@plt>
  40619c:	str	wzr, [x0]
  4061a0:	ldr	x0, [sp, #24]
  4061a4:	cmp	x0, #0x0
  4061a8:	b.eq	406218 <ferror@plt+0x4318>  // b.none
  4061ac:	ldr	x0, [sp, #24]
  4061b0:	ldrsb	w0, [x0]
  4061b4:	cmp	w0, #0x0
  4061b8:	b.eq	406218 <ferror@plt+0x4318>  // b.none
  4061bc:	add	x0, sp, #0x20
  4061c0:	mov	w2, #0xa                   	// #10
  4061c4:	mov	x1, x0
  4061c8:	ldr	x0, [sp, #24]
  4061cc:	bl	401a20 <strtoul@plt>
  4061d0:	str	x0, [sp, #40]
  4061d4:	bl	401e90 <__errno_location@plt>
  4061d8:	ldr	w0, [x0]
  4061dc:	cmp	w0, #0x0
  4061e0:	b.ne	406220 <ferror@plt+0x4320>  // b.any
  4061e4:	ldr	x0, [sp, #32]
  4061e8:	ldr	x1, [sp, #24]
  4061ec:	cmp	x1, x0
  4061f0:	b.eq	406220 <ferror@plt+0x4320>  // b.none
  4061f4:	ldr	x0, [sp, #32]
  4061f8:	cmp	x0, #0x0
  4061fc:	b.eq	406210 <ferror@plt+0x4310>  // b.none
  406200:	ldr	x0, [sp, #32]
  406204:	ldrsb	w0, [x0]
  406208:	cmp	w0, #0x0
  40620c:	b.ne	406220 <ferror@plt+0x4320>  // b.any
  406210:	ldr	x0, [sp, #40]
  406214:	b	40627c <ferror@plt+0x437c>
  406218:	nop
  40621c:	b	406224 <ferror@plt+0x4324>
  406220:	nop
  406224:	bl	401e90 <__errno_location@plt>
  406228:	ldr	w0, [x0]
  40622c:	cmp	w0, #0x22
  406230:	b.ne	406258 <ferror@plt+0x4358>  // b.any
  406234:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  406238:	add	x0, x0, #0x2f8
  40623c:	ldr	w4, [x0]
  406240:	ldr	x3, [sp, #24]
  406244:	ldr	x2, [sp, #16]
  406248:	adrp	x0, 409000 <ferror@plt+0x7100>
  40624c:	add	x1, x0, #0xda8
  406250:	mov	w0, w4
  406254:	bl	401ee0 <err@plt>
  406258:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  40625c:	add	x0, x0, #0x2f8
  406260:	ldr	w4, [x0]
  406264:	ldr	x3, [sp, #24]
  406268:	ldr	x2, [sp, #16]
  40626c:	adrp	x0, 409000 <ferror@plt+0x7100>
  406270:	add	x1, x0, #0xda8
  406274:	mov	w0, w4
  406278:	bl	401e50 <errx@plt>
  40627c:	ldp	x29, x30, [sp], #48
  406280:	ret
  406284:	stp	x29, x30, [sp, #-48]!
  406288:	mov	x29, sp
  40628c:	str	x0, [sp, #24]
  406290:	str	x1, [sp, #16]
  406294:	add	x0, sp, #0x28
  406298:	mov	x1, x0
  40629c:	ldr	x0, [sp, #24]
  4062a0:	bl	4056c0 <ferror@plt+0x37c0>
  4062a4:	cmp	w0, #0x0
  4062a8:	b.ne	4062b4 <ferror@plt+0x43b4>  // b.any
  4062ac:	ldr	x0, [sp, #40]
  4062b0:	b	40630c <ferror@plt+0x440c>
  4062b4:	bl	401e90 <__errno_location@plt>
  4062b8:	ldr	w0, [x0]
  4062bc:	cmp	w0, #0x0
  4062c0:	b.eq	4062e8 <ferror@plt+0x43e8>  // b.none
  4062c4:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  4062c8:	add	x0, x0, #0x2f8
  4062cc:	ldr	w4, [x0]
  4062d0:	ldr	x3, [sp, #24]
  4062d4:	ldr	x2, [sp, #16]
  4062d8:	adrp	x0, 409000 <ferror@plt+0x7100>
  4062dc:	add	x1, x0, #0xda8
  4062e0:	mov	w0, w4
  4062e4:	bl	401ee0 <err@plt>
  4062e8:	adrp	x0, 41c000 <ferror@plt+0x1a100>
  4062ec:	add	x0, x0, #0x2f8
  4062f0:	ldr	w4, [x0]
  4062f4:	ldr	x3, [sp, #24]
  4062f8:	ldr	x2, [sp, #16]
  4062fc:	adrp	x0, 409000 <ferror@plt+0x7100>
  406300:	add	x1, x0, #0xda8
  406304:	mov	w0, w4
  406308:	bl	401e50 <errx@plt>
  40630c:	ldp	x29, x30, [sp], #48
  406310:	ret
  406314:	stp	x29, x30, [sp, #-64]!
  406318:	mov	x29, sp
  40631c:	str	x0, [sp, #40]
  406320:	str	x1, [sp, #32]
  406324:	str	x2, [sp, #24]
  406328:	ldr	x1, [sp, #24]
  40632c:	ldr	x0, [sp, #40]
  406330:	bl	405f88 <ferror@plt+0x4088>
  406334:	str	d0, [sp, #56]
  406338:	ldr	d0, [sp, #56]
  40633c:	fcvtzs	d0, d0
  406340:	ldr	x0, [sp, #32]
  406344:	str	d0, [x0]
  406348:	ldr	x0, [sp, #32]
  40634c:	ldr	d0, [x0]
  406350:	scvtf	d0, d0
  406354:	ldr	d1, [sp, #56]
  406358:	fsub	d0, d1, d0
  40635c:	mov	x0, #0x848000000000        	// #145685290680320
  406360:	movk	x0, #0x412e, lsl #48
  406364:	fmov	d1, x0
  406368:	fmul	d0, d0, d1
  40636c:	fcvtzs	d0, d0
  406370:	ldr	x0, [sp, #32]
  406374:	str	d0, [x0, #8]
  406378:	nop
  40637c:	ldp	x29, x30, [sp], #64
  406380:	ret
  406384:	sub	sp, sp, #0x20
  406388:	str	w0, [sp, #12]
  40638c:	str	x1, [sp]
  406390:	strh	wzr, [sp, #30]
  406394:	ldr	w0, [sp, #12]
  406398:	and	w0, w0, #0xf000
  40639c:	cmp	w0, #0x4, lsl #12
  4063a0:	b.ne	4063c8 <ferror@plt+0x44c8>  // b.any
  4063a4:	ldrh	w0, [sp, #30]
  4063a8:	add	w1, w0, #0x1
  4063ac:	strh	w1, [sp, #30]
  4063b0:	and	x0, x0, #0xffff
  4063b4:	ldr	x1, [sp]
  4063b8:	add	x0, x1, x0
  4063bc:	mov	w1, #0x64                  	// #100
  4063c0:	strb	w1, [x0]
  4063c4:	b	4064fc <ferror@plt+0x45fc>
  4063c8:	ldr	w0, [sp, #12]
  4063cc:	and	w0, w0, #0xf000
  4063d0:	cmp	w0, #0xa, lsl #12
  4063d4:	b.ne	4063fc <ferror@plt+0x44fc>  // b.any
  4063d8:	ldrh	w0, [sp, #30]
  4063dc:	add	w1, w0, #0x1
  4063e0:	strh	w1, [sp, #30]
  4063e4:	and	x0, x0, #0xffff
  4063e8:	ldr	x1, [sp]
  4063ec:	add	x0, x1, x0
  4063f0:	mov	w1, #0x6c                  	// #108
  4063f4:	strb	w1, [x0]
  4063f8:	b	4064fc <ferror@plt+0x45fc>
  4063fc:	ldr	w0, [sp, #12]
  406400:	and	w0, w0, #0xf000
  406404:	cmp	w0, #0x2, lsl #12
  406408:	b.ne	406430 <ferror@plt+0x4530>  // b.any
  40640c:	ldrh	w0, [sp, #30]
  406410:	add	w1, w0, #0x1
  406414:	strh	w1, [sp, #30]
  406418:	and	x0, x0, #0xffff
  40641c:	ldr	x1, [sp]
  406420:	add	x0, x1, x0
  406424:	mov	w1, #0x63                  	// #99
  406428:	strb	w1, [x0]
  40642c:	b	4064fc <ferror@plt+0x45fc>
  406430:	ldr	w0, [sp, #12]
  406434:	and	w0, w0, #0xf000
  406438:	cmp	w0, #0x6, lsl #12
  40643c:	b.ne	406464 <ferror@plt+0x4564>  // b.any
  406440:	ldrh	w0, [sp, #30]
  406444:	add	w1, w0, #0x1
  406448:	strh	w1, [sp, #30]
  40644c:	and	x0, x0, #0xffff
  406450:	ldr	x1, [sp]
  406454:	add	x0, x1, x0
  406458:	mov	w1, #0x62                  	// #98
  40645c:	strb	w1, [x0]
  406460:	b	4064fc <ferror@plt+0x45fc>
  406464:	ldr	w0, [sp, #12]
  406468:	and	w0, w0, #0xf000
  40646c:	cmp	w0, #0xc, lsl #12
  406470:	b.ne	406498 <ferror@plt+0x4598>  // b.any
  406474:	ldrh	w0, [sp, #30]
  406478:	add	w1, w0, #0x1
  40647c:	strh	w1, [sp, #30]
  406480:	and	x0, x0, #0xffff
  406484:	ldr	x1, [sp]
  406488:	add	x0, x1, x0
  40648c:	mov	w1, #0x73                  	// #115
  406490:	strb	w1, [x0]
  406494:	b	4064fc <ferror@plt+0x45fc>
  406498:	ldr	w0, [sp, #12]
  40649c:	and	w0, w0, #0xf000
  4064a0:	cmp	w0, #0x1, lsl #12
  4064a4:	b.ne	4064cc <ferror@plt+0x45cc>  // b.any
  4064a8:	ldrh	w0, [sp, #30]
  4064ac:	add	w1, w0, #0x1
  4064b0:	strh	w1, [sp, #30]
  4064b4:	and	x0, x0, #0xffff
  4064b8:	ldr	x1, [sp]
  4064bc:	add	x0, x1, x0
  4064c0:	mov	w1, #0x70                  	// #112
  4064c4:	strb	w1, [x0]
  4064c8:	b	4064fc <ferror@plt+0x45fc>
  4064cc:	ldr	w0, [sp, #12]
  4064d0:	and	w0, w0, #0xf000
  4064d4:	cmp	w0, #0x8, lsl #12
  4064d8:	b.ne	4064fc <ferror@plt+0x45fc>  // b.any
  4064dc:	ldrh	w0, [sp, #30]
  4064e0:	add	w1, w0, #0x1
  4064e4:	strh	w1, [sp, #30]
  4064e8:	and	x0, x0, #0xffff
  4064ec:	ldr	x1, [sp]
  4064f0:	add	x0, x1, x0
  4064f4:	mov	w1, #0x2d                  	// #45
  4064f8:	strb	w1, [x0]
  4064fc:	ldr	w0, [sp, #12]
  406500:	and	w0, w0, #0x100
  406504:	cmp	w0, #0x0
  406508:	b.eq	406514 <ferror@plt+0x4614>  // b.none
  40650c:	mov	w0, #0x72                  	// #114
  406510:	b	406518 <ferror@plt+0x4618>
  406514:	mov	w0, #0x2d                  	// #45
  406518:	ldrh	w1, [sp, #30]
  40651c:	add	w2, w1, #0x1
  406520:	strh	w2, [sp, #30]
  406524:	and	x1, x1, #0xffff
  406528:	ldr	x2, [sp]
  40652c:	add	x1, x2, x1
  406530:	strb	w0, [x1]
  406534:	ldr	w0, [sp, #12]
  406538:	and	w0, w0, #0x80
  40653c:	cmp	w0, #0x0
  406540:	b.eq	40654c <ferror@plt+0x464c>  // b.none
  406544:	mov	w0, #0x77                  	// #119
  406548:	b	406550 <ferror@plt+0x4650>
  40654c:	mov	w0, #0x2d                  	// #45
  406550:	ldrh	w1, [sp, #30]
  406554:	add	w2, w1, #0x1
  406558:	strh	w2, [sp, #30]
  40655c:	and	x1, x1, #0xffff
  406560:	ldr	x2, [sp]
  406564:	add	x1, x2, x1
  406568:	strb	w0, [x1]
  40656c:	ldr	w0, [sp, #12]
  406570:	and	w0, w0, #0x800
  406574:	cmp	w0, #0x0
  406578:	b.eq	40659c <ferror@plt+0x469c>  // b.none
  40657c:	ldr	w0, [sp, #12]
  406580:	and	w0, w0, #0x40
  406584:	cmp	w0, #0x0
  406588:	b.eq	406594 <ferror@plt+0x4694>  // b.none
  40658c:	mov	w0, #0x73                  	// #115
  406590:	b	4065b8 <ferror@plt+0x46b8>
  406594:	mov	w0, #0x53                  	// #83
  406598:	b	4065b8 <ferror@plt+0x46b8>
  40659c:	ldr	w0, [sp, #12]
  4065a0:	and	w0, w0, #0x40
  4065a4:	cmp	w0, #0x0
  4065a8:	b.eq	4065b4 <ferror@plt+0x46b4>  // b.none
  4065ac:	mov	w0, #0x78                  	// #120
  4065b0:	b	4065b8 <ferror@plt+0x46b8>
  4065b4:	mov	w0, #0x2d                  	// #45
  4065b8:	ldrh	w1, [sp, #30]
  4065bc:	add	w2, w1, #0x1
  4065c0:	strh	w2, [sp, #30]
  4065c4:	and	x1, x1, #0xffff
  4065c8:	ldr	x2, [sp]
  4065cc:	add	x1, x2, x1
  4065d0:	strb	w0, [x1]
  4065d4:	ldr	w0, [sp, #12]
  4065d8:	and	w0, w0, #0x20
  4065dc:	cmp	w0, #0x0
  4065e0:	b.eq	4065ec <ferror@plt+0x46ec>  // b.none
  4065e4:	mov	w0, #0x72                  	// #114
  4065e8:	b	4065f0 <ferror@plt+0x46f0>
  4065ec:	mov	w0, #0x2d                  	// #45
  4065f0:	ldrh	w1, [sp, #30]
  4065f4:	add	w2, w1, #0x1
  4065f8:	strh	w2, [sp, #30]
  4065fc:	and	x1, x1, #0xffff
  406600:	ldr	x2, [sp]
  406604:	add	x1, x2, x1
  406608:	strb	w0, [x1]
  40660c:	ldr	w0, [sp, #12]
  406610:	and	w0, w0, #0x10
  406614:	cmp	w0, #0x0
  406618:	b.eq	406624 <ferror@plt+0x4724>  // b.none
  40661c:	mov	w0, #0x77                  	// #119
  406620:	b	406628 <ferror@plt+0x4728>
  406624:	mov	w0, #0x2d                  	// #45
  406628:	ldrh	w1, [sp, #30]
  40662c:	add	w2, w1, #0x1
  406630:	strh	w2, [sp, #30]
  406634:	and	x1, x1, #0xffff
  406638:	ldr	x2, [sp]
  40663c:	add	x1, x2, x1
  406640:	strb	w0, [x1]
  406644:	ldr	w0, [sp, #12]
  406648:	and	w0, w0, #0x400
  40664c:	cmp	w0, #0x0
  406650:	b.eq	406674 <ferror@plt+0x4774>  // b.none
  406654:	ldr	w0, [sp, #12]
  406658:	and	w0, w0, #0x8
  40665c:	cmp	w0, #0x0
  406660:	b.eq	40666c <ferror@plt+0x476c>  // b.none
  406664:	mov	w0, #0x73                  	// #115
  406668:	b	406690 <ferror@plt+0x4790>
  40666c:	mov	w0, #0x53                  	// #83
  406670:	b	406690 <ferror@plt+0x4790>
  406674:	ldr	w0, [sp, #12]
  406678:	and	w0, w0, #0x8
  40667c:	cmp	w0, #0x0
  406680:	b.eq	40668c <ferror@plt+0x478c>  // b.none
  406684:	mov	w0, #0x78                  	// #120
  406688:	b	406690 <ferror@plt+0x4790>
  40668c:	mov	w0, #0x2d                  	// #45
  406690:	ldrh	w1, [sp, #30]
  406694:	add	w2, w1, #0x1
  406698:	strh	w2, [sp, #30]
  40669c:	and	x1, x1, #0xffff
  4066a0:	ldr	x2, [sp]
  4066a4:	add	x1, x2, x1
  4066a8:	strb	w0, [x1]
  4066ac:	ldr	w0, [sp, #12]
  4066b0:	and	w0, w0, #0x4
  4066b4:	cmp	w0, #0x0
  4066b8:	b.eq	4066c4 <ferror@plt+0x47c4>  // b.none
  4066bc:	mov	w0, #0x72                  	// #114
  4066c0:	b	4066c8 <ferror@plt+0x47c8>
  4066c4:	mov	w0, #0x2d                  	// #45
  4066c8:	ldrh	w1, [sp, #30]
  4066cc:	add	w2, w1, #0x1
  4066d0:	strh	w2, [sp, #30]
  4066d4:	and	x1, x1, #0xffff
  4066d8:	ldr	x2, [sp]
  4066dc:	add	x1, x2, x1
  4066e0:	strb	w0, [x1]
  4066e4:	ldr	w0, [sp, #12]
  4066e8:	and	w0, w0, #0x2
  4066ec:	cmp	w0, #0x0
  4066f0:	b.eq	4066fc <ferror@plt+0x47fc>  // b.none
  4066f4:	mov	w0, #0x77                  	// #119
  4066f8:	b	406700 <ferror@plt+0x4800>
  4066fc:	mov	w0, #0x2d                  	// #45
  406700:	ldrh	w1, [sp, #30]
  406704:	add	w2, w1, #0x1
  406708:	strh	w2, [sp, #30]
  40670c:	and	x1, x1, #0xffff
  406710:	ldr	x2, [sp]
  406714:	add	x1, x2, x1
  406718:	strb	w0, [x1]
  40671c:	ldr	w0, [sp, #12]
  406720:	and	w0, w0, #0x200
  406724:	cmp	w0, #0x0
  406728:	b.eq	40674c <ferror@plt+0x484c>  // b.none
  40672c:	ldr	w0, [sp, #12]
  406730:	and	w0, w0, #0x1
  406734:	cmp	w0, #0x0
  406738:	b.eq	406744 <ferror@plt+0x4844>  // b.none
  40673c:	mov	w0, #0x74                  	// #116
  406740:	b	406768 <ferror@plt+0x4868>
  406744:	mov	w0, #0x54                  	// #84
  406748:	b	406768 <ferror@plt+0x4868>
  40674c:	ldr	w0, [sp, #12]
  406750:	and	w0, w0, #0x1
  406754:	cmp	w0, #0x0
  406758:	b.eq	406764 <ferror@plt+0x4864>  // b.none
  40675c:	mov	w0, #0x78                  	// #120
  406760:	b	406768 <ferror@plt+0x4868>
  406764:	mov	w0, #0x2d                  	// #45
  406768:	ldrh	w1, [sp, #30]
  40676c:	add	w2, w1, #0x1
  406770:	strh	w2, [sp, #30]
  406774:	and	x1, x1, #0xffff
  406778:	ldr	x2, [sp]
  40677c:	add	x1, x2, x1
  406780:	strb	w0, [x1]
  406784:	ldrh	w0, [sp, #30]
  406788:	ldr	x1, [sp]
  40678c:	add	x0, x1, x0
  406790:	strb	wzr, [x0]
  406794:	ldr	x0, [sp]
  406798:	add	sp, sp, #0x20
  40679c:	ret
  4067a0:	sub	sp, sp, #0x20
  4067a4:	str	x0, [sp, #8]
  4067a8:	mov	w0, #0xa                   	// #10
  4067ac:	str	w0, [sp, #28]
  4067b0:	b	4067d8 <ferror@plt+0x48d8>
  4067b4:	ldr	w0, [sp, #28]
  4067b8:	mov	x1, #0x1                   	// #1
  4067bc:	lsl	x0, x1, x0
  4067c0:	ldr	x1, [sp, #8]
  4067c4:	cmp	x1, x0
  4067c8:	b.cc	4067e8 <ferror@plt+0x48e8>  // b.lo, b.ul, b.last
  4067cc:	ldr	w0, [sp, #28]
  4067d0:	add	w0, w0, #0xa
  4067d4:	str	w0, [sp, #28]
  4067d8:	ldr	w0, [sp, #28]
  4067dc:	cmp	w0, #0x3c
  4067e0:	b.le	4067b4 <ferror@plt+0x48b4>
  4067e4:	b	4067ec <ferror@plt+0x48ec>
  4067e8:	nop
  4067ec:	ldr	w0, [sp, #28]
  4067f0:	sub	w0, w0, #0xa
  4067f4:	add	sp, sp, #0x20
  4067f8:	ret
  4067fc:	stp	x29, x30, [sp, #-128]!
  406800:	mov	x29, sp
  406804:	str	w0, [sp, #28]
  406808:	str	x1, [sp, #16]
  40680c:	adrp	x0, 409000 <ferror@plt+0x7100>
  406810:	add	x0, x0, #0xdb8
  406814:	str	x0, [sp, #88]
  406818:	add	x0, sp, #0x20
  40681c:	str	x0, [sp, #104]
  406820:	ldr	w0, [sp, #28]
  406824:	and	w0, w0, #0x2
  406828:	cmp	w0, #0x0
  40682c:	b.eq	406844 <ferror@plt+0x4944>  // b.none
  406830:	ldr	x0, [sp, #104]
  406834:	add	x1, x0, #0x1
  406838:	str	x1, [sp, #104]
  40683c:	mov	w1, #0x20                  	// #32
  406840:	strb	w1, [x0]
  406844:	ldr	x0, [sp, #16]
  406848:	bl	4067a0 <ferror@plt+0x48a0>
  40684c:	str	w0, [sp, #84]
  406850:	ldr	w0, [sp, #84]
  406854:	cmp	w0, #0x0
  406858:	b.eq	406884 <ferror@plt+0x4984>  // b.none
  40685c:	ldr	w0, [sp, #84]
  406860:	mov	w1, #0x6667                	// #26215
  406864:	movk	w1, #0x6666, lsl #16
  406868:	smull	x1, w0, w1
  40686c:	lsr	x1, x1, #32
  406870:	asr	w1, w1, #2
  406874:	asr	w0, w0, #31
  406878:	sub	w0, w1, w0
  40687c:	sxtw	x0, w0
  406880:	b	406888 <ferror@plt+0x4988>
  406884:	mov	x0, #0x0                   	// #0
  406888:	ldr	x1, [sp, #88]
  40688c:	add	x0, x1, x0
  406890:	ldrb	w0, [x0]
  406894:	strb	w0, [sp, #83]
  406898:	ldr	w0, [sp, #84]
  40689c:	cmp	w0, #0x0
  4068a0:	b.eq	4068b4 <ferror@plt+0x49b4>  // b.none
  4068a4:	ldr	w0, [sp, #84]
  4068a8:	ldr	x1, [sp, #16]
  4068ac:	lsr	x0, x1, x0
  4068b0:	b	4068b8 <ferror@plt+0x49b8>
  4068b4:	ldr	x0, [sp, #16]
  4068b8:	str	w0, [sp, #124]
  4068bc:	ldr	w0, [sp, #84]
  4068c0:	cmp	w0, #0x0
  4068c4:	b.eq	4068e4 <ferror@plt+0x49e4>  // b.none
  4068c8:	ldr	w0, [sp, #84]
  4068cc:	mov	x1, #0xffffffffffffffff    	// #-1
  4068d0:	lsl	x0, x1, x0
  4068d4:	mvn	x1, x0
  4068d8:	ldr	x0, [sp, #16]
  4068dc:	and	x0, x1, x0
  4068e0:	b	4068e8 <ferror@plt+0x49e8>
  4068e4:	mov	x0, #0x0                   	// #0
  4068e8:	str	x0, [sp, #112]
  4068ec:	ldr	x0, [sp, #104]
  4068f0:	add	x1, x0, #0x1
  4068f4:	str	x1, [sp, #104]
  4068f8:	ldrb	w1, [sp, #83]
  4068fc:	strb	w1, [x0]
  406900:	ldr	w0, [sp, #28]
  406904:	and	w0, w0, #0x1
  406908:	cmp	w0, #0x0
  40690c:	b.eq	406944 <ferror@plt+0x4a44>  // b.none
  406910:	ldrsb	w0, [sp, #83]
  406914:	cmp	w0, #0x42
  406918:	b.eq	406944 <ferror@plt+0x4a44>  // b.none
  40691c:	ldr	x0, [sp, #104]
  406920:	add	x1, x0, #0x1
  406924:	str	x1, [sp, #104]
  406928:	mov	w1, #0x69                  	// #105
  40692c:	strb	w1, [x0]
  406930:	ldr	x0, [sp, #104]
  406934:	add	x1, x0, #0x1
  406938:	str	x1, [sp, #104]
  40693c:	mov	w1, #0x42                  	// #66
  406940:	strb	w1, [x0]
  406944:	ldr	x0, [sp, #104]
  406948:	strb	wzr, [x0]
  40694c:	ldr	x0, [sp, #112]
  406950:	cmp	x0, #0x0
  406954:	b.eq	406a2c <ferror@plt+0x4b2c>  // b.none
  406958:	ldr	w0, [sp, #28]
  40695c:	and	w0, w0, #0x4
  406960:	cmp	w0, #0x0
  406964:	b.eq	4069dc <ferror@plt+0x4adc>  // b.none
  406968:	ldr	w0, [sp, #84]
  40696c:	sub	w0, w0, #0xa
  406970:	ldr	x1, [sp, #112]
  406974:	lsr	x0, x1, x0
  406978:	add	x1, x0, #0x5
  40697c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406980:	movk	x0, #0xcccd
  406984:	umulh	x0, x1, x0
  406988:	lsr	x0, x0, #3
  40698c:	str	x0, [sp, #112]
  406990:	ldr	x2, [sp, #112]
  406994:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406998:	movk	x0, #0xcccd
  40699c:	umulh	x0, x2, x0
  4069a0:	lsr	x1, x0, #3
  4069a4:	mov	x0, x1
  4069a8:	lsl	x0, x0, #2
  4069ac:	add	x0, x0, x1
  4069b0:	lsl	x0, x0, #1
  4069b4:	sub	x1, x2, x0
  4069b8:	cmp	x1, #0x0
  4069bc:	b.ne	406a2c <ferror@plt+0x4b2c>  // b.any
  4069c0:	ldr	x1, [sp, #112]
  4069c4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4069c8:	movk	x0, #0xcccd
  4069cc:	umulh	x0, x1, x0
  4069d0:	lsr	x0, x0, #3
  4069d4:	str	x0, [sp, #112]
  4069d8:	b	406a2c <ferror@plt+0x4b2c>
  4069dc:	ldr	w0, [sp, #84]
  4069e0:	sub	w0, w0, #0xa
  4069e4:	ldr	x1, [sp, #112]
  4069e8:	lsr	x0, x1, x0
  4069ec:	add	x0, x0, #0x32
  4069f0:	lsr	x1, x0, #2
  4069f4:	mov	x0, #0xf5c3                	// #62915
  4069f8:	movk	x0, #0x5c28, lsl #16
  4069fc:	movk	x0, #0xc28f, lsl #32
  406a00:	movk	x0, #0x28f5, lsl #48
  406a04:	umulh	x0, x1, x0
  406a08:	lsr	x0, x0, #2
  406a0c:	str	x0, [sp, #112]
  406a10:	ldr	x0, [sp, #112]
  406a14:	cmp	x0, #0xa
  406a18:	b.ne	406a2c <ferror@plt+0x4b2c>  // b.any
  406a1c:	ldr	w0, [sp, #124]
  406a20:	add	w0, w0, #0x1
  406a24:	str	w0, [sp, #124]
  406a28:	str	xzr, [sp, #112]
  406a2c:	ldr	x0, [sp, #112]
  406a30:	cmp	x0, #0x0
  406a34:	b.eq	406ab8 <ferror@plt+0x4bb8>  // b.none
  406a38:	bl	401b80 <localeconv@plt>
  406a3c:	str	x0, [sp, #72]
  406a40:	ldr	x0, [sp, #72]
  406a44:	cmp	x0, #0x0
  406a48:	b.eq	406a58 <ferror@plt+0x4b58>  // b.none
  406a4c:	ldr	x0, [sp, #72]
  406a50:	ldr	x0, [x0]
  406a54:	b	406a5c <ferror@plt+0x4b5c>
  406a58:	mov	x0, #0x0                   	// #0
  406a5c:	str	x0, [sp, #96]
  406a60:	ldr	x0, [sp, #96]
  406a64:	cmp	x0, #0x0
  406a68:	b.eq	406a7c <ferror@plt+0x4b7c>  // b.none
  406a6c:	ldr	x0, [sp, #96]
  406a70:	ldrsb	w0, [x0]
  406a74:	cmp	w0, #0x0
  406a78:	b.ne	406a88 <ferror@plt+0x4b88>  // b.any
  406a7c:	adrp	x0, 409000 <ferror@plt+0x7100>
  406a80:	add	x0, x0, #0xdc0
  406a84:	str	x0, [sp, #96]
  406a88:	add	x0, sp, #0x20
  406a8c:	add	x7, sp, #0x28
  406a90:	mov	x6, x0
  406a94:	ldr	x5, [sp, #112]
  406a98:	ldr	x4, [sp, #96]
  406a9c:	ldr	w3, [sp, #124]
  406aa0:	adrp	x0, 409000 <ferror@plt+0x7100>
  406aa4:	add	x2, x0, #0xdc8
  406aa8:	mov	x1, #0x20                  	// #32
  406aac:	mov	x0, x7
  406ab0:	bl	401b70 <snprintf@plt>
  406ab4:	b	406adc <ferror@plt+0x4bdc>
  406ab8:	add	x0, sp, #0x20
  406abc:	add	x5, sp, #0x28
  406ac0:	mov	x4, x0
  406ac4:	ldr	w3, [sp, #124]
  406ac8:	adrp	x0, 409000 <ferror@plt+0x7100>
  406acc:	add	x2, x0, #0xdd8
  406ad0:	mov	x1, #0x20                  	// #32
  406ad4:	mov	x0, x5
  406ad8:	bl	401b70 <snprintf@plt>
  406adc:	add	x0, sp, #0x28
  406ae0:	bl	401ca0 <strdup@plt>
  406ae4:	ldp	x29, x30, [sp], #128
  406ae8:	ret
  406aec:	stp	x29, x30, [sp, #-96]!
  406af0:	mov	x29, sp
  406af4:	str	x0, [sp, #40]
  406af8:	str	x1, [sp, #32]
  406afc:	str	x2, [sp, #24]
  406b00:	str	x3, [sp, #16]
  406b04:	str	xzr, [sp, #88]
  406b08:	str	xzr, [sp, #72]
  406b0c:	ldr	x0, [sp, #40]
  406b10:	cmp	x0, #0x0
  406b14:	b.eq	406b4c <ferror@plt+0x4c4c>  // b.none
  406b18:	ldr	x0, [sp, #40]
  406b1c:	ldrsb	w0, [x0]
  406b20:	cmp	w0, #0x0
  406b24:	b.eq	406b4c <ferror@plt+0x4c4c>  // b.none
  406b28:	ldr	x0, [sp, #32]
  406b2c:	cmp	x0, #0x0
  406b30:	b.eq	406b4c <ferror@plt+0x4c4c>  // b.none
  406b34:	ldr	x0, [sp, #24]
  406b38:	cmp	x0, #0x0
  406b3c:	b.eq	406b4c <ferror@plt+0x4c4c>  // b.none
  406b40:	ldr	x0, [sp, #16]
  406b44:	cmp	x0, #0x0
  406b48:	b.ne	406b54 <ferror@plt+0x4c54>  // b.any
  406b4c:	mov	w0, #0xffffffff            	// #-1
  406b50:	b	406ca8 <ferror@plt+0x4da8>
  406b54:	ldr	x0, [sp, #40]
  406b58:	str	x0, [sp, #80]
  406b5c:	b	406c80 <ferror@plt+0x4d80>
  406b60:	str	xzr, [sp, #64]
  406b64:	ldr	x1, [sp, #72]
  406b68:	ldr	x0, [sp, #24]
  406b6c:	cmp	x1, x0
  406b70:	b.cc	406b7c <ferror@plt+0x4c7c>  // b.lo, b.ul, b.last
  406b74:	mov	w0, #0xfffffffe            	// #-2
  406b78:	b	406ca8 <ferror@plt+0x4da8>
  406b7c:	ldr	x0, [sp, #88]
  406b80:	cmp	x0, #0x0
  406b84:	b.ne	406b90 <ferror@plt+0x4c90>  // b.any
  406b88:	ldr	x0, [sp, #80]
  406b8c:	str	x0, [sp, #88]
  406b90:	ldr	x0, [sp, #80]
  406b94:	ldrsb	w0, [x0]
  406b98:	cmp	w0, #0x2c
  406b9c:	b.ne	406ba8 <ferror@plt+0x4ca8>  // b.any
  406ba0:	ldr	x0, [sp, #80]
  406ba4:	str	x0, [sp, #64]
  406ba8:	ldr	x0, [sp, #80]
  406bac:	add	x0, x0, #0x1
  406bb0:	ldrsb	w0, [x0]
  406bb4:	cmp	w0, #0x0
  406bb8:	b.ne	406bc8 <ferror@plt+0x4cc8>  // b.any
  406bbc:	ldr	x0, [sp, #80]
  406bc0:	add	x0, x0, #0x1
  406bc4:	str	x0, [sp, #64]
  406bc8:	ldr	x0, [sp, #88]
  406bcc:	cmp	x0, #0x0
  406bd0:	b.eq	406c70 <ferror@plt+0x4d70>  // b.none
  406bd4:	ldr	x0, [sp, #64]
  406bd8:	cmp	x0, #0x0
  406bdc:	b.eq	406c70 <ferror@plt+0x4d70>  // b.none
  406be0:	ldr	x1, [sp, #64]
  406be4:	ldr	x0, [sp, #88]
  406be8:	cmp	x1, x0
  406bec:	b.hi	406bf8 <ferror@plt+0x4cf8>  // b.pmore
  406bf0:	mov	w0, #0xffffffff            	// #-1
  406bf4:	b	406ca8 <ferror@plt+0x4da8>
  406bf8:	ldr	x1, [sp, #64]
  406bfc:	ldr	x0, [sp, #88]
  406c00:	sub	x0, x1, x0
  406c04:	ldr	x2, [sp, #16]
  406c08:	mov	x1, x0
  406c0c:	ldr	x0, [sp, #88]
  406c10:	blr	x2
  406c14:	str	w0, [sp, #60]
  406c18:	ldr	w0, [sp, #60]
  406c1c:	cmn	w0, #0x1
  406c20:	b.ne	406c2c <ferror@plt+0x4d2c>  // b.any
  406c24:	mov	w0, #0xffffffff            	// #-1
  406c28:	b	406ca8 <ferror@plt+0x4da8>
  406c2c:	ldr	x0, [sp, #72]
  406c30:	add	x1, x0, #0x1
  406c34:	str	x1, [sp, #72]
  406c38:	lsl	x0, x0, #2
  406c3c:	ldr	x1, [sp, #32]
  406c40:	add	x0, x1, x0
  406c44:	ldr	w1, [sp, #60]
  406c48:	str	w1, [x0]
  406c4c:	str	xzr, [sp, #88]
  406c50:	ldr	x0, [sp, #64]
  406c54:	cmp	x0, #0x0
  406c58:	b.eq	406c74 <ferror@plt+0x4d74>  // b.none
  406c5c:	ldr	x0, [sp, #64]
  406c60:	ldrsb	w0, [x0]
  406c64:	cmp	w0, #0x0
  406c68:	b.eq	406ca0 <ferror@plt+0x4da0>  // b.none
  406c6c:	b	406c74 <ferror@plt+0x4d74>
  406c70:	nop
  406c74:	ldr	x0, [sp, #80]
  406c78:	add	x0, x0, #0x1
  406c7c:	str	x0, [sp, #80]
  406c80:	ldr	x0, [sp, #80]
  406c84:	cmp	x0, #0x0
  406c88:	b.eq	406ca4 <ferror@plt+0x4da4>  // b.none
  406c8c:	ldr	x0, [sp, #80]
  406c90:	ldrsb	w0, [x0]
  406c94:	cmp	w0, #0x0
  406c98:	b.ne	406b60 <ferror@plt+0x4c60>  // b.any
  406c9c:	b	406ca4 <ferror@plt+0x4da4>
  406ca0:	nop
  406ca4:	ldr	x0, [sp, #72]
  406ca8:	ldp	x29, x30, [sp], #96
  406cac:	ret
  406cb0:	stp	x29, x30, [sp, #-80]!
  406cb4:	mov	x29, sp
  406cb8:	str	x0, [sp, #56]
  406cbc:	str	x1, [sp, #48]
  406cc0:	str	x2, [sp, #40]
  406cc4:	str	x3, [sp, #32]
  406cc8:	str	x4, [sp, #24]
  406ccc:	ldr	x0, [sp, #56]
  406cd0:	cmp	x0, #0x0
  406cd4:	b.eq	406d08 <ferror@plt+0x4e08>  // b.none
  406cd8:	ldr	x0, [sp, #56]
  406cdc:	ldrsb	w0, [x0]
  406ce0:	cmp	w0, #0x0
  406ce4:	b.eq	406d08 <ferror@plt+0x4e08>  // b.none
  406ce8:	ldr	x0, [sp, #32]
  406cec:	cmp	x0, #0x0
  406cf0:	b.eq	406d08 <ferror@plt+0x4e08>  // b.none
  406cf4:	ldr	x0, [sp, #32]
  406cf8:	ldr	x0, [x0]
  406cfc:	ldr	x1, [sp, #40]
  406d00:	cmp	x1, x0
  406d04:	b.cs	406d10 <ferror@plt+0x4e10>  // b.hs, b.nlast
  406d08:	mov	w0, #0xffffffff            	// #-1
  406d0c:	b	406da4 <ferror@plt+0x4ea4>
  406d10:	ldr	x0, [sp, #56]
  406d14:	ldrsb	w0, [x0]
  406d18:	cmp	w0, #0x2b
  406d1c:	b.ne	406d30 <ferror@plt+0x4e30>  // b.any
  406d20:	ldr	x0, [sp, #56]
  406d24:	add	x0, x0, #0x1
  406d28:	str	x0, [sp, #72]
  406d2c:	b	406d40 <ferror@plt+0x4e40>
  406d30:	ldr	x0, [sp, #56]
  406d34:	str	x0, [sp, #72]
  406d38:	ldr	x0, [sp, #32]
  406d3c:	str	xzr, [x0]
  406d40:	ldr	x0, [sp, #32]
  406d44:	ldr	x0, [x0]
  406d48:	lsl	x0, x0, #2
  406d4c:	ldr	x1, [sp, #48]
  406d50:	add	x4, x1, x0
  406d54:	ldr	x0, [sp, #32]
  406d58:	ldr	x0, [x0]
  406d5c:	ldr	x1, [sp, #40]
  406d60:	sub	x0, x1, x0
  406d64:	ldr	x3, [sp, #24]
  406d68:	mov	x2, x0
  406d6c:	mov	x1, x4
  406d70:	ldr	x0, [sp, #72]
  406d74:	bl	406aec <ferror@plt+0x4bec>
  406d78:	str	w0, [sp, #68]
  406d7c:	ldr	w0, [sp, #68]
  406d80:	cmp	w0, #0x0
  406d84:	b.le	406da0 <ferror@plt+0x4ea0>
  406d88:	ldr	x0, [sp, #32]
  406d8c:	ldr	x1, [x0]
  406d90:	ldrsw	x0, [sp, #68]
  406d94:	add	x1, x1, x0
  406d98:	ldr	x0, [sp, #32]
  406d9c:	str	x1, [x0]
  406da0:	ldr	w0, [sp, #68]
  406da4:	ldp	x29, x30, [sp], #80
  406da8:	ret
  406dac:	stp	x29, x30, [sp, #-80]!
  406db0:	mov	x29, sp
  406db4:	str	x0, [sp, #40]
  406db8:	str	x1, [sp, #32]
  406dbc:	str	x2, [sp, #24]
  406dc0:	str	xzr, [sp, #72]
  406dc4:	ldr	x0, [sp, #40]
  406dc8:	cmp	x0, #0x0
  406dcc:	b.eq	406de8 <ferror@plt+0x4ee8>  // b.none
  406dd0:	ldr	x0, [sp, #24]
  406dd4:	cmp	x0, #0x0
  406dd8:	b.eq	406de8 <ferror@plt+0x4ee8>  // b.none
  406ddc:	ldr	x0, [sp, #32]
  406de0:	cmp	x0, #0x0
  406de4:	b.ne	406df0 <ferror@plt+0x4ef0>  // b.any
  406de8:	mov	w0, #0xffffffea            	// #-22
  406dec:	b	406f6c <ferror@plt+0x506c>
  406df0:	ldr	x0, [sp, #40]
  406df4:	str	x0, [sp, #64]
  406df8:	b	406f44 <ferror@plt+0x5044>
  406dfc:	str	xzr, [sp, #56]
  406e00:	ldr	x0, [sp, #72]
  406e04:	cmp	x0, #0x0
  406e08:	b.ne	406e14 <ferror@plt+0x4f14>  // b.any
  406e0c:	ldr	x0, [sp, #64]
  406e10:	str	x0, [sp, #72]
  406e14:	ldr	x0, [sp, #64]
  406e18:	ldrsb	w0, [x0]
  406e1c:	cmp	w0, #0x2c
  406e20:	b.ne	406e2c <ferror@plt+0x4f2c>  // b.any
  406e24:	ldr	x0, [sp, #64]
  406e28:	str	x0, [sp, #56]
  406e2c:	ldr	x0, [sp, #64]
  406e30:	add	x0, x0, #0x1
  406e34:	ldrsb	w0, [x0]
  406e38:	cmp	w0, #0x0
  406e3c:	b.ne	406e4c <ferror@plt+0x4f4c>  // b.any
  406e40:	ldr	x0, [sp, #64]
  406e44:	add	x0, x0, #0x1
  406e48:	str	x0, [sp, #56]
  406e4c:	ldr	x0, [sp, #72]
  406e50:	cmp	x0, #0x0
  406e54:	b.eq	406f34 <ferror@plt+0x5034>  // b.none
  406e58:	ldr	x0, [sp, #56]
  406e5c:	cmp	x0, #0x0
  406e60:	b.eq	406f34 <ferror@plt+0x5034>  // b.none
  406e64:	ldr	x1, [sp, #56]
  406e68:	ldr	x0, [sp, #72]
  406e6c:	cmp	x1, x0
  406e70:	b.hi	406e7c <ferror@plt+0x4f7c>  // b.pmore
  406e74:	mov	w0, #0xffffffff            	// #-1
  406e78:	b	406f6c <ferror@plt+0x506c>
  406e7c:	ldr	x1, [sp, #56]
  406e80:	ldr	x0, [sp, #72]
  406e84:	sub	x0, x1, x0
  406e88:	ldr	x2, [sp, #24]
  406e8c:	mov	x1, x0
  406e90:	ldr	x0, [sp, #72]
  406e94:	blr	x2
  406e98:	str	w0, [sp, #52]
  406e9c:	ldr	w0, [sp, #52]
  406ea0:	cmp	w0, #0x0
  406ea4:	b.ge	406eb0 <ferror@plt+0x4fb0>  // b.tcont
  406ea8:	ldr	w0, [sp, #52]
  406eac:	b	406f6c <ferror@plt+0x506c>
  406eb0:	ldr	w0, [sp, #52]
  406eb4:	add	w1, w0, #0x7
  406eb8:	cmp	w0, #0x0
  406ebc:	csel	w0, w1, w0, lt  // lt = tstop
  406ec0:	asr	w0, w0, #3
  406ec4:	mov	w3, w0
  406ec8:	sxtw	x0, w3
  406ecc:	ldr	x1, [sp, #32]
  406ed0:	add	x0, x1, x0
  406ed4:	ldrsb	w2, [x0]
  406ed8:	ldr	w0, [sp, #52]
  406edc:	negs	w1, w0
  406ee0:	and	w0, w0, #0x7
  406ee4:	and	w1, w1, #0x7
  406ee8:	csneg	w0, w0, w1, mi  // mi = first
  406eec:	mov	w1, #0x1                   	// #1
  406ef0:	lsl	w0, w1, w0
  406ef4:	sxtb	w1, w0
  406ef8:	sxtw	x0, w3
  406efc:	ldr	x3, [sp, #32]
  406f00:	add	x0, x3, x0
  406f04:	orr	w1, w2, w1
  406f08:	sxtb	w1, w1
  406f0c:	strb	w1, [x0]
  406f10:	str	xzr, [sp, #72]
  406f14:	ldr	x0, [sp, #56]
  406f18:	cmp	x0, #0x0
  406f1c:	b.eq	406f38 <ferror@plt+0x5038>  // b.none
  406f20:	ldr	x0, [sp, #56]
  406f24:	ldrsb	w0, [x0]
  406f28:	cmp	w0, #0x0
  406f2c:	b.eq	406f64 <ferror@plt+0x5064>  // b.none
  406f30:	b	406f38 <ferror@plt+0x5038>
  406f34:	nop
  406f38:	ldr	x0, [sp, #64]
  406f3c:	add	x0, x0, #0x1
  406f40:	str	x0, [sp, #64]
  406f44:	ldr	x0, [sp, #64]
  406f48:	cmp	x0, #0x0
  406f4c:	b.eq	406f68 <ferror@plt+0x5068>  // b.none
  406f50:	ldr	x0, [sp, #64]
  406f54:	ldrsb	w0, [x0]
  406f58:	cmp	w0, #0x0
  406f5c:	b.ne	406dfc <ferror@plt+0x4efc>  // b.any
  406f60:	b	406f68 <ferror@plt+0x5068>
  406f64:	nop
  406f68:	mov	w0, #0x0                   	// #0
  406f6c:	ldp	x29, x30, [sp], #80
  406f70:	ret
  406f74:	stp	x29, x30, [sp, #-80]!
  406f78:	mov	x29, sp
  406f7c:	str	x0, [sp, #40]
  406f80:	str	x1, [sp, #32]
  406f84:	str	x2, [sp, #24]
  406f88:	str	xzr, [sp, #72]
  406f8c:	ldr	x0, [sp, #40]
  406f90:	cmp	x0, #0x0
  406f94:	b.eq	406fb0 <ferror@plt+0x50b0>  // b.none
  406f98:	ldr	x0, [sp, #24]
  406f9c:	cmp	x0, #0x0
  406fa0:	b.eq	406fb0 <ferror@plt+0x50b0>  // b.none
  406fa4:	ldr	x0, [sp, #32]
  406fa8:	cmp	x0, #0x0
  406fac:	b.ne	406fb8 <ferror@plt+0x50b8>  // b.any
  406fb0:	mov	w0, #0xffffffea            	// #-22
  406fb4:	b	4070ec <ferror@plt+0x51ec>
  406fb8:	ldr	x0, [sp, #40]
  406fbc:	str	x0, [sp, #64]
  406fc0:	b	4070c4 <ferror@plt+0x51c4>
  406fc4:	str	xzr, [sp, #56]
  406fc8:	ldr	x0, [sp, #72]
  406fcc:	cmp	x0, #0x0
  406fd0:	b.ne	406fdc <ferror@plt+0x50dc>  // b.any
  406fd4:	ldr	x0, [sp, #64]
  406fd8:	str	x0, [sp, #72]
  406fdc:	ldr	x0, [sp, #64]
  406fe0:	ldrsb	w0, [x0]
  406fe4:	cmp	w0, #0x2c
  406fe8:	b.ne	406ff4 <ferror@plt+0x50f4>  // b.any
  406fec:	ldr	x0, [sp, #64]
  406ff0:	str	x0, [sp, #56]
  406ff4:	ldr	x0, [sp, #64]
  406ff8:	add	x0, x0, #0x1
  406ffc:	ldrsb	w0, [x0]
  407000:	cmp	w0, #0x0
  407004:	b.ne	407014 <ferror@plt+0x5114>  // b.any
  407008:	ldr	x0, [sp, #64]
  40700c:	add	x0, x0, #0x1
  407010:	str	x0, [sp, #56]
  407014:	ldr	x0, [sp, #72]
  407018:	cmp	x0, #0x0
  40701c:	b.eq	4070b4 <ferror@plt+0x51b4>  // b.none
  407020:	ldr	x0, [sp, #56]
  407024:	cmp	x0, #0x0
  407028:	b.eq	4070b4 <ferror@plt+0x51b4>  // b.none
  40702c:	ldr	x1, [sp, #56]
  407030:	ldr	x0, [sp, #72]
  407034:	cmp	x1, x0
  407038:	b.hi	407044 <ferror@plt+0x5144>  // b.pmore
  40703c:	mov	w0, #0xffffffff            	// #-1
  407040:	b	4070ec <ferror@plt+0x51ec>
  407044:	ldr	x1, [sp, #56]
  407048:	ldr	x0, [sp, #72]
  40704c:	sub	x0, x1, x0
  407050:	ldr	x2, [sp, #24]
  407054:	mov	x1, x0
  407058:	ldr	x0, [sp, #72]
  40705c:	blr	x2
  407060:	str	x0, [sp, #48]
  407064:	ldr	x0, [sp, #48]
  407068:	cmp	x0, #0x0
  40706c:	b.ge	407078 <ferror@plt+0x5178>  // b.tcont
  407070:	ldr	x0, [sp, #48]
  407074:	b	4070ec <ferror@plt+0x51ec>
  407078:	ldr	x0, [sp, #32]
  40707c:	ldr	x1, [x0]
  407080:	ldr	x0, [sp, #48]
  407084:	orr	x1, x1, x0
  407088:	ldr	x0, [sp, #32]
  40708c:	str	x1, [x0]
  407090:	str	xzr, [sp, #72]
  407094:	ldr	x0, [sp, #56]
  407098:	cmp	x0, #0x0
  40709c:	b.eq	4070b8 <ferror@plt+0x51b8>  // b.none
  4070a0:	ldr	x0, [sp, #56]
  4070a4:	ldrsb	w0, [x0]
  4070a8:	cmp	w0, #0x0
  4070ac:	b.eq	4070e4 <ferror@plt+0x51e4>  // b.none
  4070b0:	b	4070b8 <ferror@plt+0x51b8>
  4070b4:	nop
  4070b8:	ldr	x0, [sp, #64]
  4070bc:	add	x0, x0, #0x1
  4070c0:	str	x0, [sp, #64]
  4070c4:	ldr	x0, [sp, #64]
  4070c8:	cmp	x0, #0x0
  4070cc:	b.eq	4070e8 <ferror@plt+0x51e8>  // b.none
  4070d0:	ldr	x0, [sp, #64]
  4070d4:	ldrsb	w0, [x0]
  4070d8:	cmp	w0, #0x0
  4070dc:	b.ne	406fc4 <ferror@plt+0x50c4>  // b.any
  4070e0:	b	4070e8 <ferror@plt+0x51e8>
  4070e4:	nop
  4070e8:	mov	w0, #0x0                   	// #0
  4070ec:	ldp	x29, x30, [sp], #80
  4070f0:	ret
  4070f4:	stp	x29, x30, [sp, #-64]!
  4070f8:	mov	x29, sp
  4070fc:	str	x0, [sp, #40]
  407100:	str	x1, [sp, #32]
  407104:	str	x2, [sp, #24]
  407108:	str	w3, [sp, #20]
  40710c:	str	xzr, [sp, #56]
  407110:	ldr	x0, [sp, #40]
  407114:	cmp	x0, #0x0
  407118:	b.ne	407124 <ferror@plt+0x5224>  // b.any
  40711c:	mov	w0, #0x0                   	// #0
  407120:	b	407300 <ferror@plt+0x5400>
  407124:	ldr	x0, [sp, #32]
  407128:	ldr	w1, [sp, #20]
  40712c:	str	w1, [x0]
  407130:	ldr	x0, [sp, #32]
  407134:	ldr	w1, [x0]
  407138:	ldr	x0, [sp, #24]
  40713c:	str	w1, [x0]
  407140:	bl	401e90 <__errno_location@plt>
  407144:	str	wzr, [x0]
  407148:	ldr	x0, [sp, #40]
  40714c:	ldrsb	w0, [x0]
  407150:	cmp	w0, #0x3a
  407154:	b.ne	4071c8 <ferror@plt+0x52c8>  // b.any
  407158:	ldr	x0, [sp, #40]
  40715c:	add	x0, x0, #0x1
  407160:	str	x0, [sp, #40]
  407164:	add	x0, sp, #0x38
  407168:	mov	w2, #0xa                   	// #10
  40716c:	mov	x1, x0
  407170:	ldr	x0, [sp, #40]
  407174:	bl	401d70 <strtol@plt>
  407178:	mov	w1, w0
  40717c:	ldr	x0, [sp, #24]
  407180:	str	w1, [x0]
  407184:	bl	401e90 <__errno_location@plt>
  407188:	ldr	w0, [x0]
  40718c:	cmp	w0, #0x0
  407190:	b.ne	4071c0 <ferror@plt+0x52c0>  // b.any
  407194:	ldr	x0, [sp, #56]
  407198:	cmp	x0, #0x0
  40719c:	b.eq	4071c0 <ferror@plt+0x52c0>  // b.none
  4071a0:	ldr	x0, [sp, #56]
  4071a4:	ldrsb	w0, [x0]
  4071a8:	cmp	w0, #0x0
  4071ac:	b.ne	4071c0 <ferror@plt+0x52c0>  // b.any
  4071b0:	ldr	x0, [sp, #56]
  4071b4:	ldr	x1, [sp, #40]
  4071b8:	cmp	x1, x0
  4071bc:	b.ne	4072fc <ferror@plt+0x53fc>  // b.any
  4071c0:	mov	w0, #0xffffffff            	// #-1
  4071c4:	b	407300 <ferror@plt+0x5400>
  4071c8:	add	x0, sp, #0x38
  4071cc:	mov	w2, #0xa                   	// #10
  4071d0:	mov	x1, x0
  4071d4:	ldr	x0, [sp, #40]
  4071d8:	bl	401d70 <strtol@plt>
  4071dc:	mov	w1, w0
  4071e0:	ldr	x0, [sp, #32]
  4071e4:	str	w1, [x0]
  4071e8:	ldr	x0, [sp, #32]
  4071ec:	ldr	w1, [x0]
  4071f0:	ldr	x0, [sp, #24]
  4071f4:	str	w1, [x0]
  4071f8:	bl	401e90 <__errno_location@plt>
  4071fc:	ldr	w0, [x0]
  407200:	cmp	w0, #0x0
  407204:	b.ne	407224 <ferror@plt+0x5324>  // b.any
  407208:	ldr	x0, [sp, #56]
  40720c:	cmp	x0, #0x0
  407210:	b.eq	407224 <ferror@plt+0x5324>  // b.none
  407214:	ldr	x0, [sp, #56]
  407218:	ldr	x1, [sp, #40]
  40721c:	cmp	x1, x0
  407220:	b.ne	40722c <ferror@plt+0x532c>  // b.any
  407224:	mov	w0, #0xffffffff            	// #-1
  407228:	b	407300 <ferror@plt+0x5400>
  40722c:	ldr	x0, [sp, #56]
  407230:	ldrsb	w0, [x0]
  407234:	cmp	w0, #0x3a
  407238:	b.ne	407260 <ferror@plt+0x5360>  // b.any
  40723c:	ldr	x0, [sp, #56]
  407240:	add	x0, x0, #0x1
  407244:	ldrsb	w0, [x0]
  407248:	cmp	w0, #0x0
  40724c:	b.ne	407260 <ferror@plt+0x5360>  // b.any
  407250:	ldr	x0, [sp, #24]
  407254:	ldr	w1, [sp, #20]
  407258:	str	w1, [x0]
  40725c:	b	4072fc <ferror@plt+0x53fc>
  407260:	ldr	x0, [sp, #56]
  407264:	ldrsb	w0, [x0]
  407268:	cmp	w0, #0x2d
  40726c:	b.eq	407280 <ferror@plt+0x5380>  // b.none
  407270:	ldr	x0, [sp, #56]
  407274:	ldrsb	w0, [x0]
  407278:	cmp	w0, #0x3a
  40727c:	b.ne	4072fc <ferror@plt+0x53fc>  // b.any
  407280:	ldr	x0, [sp, #56]
  407284:	add	x0, x0, #0x1
  407288:	str	x0, [sp, #40]
  40728c:	str	xzr, [sp, #56]
  407290:	bl	401e90 <__errno_location@plt>
  407294:	str	wzr, [x0]
  407298:	add	x0, sp, #0x38
  40729c:	mov	w2, #0xa                   	// #10
  4072a0:	mov	x1, x0
  4072a4:	ldr	x0, [sp, #40]
  4072a8:	bl	401d70 <strtol@plt>
  4072ac:	mov	w1, w0
  4072b0:	ldr	x0, [sp, #24]
  4072b4:	str	w1, [x0]
  4072b8:	bl	401e90 <__errno_location@plt>
  4072bc:	ldr	w0, [x0]
  4072c0:	cmp	w0, #0x0
  4072c4:	b.ne	4072f4 <ferror@plt+0x53f4>  // b.any
  4072c8:	ldr	x0, [sp, #56]
  4072cc:	cmp	x0, #0x0
  4072d0:	b.eq	4072f4 <ferror@plt+0x53f4>  // b.none
  4072d4:	ldr	x0, [sp, #56]
  4072d8:	ldrsb	w0, [x0]
  4072dc:	cmp	w0, #0x0
  4072e0:	b.ne	4072f4 <ferror@plt+0x53f4>  // b.any
  4072e4:	ldr	x0, [sp, #56]
  4072e8:	ldr	x1, [sp, #40]
  4072ec:	cmp	x1, x0
  4072f0:	b.ne	4072fc <ferror@plt+0x53fc>  // b.any
  4072f4:	mov	w0, #0xffffffff            	// #-1
  4072f8:	b	407300 <ferror@plt+0x5400>
  4072fc:	mov	w0, #0x0                   	// #0
  407300:	ldp	x29, x30, [sp], #64
  407304:	ret
  407308:	sub	sp, sp, #0x20
  40730c:	str	x0, [sp, #8]
  407310:	str	x1, [sp]
  407314:	ldr	x0, [sp, #8]
  407318:	str	x0, [sp, #24]
  40731c:	ldr	x0, [sp]
  407320:	str	xzr, [x0]
  407324:	b	407334 <ferror@plt+0x5434>
  407328:	ldr	x0, [sp, #24]
  40732c:	add	x0, x0, #0x1
  407330:	str	x0, [sp, #24]
  407334:	ldr	x0, [sp, #24]
  407338:	cmp	x0, #0x0
  40733c:	b.eq	407364 <ferror@plt+0x5464>  // b.none
  407340:	ldr	x0, [sp, #24]
  407344:	ldrsb	w0, [x0]
  407348:	cmp	w0, #0x2f
  40734c:	b.ne	407364 <ferror@plt+0x5464>  // b.any
  407350:	ldr	x0, [sp, #24]
  407354:	add	x0, x0, #0x1
  407358:	ldrsb	w0, [x0]
  40735c:	cmp	w0, #0x2f
  407360:	b.eq	407328 <ferror@plt+0x5428>  // b.none
  407364:	ldr	x0, [sp, #24]
  407368:	cmp	x0, #0x0
  40736c:	b.eq	407380 <ferror@plt+0x5480>  // b.none
  407370:	ldr	x0, [sp, #24]
  407374:	ldrsb	w0, [x0]
  407378:	cmp	w0, #0x0
  40737c:	b.ne	407388 <ferror@plt+0x5488>  // b.any
  407380:	mov	x0, #0x0                   	// #0
  407384:	b	4073e8 <ferror@plt+0x54e8>
  407388:	ldr	x0, [sp]
  40738c:	mov	x1, #0x1                   	// #1
  407390:	str	x1, [x0]
  407394:	ldr	x0, [sp, #24]
  407398:	add	x0, x0, #0x1
  40739c:	str	x0, [sp, #16]
  4073a0:	b	4073c4 <ferror@plt+0x54c4>
  4073a4:	ldr	x0, [sp]
  4073a8:	ldr	x0, [x0]
  4073ac:	add	x1, x0, #0x1
  4073b0:	ldr	x0, [sp]
  4073b4:	str	x1, [x0]
  4073b8:	ldr	x0, [sp, #16]
  4073bc:	add	x0, x0, #0x1
  4073c0:	str	x0, [sp, #16]
  4073c4:	ldr	x0, [sp, #16]
  4073c8:	ldrsb	w0, [x0]
  4073cc:	cmp	w0, #0x0
  4073d0:	b.eq	4073e4 <ferror@plt+0x54e4>  // b.none
  4073d4:	ldr	x0, [sp, #16]
  4073d8:	ldrsb	w0, [x0]
  4073dc:	cmp	w0, #0x2f
  4073e0:	b.ne	4073a4 <ferror@plt+0x54a4>  // b.any
  4073e4:	ldr	x0, [sp, #24]
  4073e8:	add	sp, sp, #0x20
  4073ec:	ret
  4073f0:	stp	x29, x30, [sp, #-64]!
  4073f4:	mov	x29, sp
  4073f8:	str	x0, [sp, #24]
  4073fc:	str	x1, [sp, #16]
  407400:	b	407500 <ferror@plt+0x5600>
  407404:	add	x0, sp, #0x28
  407408:	mov	x1, x0
  40740c:	ldr	x0, [sp, #24]
  407410:	bl	407308 <ferror@plt+0x5408>
  407414:	str	x0, [sp, #56]
  407418:	add	x0, sp, #0x20
  40741c:	mov	x1, x0
  407420:	ldr	x0, [sp, #16]
  407424:	bl	407308 <ferror@plt+0x5408>
  407428:	str	x0, [sp, #48]
  40742c:	ldr	x1, [sp, #40]
  407430:	ldr	x0, [sp, #32]
  407434:	add	x0, x1, x0
  407438:	cmp	x0, #0x0
  40743c:	b.ne	407448 <ferror@plt+0x5548>  // b.any
  407440:	mov	w0, #0x1                   	// #1
  407444:	b	40751c <ferror@plt+0x561c>
  407448:	ldr	x1, [sp, #40]
  40744c:	ldr	x0, [sp, #32]
  407450:	add	x0, x1, x0
  407454:	cmp	x0, #0x1
  407458:	b.ne	40749c <ferror@plt+0x559c>  // b.any
  40745c:	ldr	x0, [sp, #56]
  407460:	cmp	x0, #0x0
  407464:	b.eq	407478 <ferror@plt+0x5578>  // b.none
  407468:	ldr	x0, [sp, #56]
  40746c:	ldrsb	w0, [x0]
  407470:	cmp	w0, #0x2f
  407474:	b.eq	407494 <ferror@plt+0x5594>  // b.none
  407478:	ldr	x0, [sp, #48]
  40747c:	cmp	x0, #0x0
  407480:	b.eq	40749c <ferror@plt+0x559c>  // b.none
  407484:	ldr	x0, [sp, #48]
  407488:	ldrsb	w0, [x0]
  40748c:	cmp	w0, #0x2f
  407490:	b.ne	40749c <ferror@plt+0x559c>  // b.any
  407494:	mov	w0, #0x1                   	// #1
  407498:	b	40751c <ferror@plt+0x561c>
  40749c:	ldr	x0, [sp, #56]
  4074a0:	cmp	x0, #0x0
  4074a4:	b.eq	407518 <ferror@plt+0x5618>  // b.none
  4074a8:	ldr	x0, [sp, #48]
  4074ac:	cmp	x0, #0x0
  4074b0:	b.eq	407518 <ferror@plt+0x5618>  // b.none
  4074b4:	ldr	x1, [sp, #40]
  4074b8:	ldr	x0, [sp, #32]
  4074bc:	cmp	x1, x0
  4074c0:	b.ne	407518 <ferror@plt+0x5618>  // b.any
  4074c4:	ldr	x0, [sp, #40]
  4074c8:	mov	x2, x0
  4074cc:	ldr	x1, [sp, #48]
  4074d0:	ldr	x0, [sp, #56]
  4074d4:	bl	401c10 <strncmp@plt>
  4074d8:	cmp	w0, #0x0
  4074dc:	b.ne	407518 <ferror@plt+0x5618>  // b.any
  4074e0:	ldr	x0, [sp, #40]
  4074e4:	ldr	x1, [sp, #56]
  4074e8:	add	x0, x1, x0
  4074ec:	str	x0, [sp, #24]
  4074f0:	ldr	x0, [sp, #32]
  4074f4:	ldr	x1, [sp, #48]
  4074f8:	add	x0, x1, x0
  4074fc:	str	x0, [sp, #16]
  407500:	ldr	x0, [sp, #24]
  407504:	cmp	x0, #0x0
  407508:	b.eq	407518 <ferror@plt+0x5618>  // b.none
  40750c:	ldr	x0, [sp, #16]
  407510:	cmp	x0, #0x0
  407514:	b.ne	407404 <ferror@plt+0x5504>  // b.any
  407518:	mov	w0, #0x0                   	// #0
  40751c:	ldp	x29, x30, [sp], #64
  407520:	ret
  407524:	stp	x29, x30, [sp, #-64]!
  407528:	mov	x29, sp
  40752c:	str	x0, [sp, #40]
  407530:	str	x1, [sp, #32]
  407534:	str	x2, [sp, #24]
  407538:	ldr	x0, [sp, #40]
  40753c:	cmp	x0, #0x0
  407540:	b.ne	407560 <ferror@plt+0x5660>  // b.any
  407544:	ldr	x0, [sp, #32]
  407548:	cmp	x0, #0x0
  40754c:	b.ne	407560 <ferror@plt+0x5660>  // b.any
  407550:	adrp	x0, 409000 <ferror@plt+0x7100>
  407554:	add	x0, x0, #0xde0
  407558:	bl	401ca0 <strdup@plt>
  40755c:	b	407684 <ferror@plt+0x5784>
  407560:	ldr	x0, [sp, #40]
  407564:	cmp	x0, #0x0
  407568:	b.ne	40757c <ferror@plt+0x567c>  // b.any
  40756c:	ldr	x1, [sp, #24]
  407570:	ldr	x0, [sp, #32]
  407574:	bl	401dd0 <strndup@plt>
  407578:	b	407684 <ferror@plt+0x5784>
  40757c:	ldr	x0, [sp, #32]
  407580:	cmp	x0, #0x0
  407584:	b.ne	407594 <ferror@plt+0x5694>  // b.any
  407588:	ldr	x0, [sp, #40]
  40758c:	bl	401ca0 <strdup@plt>
  407590:	b	407684 <ferror@plt+0x5784>
  407594:	ldr	x0, [sp, #40]
  407598:	cmp	x0, #0x0
  40759c:	b.ne	4075c0 <ferror@plt+0x56c0>  // b.any
  4075a0:	adrp	x0, 409000 <ferror@plt+0x7100>
  4075a4:	add	x3, x0, #0xe40
  4075a8:	mov	w2, #0x383                 	// #899
  4075ac:	adrp	x0, 409000 <ferror@plt+0x7100>
  4075b0:	add	x1, x0, #0xde8
  4075b4:	adrp	x0, 409000 <ferror@plt+0x7100>
  4075b8:	add	x0, x0, #0xdf8
  4075bc:	bl	401e80 <__assert_fail@plt>
  4075c0:	ldr	x0, [sp, #32]
  4075c4:	cmp	x0, #0x0
  4075c8:	b.ne	4075ec <ferror@plt+0x56ec>  // b.any
  4075cc:	adrp	x0, 409000 <ferror@plt+0x7100>
  4075d0:	add	x3, x0, #0xe40
  4075d4:	mov	w2, #0x384                 	// #900
  4075d8:	adrp	x0, 409000 <ferror@plt+0x7100>
  4075dc:	add	x1, x0, #0xde8
  4075e0:	adrp	x0, 409000 <ferror@plt+0x7100>
  4075e4:	add	x0, x0, #0xe00
  4075e8:	bl	401e80 <__assert_fail@plt>
  4075ec:	ldr	x0, [sp, #40]
  4075f0:	bl	401a30 <strlen@plt>
  4075f4:	str	x0, [sp, #56]
  4075f8:	ldr	x0, [sp, #56]
  4075fc:	mvn	x0, x0
  407600:	ldr	x1, [sp, #24]
  407604:	cmp	x1, x0
  407608:	b.ls	407614 <ferror@plt+0x5714>  // b.plast
  40760c:	mov	x0, #0x0                   	// #0
  407610:	b	407684 <ferror@plt+0x5784>
  407614:	ldr	x1, [sp, #56]
  407618:	ldr	x0, [sp, #24]
  40761c:	add	x0, x1, x0
  407620:	add	x0, x0, #0x1
  407624:	bl	401bf0 <malloc@plt>
  407628:	str	x0, [sp, #48]
  40762c:	ldr	x0, [sp, #48]
  407630:	cmp	x0, #0x0
  407634:	b.ne	407640 <ferror@plt+0x5740>  // b.any
  407638:	mov	x0, #0x0                   	// #0
  40763c:	b	407684 <ferror@plt+0x5784>
  407640:	ldr	x2, [sp, #56]
  407644:	ldr	x1, [sp, #40]
  407648:	ldr	x0, [sp, #48]
  40764c:	bl	401a00 <memcpy@plt>
  407650:	ldr	x1, [sp, #48]
  407654:	ldr	x0, [sp, #56]
  407658:	add	x0, x1, x0
  40765c:	ldr	x2, [sp, #24]
  407660:	ldr	x1, [sp, #32]
  407664:	bl	401a00 <memcpy@plt>
  407668:	ldr	x1, [sp, #56]
  40766c:	ldr	x0, [sp, #24]
  407670:	add	x0, x1, x0
  407674:	ldr	x1, [sp, #48]
  407678:	add	x0, x1, x0
  40767c:	strb	wzr, [x0]
  407680:	ldr	x0, [sp, #48]
  407684:	ldp	x29, x30, [sp], #64
  407688:	ret
  40768c:	stp	x29, x30, [sp, #-32]!
  407690:	mov	x29, sp
  407694:	str	x0, [sp, #24]
  407698:	str	x1, [sp, #16]
  40769c:	ldr	x0, [sp, #16]
  4076a0:	cmp	x0, #0x0
  4076a4:	b.eq	4076b4 <ferror@plt+0x57b4>  // b.none
  4076a8:	ldr	x0, [sp, #16]
  4076ac:	bl	401a30 <strlen@plt>
  4076b0:	b	4076b8 <ferror@plt+0x57b8>
  4076b4:	mov	x0, #0x0                   	// #0
  4076b8:	mov	x2, x0
  4076bc:	ldr	x1, [sp, #16]
  4076c0:	ldr	x0, [sp, #24]
  4076c4:	bl	407524 <ferror@plt+0x5624>
  4076c8:	ldp	x29, x30, [sp], #32
  4076cc:	ret
  4076d0:	stp	x29, x30, [sp, #-304]!
  4076d4:	mov	x29, sp
  4076d8:	str	x0, [sp, #56]
  4076dc:	str	x1, [sp, #48]
  4076e0:	str	x2, [sp, #256]
  4076e4:	str	x3, [sp, #264]
  4076e8:	str	x4, [sp, #272]
  4076ec:	str	x5, [sp, #280]
  4076f0:	str	x6, [sp, #288]
  4076f4:	str	x7, [sp, #296]
  4076f8:	str	q0, [sp, #128]
  4076fc:	str	q1, [sp, #144]
  407700:	str	q2, [sp, #160]
  407704:	str	q3, [sp, #176]
  407708:	str	q4, [sp, #192]
  40770c:	str	q5, [sp, #208]
  407710:	str	q6, [sp, #224]
  407714:	str	q7, [sp, #240]
  407718:	add	x0, sp, #0x130
  40771c:	str	x0, [sp, #80]
  407720:	add	x0, sp, #0x130
  407724:	str	x0, [sp, #88]
  407728:	add	x0, sp, #0x100
  40772c:	str	x0, [sp, #96]
  407730:	mov	w0, #0xffffffd0            	// #-48
  407734:	str	w0, [sp, #104]
  407738:	mov	w0, #0xffffff80            	// #-128
  40773c:	str	w0, [sp, #108]
  407740:	add	x2, sp, #0x10
  407744:	add	x3, sp, #0x50
  407748:	ldp	x0, x1, [x3]
  40774c:	stp	x0, x1, [x2]
  407750:	ldp	x0, x1, [x3, #16]
  407754:	stp	x0, x1, [x2, #16]
  407758:	add	x1, sp, #0x10
  40775c:	add	x0, sp, #0x48
  407760:	mov	x2, x1
  407764:	ldr	x1, [sp, #48]
  407768:	bl	401dc0 <vasprintf@plt>
  40776c:	str	w0, [sp, #124]
  407770:	ldr	w0, [sp, #124]
  407774:	cmp	w0, #0x0
  407778:	b.ge	407784 <ferror@plt+0x5884>  // b.tcont
  40777c:	mov	x0, #0x0                   	// #0
  407780:	b	4077ac <ferror@plt+0x58ac>
  407784:	ldr	x0, [sp, #72]
  407788:	ldrsw	x1, [sp, #124]
  40778c:	mov	x2, x1
  407790:	mov	x1, x0
  407794:	ldr	x0, [sp, #56]
  407798:	bl	407524 <ferror@plt+0x5624>
  40779c:	str	x0, [sp, #112]
  4077a0:	ldr	x0, [sp, #72]
  4077a4:	bl	401da0 <free@plt>
  4077a8:	ldr	x0, [sp, #112]
  4077ac:	ldp	x29, x30, [sp], #304
  4077b0:	ret
  4077b4:	stp	x29, x30, [sp, #-48]!
  4077b8:	mov	x29, sp
  4077bc:	str	x0, [sp, #24]
  4077c0:	str	x1, [sp, #16]
  4077c4:	str	wzr, [sp, #44]
  4077c8:	str	wzr, [sp, #40]
  4077cc:	b	407838 <ferror@plt+0x5938>
  4077d0:	ldr	w0, [sp, #44]
  4077d4:	cmp	w0, #0x0
  4077d8:	b.eq	4077e4 <ferror@plt+0x58e4>  // b.none
  4077dc:	str	wzr, [sp, #44]
  4077e0:	b	40782c <ferror@plt+0x592c>
  4077e4:	ldrsw	x0, [sp, #40]
  4077e8:	ldr	x1, [sp, #24]
  4077ec:	add	x0, x1, x0
  4077f0:	ldrsb	w0, [x0]
  4077f4:	cmp	w0, #0x5c
  4077f8:	b.ne	407808 <ferror@plt+0x5908>  // b.any
  4077fc:	mov	w0, #0x1                   	// #1
  407800:	str	w0, [sp, #44]
  407804:	b	40782c <ferror@plt+0x592c>
  407808:	ldrsw	x0, [sp, #40]
  40780c:	ldr	x1, [sp, #24]
  407810:	add	x0, x1, x0
  407814:	ldrsb	w0, [x0]
  407818:	mov	w1, w0
  40781c:	ldr	x0, [sp, #16]
  407820:	bl	401df0 <strchr@plt>
  407824:	cmp	x0, #0x0
  407828:	b.ne	407854 <ferror@plt+0x5954>  // b.any
  40782c:	ldr	w0, [sp, #40]
  407830:	add	w0, w0, #0x1
  407834:	str	w0, [sp, #40]
  407838:	ldrsw	x0, [sp, #40]
  40783c:	ldr	x1, [sp, #24]
  407840:	add	x0, x1, x0
  407844:	ldrsb	w0, [x0]
  407848:	cmp	w0, #0x0
  40784c:	b.ne	4077d0 <ferror@plt+0x58d0>  // b.any
  407850:	b	407858 <ferror@plt+0x5958>
  407854:	nop
  407858:	ldr	w1, [sp, #40]
  40785c:	ldr	w0, [sp, #44]
  407860:	sub	w0, w1, w0
  407864:	sxtw	x0, w0
  407868:	ldp	x29, x30, [sp], #48
  40786c:	ret
  407870:	stp	x29, x30, [sp, #-64]!
  407874:	mov	x29, sp
  407878:	str	x0, [sp, #40]
  40787c:	str	x1, [sp, #32]
  407880:	str	x2, [sp, #24]
  407884:	str	w3, [sp, #20]
  407888:	ldr	x0, [sp, #40]
  40788c:	ldr	x0, [x0]
  407890:	str	x0, [sp, #56]
  407894:	ldr	x0, [sp, #56]
  407898:	ldrsb	w0, [x0]
  40789c:	cmp	w0, #0x0
  4078a0:	b.ne	4078e0 <ferror@plt+0x59e0>  // b.any
  4078a4:	ldr	x0, [sp, #40]
  4078a8:	ldr	x0, [x0]
  4078ac:	ldrsb	w0, [x0]
  4078b0:	cmp	w0, #0x0
  4078b4:	b.eq	4078d8 <ferror@plt+0x59d8>  // b.none
  4078b8:	adrp	x0, 409000 <ferror@plt+0x7100>
  4078bc:	add	x3, x0, #0xe50
  4078c0:	mov	w2, #0x3c6                 	// #966
  4078c4:	adrp	x0, 409000 <ferror@plt+0x7100>
  4078c8:	add	x1, x0, #0xde8
  4078cc:	adrp	x0, 409000 <ferror@plt+0x7100>
  4078d0:	add	x0, x0, #0xe08
  4078d4:	bl	401e80 <__assert_fail@plt>
  4078d8:	mov	x0, #0x0                   	// #0
  4078dc:	b	407b10 <ferror@plt+0x5c10>
  4078e0:	ldr	x1, [sp, #24]
  4078e4:	ldr	x0, [sp, #56]
  4078e8:	bl	401de0 <strspn@plt>
  4078ec:	mov	x1, x0
  4078f0:	ldr	x0, [sp, #56]
  4078f4:	add	x0, x0, x1
  4078f8:	str	x0, [sp, #56]
  4078fc:	ldr	x0, [sp, #56]
  407900:	ldrsb	w0, [x0]
  407904:	cmp	w0, #0x0
  407908:	b.ne	407920 <ferror@plt+0x5a20>  // b.any
  40790c:	ldr	x0, [sp, #40]
  407910:	ldr	x1, [sp, #56]
  407914:	str	x1, [x0]
  407918:	mov	x0, #0x0                   	// #0
  40791c:	b	407b10 <ferror@plt+0x5c10>
  407920:	ldr	w0, [sp, #20]
  407924:	cmp	w0, #0x0
  407928:	b.eq	407a44 <ferror@plt+0x5b44>  // b.none
  40792c:	ldr	x0, [sp, #56]
  407930:	ldrsb	w0, [x0]
  407934:	mov	w1, w0
  407938:	adrp	x0, 409000 <ferror@plt+0x7100>
  40793c:	add	x0, x0, #0xe18
  407940:	bl	401df0 <strchr@plt>
  407944:	cmp	x0, #0x0
  407948:	b.eq	407a44 <ferror@plt+0x5b44>  // b.none
  40794c:	ldr	x0, [sp, #56]
  407950:	ldrsb	w0, [x0]
  407954:	strb	w0, [sp, #48]
  407958:	strb	wzr, [sp, #49]
  40795c:	ldr	x0, [sp, #56]
  407960:	add	x0, x0, #0x1
  407964:	add	x1, sp, #0x30
  407968:	bl	4077b4 <ferror@plt+0x58b4>
  40796c:	mov	x1, x0
  407970:	ldr	x0, [sp, #32]
  407974:	str	x1, [x0]
  407978:	ldr	x0, [sp, #32]
  40797c:	ldr	x0, [x0]
  407980:	add	x0, x0, #0x1
  407984:	ldr	x1, [sp, #56]
  407988:	add	x0, x1, x0
  40798c:	ldrsb	w0, [x0]
  407990:	cmp	w0, #0x0
  407994:	b.eq	407a08 <ferror@plt+0x5b08>  // b.none
  407998:	ldr	x0, [sp, #32]
  40799c:	ldr	x0, [x0]
  4079a0:	add	x0, x0, #0x1
  4079a4:	ldr	x1, [sp, #56]
  4079a8:	add	x0, x1, x0
  4079ac:	ldrsb	w1, [x0]
  4079b0:	ldrsb	w0, [sp, #48]
  4079b4:	cmp	w1, w0
  4079b8:	b.ne	407a08 <ferror@plt+0x5b08>  // b.any
  4079bc:	ldr	x0, [sp, #32]
  4079c0:	ldr	x0, [x0]
  4079c4:	add	x0, x0, #0x2
  4079c8:	ldr	x1, [sp, #56]
  4079cc:	add	x0, x1, x0
  4079d0:	ldrsb	w0, [x0]
  4079d4:	cmp	w0, #0x0
  4079d8:	b.eq	407a1c <ferror@plt+0x5b1c>  // b.none
  4079dc:	ldr	x0, [sp, #32]
  4079e0:	ldr	x0, [x0]
  4079e4:	add	x0, x0, #0x2
  4079e8:	ldr	x1, [sp, #56]
  4079ec:	add	x0, x1, x0
  4079f0:	ldrsb	w0, [x0]
  4079f4:	mov	w1, w0
  4079f8:	ldr	x0, [sp, #24]
  4079fc:	bl	401df0 <strchr@plt>
  407a00:	cmp	x0, #0x0
  407a04:	b.ne	407a1c <ferror@plt+0x5b1c>  // b.any
  407a08:	ldr	x0, [sp, #40]
  407a0c:	ldr	x1, [sp, #56]
  407a10:	str	x1, [x0]
  407a14:	mov	x0, #0x0                   	// #0
  407a18:	b	407b10 <ferror@plt+0x5c10>
  407a1c:	ldr	x0, [sp, #56]
  407a20:	add	x1, x0, #0x1
  407a24:	str	x1, [sp, #56]
  407a28:	ldr	x1, [sp, #32]
  407a2c:	ldr	x1, [x1]
  407a30:	add	x1, x1, #0x2
  407a34:	add	x1, x0, x1
  407a38:	ldr	x0, [sp, #40]
  407a3c:	str	x1, [x0]
  407a40:	b	407b0c <ferror@plt+0x5c0c>
  407a44:	ldr	w0, [sp, #20]
  407a48:	cmp	w0, #0x0
  407a4c:	b.eq	407adc <ferror@plt+0x5bdc>  // b.none
  407a50:	ldr	x1, [sp, #24]
  407a54:	ldr	x0, [sp, #56]
  407a58:	bl	4077b4 <ferror@plt+0x58b4>
  407a5c:	mov	x1, x0
  407a60:	ldr	x0, [sp, #32]
  407a64:	str	x1, [x0]
  407a68:	ldr	x0, [sp, #32]
  407a6c:	ldr	x0, [x0]
  407a70:	ldr	x1, [sp, #56]
  407a74:	add	x0, x1, x0
  407a78:	ldrsb	w0, [x0]
  407a7c:	cmp	w0, #0x0
  407a80:	b.eq	407ac0 <ferror@plt+0x5bc0>  // b.none
  407a84:	ldr	x0, [sp, #32]
  407a88:	ldr	x0, [x0]
  407a8c:	ldr	x1, [sp, #56]
  407a90:	add	x0, x1, x0
  407a94:	ldrsb	w0, [x0]
  407a98:	mov	w1, w0
  407a9c:	ldr	x0, [sp, #24]
  407aa0:	bl	401df0 <strchr@plt>
  407aa4:	cmp	x0, #0x0
  407aa8:	b.ne	407ac0 <ferror@plt+0x5bc0>  // b.any
  407aac:	ldr	x0, [sp, #40]
  407ab0:	ldr	x1, [sp, #56]
  407ab4:	str	x1, [x0]
  407ab8:	mov	x0, #0x0                   	// #0
  407abc:	b	407b10 <ferror@plt+0x5c10>
  407ac0:	ldr	x0, [sp, #32]
  407ac4:	ldr	x0, [x0]
  407ac8:	ldr	x1, [sp, #56]
  407acc:	add	x1, x1, x0
  407ad0:	ldr	x0, [sp, #40]
  407ad4:	str	x1, [x0]
  407ad8:	b	407b0c <ferror@plt+0x5c0c>
  407adc:	ldr	x1, [sp, #24]
  407ae0:	ldr	x0, [sp, #56]
  407ae4:	bl	401e60 <strcspn@plt>
  407ae8:	mov	x1, x0
  407aec:	ldr	x0, [sp, #32]
  407af0:	str	x1, [x0]
  407af4:	ldr	x0, [sp, #32]
  407af8:	ldr	x0, [x0]
  407afc:	ldr	x1, [sp, #56]
  407b00:	add	x1, x1, x0
  407b04:	ldr	x0, [sp, #40]
  407b08:	str	x1, [x0]
  407b0c:	ldr	x0, [sp, #56]
  407b10:	ldp	x29, x30, [sp], #64
  407b14:	ret
  407b18:	stp	x29, x30, [sp, #-48]!
  407b1c:	mov	x29, sp
  407b20:	str	x0, [sp, #24]
  407b24:	ldr	x0, [sp, #24]
  407b28:	bl	401c40 <fgetc@plt>
  407b2c:	str	w0, [sp, #44]
  407b30:	ldr	w0, [sp, #44]
  407b34:	cmn	w0, #0x1
  407b38:	b.ne	407b44 <ferror@plt+0x5c44>  // b.any
  407b3c:	mov	w0, #0x1                   	// #1
  407b40:	b	407b54 <ferror@plt+0x5c54>
  407b44:	ldr	w0, [sp, #44]
  407b48:	cmp	w0, #0xa
  407b4c:	b.ne	407b24 <ferror@plt+0x5c24>  // b.any
  407b50:	mov	w0, #0x0                   	// #0
  407b54:	ldp	x29, x30, [sp], #48
  407b58:	ret
  407b5c:	stp	x29, x30, [sp, #-48]!
  407b60:	mov	x29, sp
  407b64:	str	x0, [sp, #24]
  407b68:	str	x1, [sp, #16]
  407b6c:	ldr	x0, [sp, #16]
  407b70:	cmp	x0, #0x0
  407b74:	b.eq	407b84 <ferror@plt+0x5c84>  // b.none
  407b78:	ldr	x0, [sp, #16]
  407b7c:	bl	401a30 <strlen@plt>
  407b80:	b	407b88 <ferror@plt+0x5c88>
  407b84:	mov	x0, #0x0                   	// #0
  407b88:	str	x0, [sp, #40]
  407b8c:	ldr	x0, [sp, #24]
  407b90:	cmp	x0, #0x0
  407b94:	b.eq	407bcc <ferror@plt+0x5ccc>  // b.none
  407b98:	ldr	x0, [sp, #40]
  407b9c:	cmp	x0, #0x0
  407ba0:	b.eq	407bcc <ferror@plt+0x5ccc>  // b.none
  407ba4:	ldr	x2, [sp, #40]
  407ba8:	ldr	x1, [sp, #16]
  407bac:	ldr	x0, [sp, #24]
  407bb0:	bl	401c10 <strncmp@plt>
  407bb4:	cmp	w0, #0x0
  407bb8:	b.ne	407bcc <ferror@plt+0x5ccc>  // b.any
  407bbc:	ldr	x1, [sp, #24]
  407bc0:	ldr	x0, [sp, #40]
  407bc4:	add	x0, x1, x0
  407bc8:	b	407bd0 <ferror@plt+0x5cd0>
  407bcc:	mov	x0, #0x0                   	// #0
  407bd0:	ldp	x29, x30, [sp], #48
  407bd4:	ret
  407bd8:	stp	x29, x30, [sp, #-48]!
  407bdc:	mov	x29, sp
  407be0:	str	x0, [sp, #24]
  407be4:	str	x1, [sp, #16]
  407be8:	ldr	x0, [sp, #16]
  407bec:	cmp	x0, #0x0
  407bf0:	b.eq	407c00 <ferror@plt+0x5d00>  // b.none
  407bf4:	ldr	x0, [sp, #16]
  407bf8:	bl	401a30 <strlen@plt>
  407bfc:	b	407c04 <ferror@plt+0x5d04>
  407c00:	mov	x0, #0x0                   	// #0
  407c04:	str	x0, [sp, #40]
  407c08:	ldr	x0, [sp, #24]
  407c0c:	cmp	x0, #0x0
  407c10:	b.eq	407c48 <ferror@plt+0x5d48>  // b.none
  407c14:	ldr	x0, [sp, #40]
  407c18:	cmp	x0, #0x0
  407c1c:	b.eq	407c48 <ferror@plt+0x5d48>  // b.none
  407c20:	ldr	x2, [sp, #40]
  407c24:	ldr	x1, [sp, #16]
  407c28:	ldr	x0, [sp, #24]
  407c2c:	bl	401db0 <strncasecmp@plt>
  407c30:	cmp	w0, #0x0
  407c34:	b.ne	407c48 <ferror@plt+0x5d48>  // b.any
  407c38:	ldr	x1, [sp, #24]
  407c3c:	ldr	x0, [sp, #40]
  407c40:	add	x0, x1, x0
  407c44:	b	407c4c <ferror@plt+0x5d4c>
  407c48:	mov	x0, #0x0                   	// #0
  407c4c:	ldp	x29, x30, [sp], #48
  407c50:	ret
  407c54:	stp	x29, x30, [sp, #-48]!
  407c58:	mov	x29, sp
  407c5c:	str	x0, [sp, #24]
  407c60:	str	x1, [sp, #16]
  407c64:	ldr	x0, [sp, #24]
  407c68:	cmp	x0, #0x0
  407c6c:	b.eq	407c7c <ferror@plt+0x5d7c>  // b.none
  407c70:	ldr	x0, [sp, #24]
  407c74:	bl	401a30 <strlen@plt>
  407c78:	b	407c80 <ferror@plt+0x5d80>
  407c7c:	mov	x0, #0x0                   	// #0
  407c80:	str	x0, [sp, #40]
  407c84:	ldr	x0, [sp, #16]
  407c88:	cmp	x0, #0x0
  407c8c:	b.eq	407c9c <ferror@plt+0x5d9c>  // b.none
  407c90:	ldr	x0, [sp, #16]
  407c94:	bl	401a30 <strlen@plt>
  407c98:	b	407ca0 <ferror@plt+0x5da0>
  407c9c:	mov	x0, #0x0                   	// #0
  407ca0:	str	x0, [sp, #32]
  407ca4:	ldr	x0, [sp, #32]
  407ca8:	cmp	x0, #0x0
  407cac:	b.ne	407cc0 <ferror@plt+0x5dc0>  // b.any
  407cb0:	ldr	x1, [sp, #24]
  407cb4:	ldr	x0, [sp, #40]
  407cb8:	add	x0, x1, x0
  407cbc:	b	407d1c <ferror@plt+0x5e1c>
  407cc0:	ldr	x1, [sp, #40]
  407cc4:	ldr	x0, [sp, #32]
  407cc8:	cmp	x1, x0
  407ccc:	b.cs	407cd8 <ferror@plt+0x5dd8>  // b.hs, b.nlast
  407cd0:	mov	x0, #0x0                   	// #0
  407cd4:	b	407d1c <ferror@plt+0x5e1c>
  407cd8:	ldr	x1, [sp, #40]
  407cdc:	ldr	x0, [sp, #32]
  407ce0:	sub	x0, x1, x0
  407ce4:	ldr	x1, [sp, #24]
  407ce8:	add	x0, x1, x0
  407cec:	ldr	x2, [sp, #32]
  407cf0:	ldr	x1, [sp, #16]
  407cf4:	bl	401d10 <memcmp@plt>
  407cf8:	cmp	w0, #0x0
  407cfc:	b.eq	407d08 <ferror@plt+0x5e08>  // b.none
  407d00:	mov	x0, #0x0                   	// #0
  407d04:	b	407d1c <ferror@plt+0x5e1c>
  407d08:	ldr	x1, [sp, #40]
  407d0c:	ldr	x0, [sp, #32]
  407d10:	sub	x0, x1, x0
  407d14:	ldr	x1, [sp, #24]
  407d18:	add	x0, x1, x0
  407d1c:	ldp	x29, x30, [sp], #48
  407d20:	ret
  407d24:	stp	x29, x30, [sp, #-128]!
  407d28:	mov	x29, sp
  407d2c:	str	x19, [sp, #16]
  407d30:	str	x0, [sp, #40]
  407d34:	str	x1, [sp, #32]
  407d38:	str	xzr, [sp, #112]
  407d3c:	str	wzr, [sp, #108]
  407d40:	ldr	x0, [sp, #40]
  407d44:	cmp	x0, #0x0
  407d48:	b.ne	407d6c <ferror@plt+0x5e6c>  // b.any
  407d4c:	adrp	x0, 40a000 <ferror@plt+0x8100>
  407d50:	add	x3, x0, #0x20
  407d54:	mov	w2, #0x4d                  	// #77
  407d58:	adrp	x0, 409000 <ferror@plt+0x7100>
  407d5c:	add	x1, x0, #0xe58
  407d60:	adrp	x0, 409000 <ferror@plt+0x7100>
  407d64:	add	x0, x0, #0xe68
  407d68:	bl	401e80 <__assert_fail@plt>
  407d6c:	ldr	x0, [sp, #32]
  407d70:	cmp	x0, #0x0
  407d74:	b.ne	407d98 <ferror@plt+0x5e98>  // b.any
  407d78:	adrp	x0, 40a000 <ferror@plt+0x8100>
  407d7c:	add	x3, x0, #0x20
  407d80:	mov	w2, #0x4e                  	// #78
  407d84:	adrp	x0, 409000 <ferror@plt+0x7100>
  407d88:	add	x1, x0, #0xe58
  407d8c:	adrp	x0, 409000 <ferror@plt+0x7100>
  407d90:	add	x0, x0, #0xe70
  407d94:	bl	401e80 <__assert_fail@plt>
  407d98:	ldr	x0, [sp, #40]
  407d9c:	str	x0, [sp, #120]
  407da0:	str	xzr, [sp, #96]
  407da4:	str	wzr, [sp, #88]
  407da8:	adrp	x0, 409000 <ferror@plt+0x7100>
  407dac:	add	x1, x0, #0xe78
  407db0:	ldr	x0, [sp, #120]
  407db4:	bl	401de0 <strspn@plt>
  407db8:	mov	x1, x0
  407dbc:	ldr	x0, [sp, #120]
  407dc0:	add	x0, x0, x1
  407dc4:	str	x0, [sp, #120]
  407dc8:	ldr	x0, [sp, #120]
  407dcc:	ldrsb	w0, [x0]
  407dd0:	cmp	w0, #0x0
  407dd4:	b.ne	407e00 <ferror@plt+0x5f00>  // b.any
  407dd8:	ldr	w0, [sp, #108]
  407ddc:	cmp	w0, #0x0
  407de0:	b.ne	407dec <ferror@plt+0x5eec>  // b.any
  407de4:	mov	w0, #0xffffffea            	// #-22
  407de8:	b	408048 <ferror@plt+0x6148>
  407dec:	ldr	x0, [sp, #32]
  407df0:	ldr	x1, [sp, #112]
  407df4:	str	x1, [x0]
  407df8:	mov	w0, #0x0                   	// #0
  407dfc:	b	408048 <ferror@plt+0x6148>
  407e00:	bl	401e90 <__errno_location@plt>
  407e04:	str	wzr, [x0]
  407e08:	add	x0, sp, #0x38
  407e0c:	mov	w2, #0xa                   	// #10
  407e10:	mov	x1, x0
  407e14:	ldr	x0, [sp, #120]
  407e18:	bl	401a90 <strtoll@plt>
  407e1c:	str	x0, [sp, #72]
  407e20:	bl	401e90 <__errno_location@plt>
  407e24:	ldr	w0, [x0]
  407e28:	cmp	w0, #0x0
  407e2c:	b.le	407e40 <ferror@plt+0x5f40>
  407e30:	bl	401e90 <__errno_location@plt>
  407e34:	ldr	w0, [x0]
  407e38:	neg	w0, w0
  407e3c:	b	408048 <ferror@plt+0x6148>
  407e40:	ldr	x0, [sp, #72]
  407e44:	cmp	x0, #0x0
  407e48:	b.ge	407e54 <ferror@plt+0x5f54>  // b.tcont
  407e4c:	mov	w0, #0xffffffde            	// #-34
  407e50:	b	408048 <ferror@plt+0x6148>
  407e54:	ldr	x0, [sp, #56]
  407e58:	ldrsb	w0, [x0]
  407e5c:	cmp	w0, #0x2e
  407e60:	b.ne	407ef0 <ferror@plt+0x5ff0>  // b.any
  407e64:	ldr	x0, [sp, #56]
  407e68:	add	x0, x0, #0x1
  407e6c:	str	x0, [sp, #64]
  407e70:	bl	401e90 <__errno_location@plt>
  407e74:	str	wzr, [x0]
  407e78:	add	x0, sp, #0x38
  407e7c:	mov	w2, #0xa                   	// #10
  407e80:	mov	x1, x0
  407e84:	ldr	x0, [sp, #64]
  407e88:	bl	401a90 <strtoll@plt>
  407e8c:	str	x0, [sp, #96]
  407e90:	bl	401e90 <__errno_location@plt>
  407e94:	ldr	w0, [x0]
  407e98:	cmp	w0, #0x0
  407e9c:	b.le	407eb0 <ferror@plt+0x5fb0>
  407ea0:	bl	401e90 <__errno_location@plt>
  407ea4:	ldr	w0, [x0]
  407ea8:	neg	w0, w0
  407eac:	b	408048 <ferror@plt+0x6148>
  407eb0:	ldr	x0, [sp, #96]
  407eb4:	cmp	x0, #0x0
  407eb8:	b.ge	407ec4 <ferror@plt+0x5fc4>  // b.tcont
  407ebc:	mov	w0, #0xffffffde            	// #-34
  407ec0:	b	408048 <ferror@plt+0x6148>
  407ec4:	ldr	x0, [sp, #56]
  407ec8:	ldr	x1, [sp, #64]
  407ecc:	cmp	x1, x0
  407ed0:	b.ne	407edc <ferror@plt+0x5fdc>  // b.any
  407ed4:	mov	w0, #0xffffffea            	// #-22
  407ed8:	b	408048 <ferror@plt+0x6148>
  407edc:	ldr	x1, [sp, #56]
  407ee0:	ldr	x0, [sp, #64]
  407ee4:	sub	x0, x1, x0
  407ee8:	str	w0, [sp, #88]
  407eec:	b	407f08 <ferror@plt+0x6008>
  407ef0:	ldr	x0, [sp, #56]
  407ef4:	ldr	x1, [sp, #120]
  407ef8:	cmp	x1, x0
  407efc:	b.ne	407f08 <ferror@plt+0x6008>  // b.any
  407f00:	mov	w0, #0xffffffea            	// #-22
  407f04:	b	408048 <ferror@plt+0x6148>
  407f08:	ldr	x19, [sp, #56]
  407f0c:	ldr	x2, [sp, #56]
  407f10:	adrp	x0, 409000 <ferror@plt+0x7100>
  407f14:	add	x1, x0, #0xe78
  407f18:	mov	x0, x2
  407f1c:	bl	401de0 <strspn@plt>
  407f20:	add	x0, x19, x0
  407f24:	str	x0, [sp, #56]
  407f28:	str	wzr, [sp, #92]
  407f2c:	b	40802c <ferror@plt+0x612c>
  407f30:	ldr	x2, [sp, #56]
  407f34:	adrp	x0, 41b000 <ferror@plt+0x19100>
  407f38:	add	x1, x0, #0xb48
  407f3c:	ldr	w0, [sp, #92]
  407f40:	lsl	x0, x0, #4
  407f44:	add	x0, x1, x0
  407f48:	ldr	x0, [x0]
  407f4c:	mov	x1, x0
  407f50:	mov	x0, x2
  407f54:	bl	407b5c <ferror@plt+0x5c5c>
  407f58:	cmp	x0, #0x0
  407f5c:	b.eq	408020 <ferror@plt+0x6120>  // b.none
  407f60:	adrp	x0, 41b000 <ferror@plt+0x19100>
  407f64:	add	x1, x0, #0xb48
  407f68:	ldr	w0, [sp, #92]
  407f6c:	lsl	x0, x0, #4
  407f70:	add	x0, x1, x0
  407f74:	ldr	x1, [x0, #8]
  407f78:	ldr	x0, [sp, #96]
  407f7c:	mul	x0, x1, x0
  407f80:	str	x0, [sp, #80]
  407f84:	b	407fac <ferror@plt+0x60ac>
  407f88:	ldr	x1, [sp, #80]
  407f8c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407f90:	movk	x0, #0xcccd
  407f94:	umulh	x0, x1, x0
  407f98:	lsr	x0, x0, #3
  407f9c:	str	x0, [sp, #80]
  407fa0:	ldr	w0, [sp, #88]
  407fa4:	sub	w0, w0, #0x1
  407fa8:	str	w0, [sp, #88]
  407fac:	ldr	w0, [sp, #88]
  407fb0:	cmp	w0, #0x0
  407fb4:	b.ne	407f88 <ferror@plt+0x6088>  // b.any
  407fb8:	adrp	x0, 41b000 <ferror@plt+0x19100>
  407fbc:	add	x1, x0, #0xb48
  407fc0:	ldr	w0, [sp, #92]
  407fc4:	lsl	x0, x0, #4
  407fc8:	add	x0, x1, x0
  407fcc:	ldr	x1, [x0, #8]
  407fd0:	ldr	x0, [sp, #72]
  407fd4:	mul	x1, x1, x0
  407fd8:	ldr	x0, [sp, #80]
  407fdc:	add	x0, x1, x0
  407fe0:	ldr	x1, [sp, #112]
  407fe4:	add	x0, x1, x0
  407fe8:	str	x0, [sp, #112]
  407fec:	ldr	x19, [sp, #56]
  407ff0:	adrp	x0, 41b000 <ferror@plt+0x19100>
  407ff4:	add	x1, x0, #0xb48
  407ff8:	ldr	w0, [sp, #92]
  407ffc:	lsl	x0, x0, #4
  408000:	add	x0, x1, x0
  408004:	ldr	x0, [x0]
  408008:	bl	401a30 <strlen@plt>
  40800c:	add	x0, x19, x0
  408010:	str	x0, [sp, #120]
  408014:	mov	w0, #0x1                   	// #1
  408018:	str	w0, [sp, #108]
  40801c:	b	408038 <ferror@plt+0x6138>
  408020:	ldr	w0, [sp, #92]
  408024:	add	w0, w0, #0x1
  408028:	str	w0, [sp, #92]
  40802c:	ldr	w0, [sp, #92]
  408030:	cmp	w0, #0x1b
  408034:	b.ls	407f30 <ferror@plt+0x6030>  // b.plast
  408038:	ldr	w0, [sp, #92]
  40803c:	cmp	w0, #0x1b
  408040:	b.ls	407da0 <ferror@plt+0x5ea0>  // b.plast
  408044:	mov	w0, #0xffffffea            	// #-22
  408048:	ldr	x19, [sp, #16]
  40804c:	ldp	x29, x30, [sp], #128
  408050:	ret
  408054:	stp	x29, x30, [sp, #-224]!
  408058:	mov	x29, sp
  40805c:	str	x0, [sp, #24]
  408060:	str	x1, [sp, #16]
  408064:	str	xzr, [sp, #48]
  408068:	str	xzr, [sp, #40]
  40806c:	mov	w0, #0xffffffff            	// #-1
  408070:	str	w0, [sp, #212]
  408074:	ldr	x0, [sp, #24]
  408078:	cmp	x0, #0x0
  40807c:	b.ne	4080a0 <ferror@plt+0x61a0>  // b.any
  408080:	adrp	x0, 40a000 <ferror@plt+0x8100>
  408084:	add	x3, x0, #0x108
  408088:	mov	w2, #0xc4                  	// #196
  40808c:	adrp	x0, 409000 <ferror@plt+0x7100>
  408090:	add	x1, x0, #0xe58
  408094:	adrp	x0, 409000 <ferror@plt+0x7100>
  408098:	add	x0, x0, #0xe68
  40809c:	bl	401e80 <__assert_fail@plt>
  4080a0:	ldr	x0, [sp, #16]
  4080a4:	cmp	x0, #0x0
  4080a8:	b.ne	4080cc <ferror@plt+0x61cc>  // b.any
  4080ac:	adrp	x0, 40a000 <ferror@plt+0x8100>
  4080b0:	add	x3, x0, #0x108
  4080b4:	mov	w2, #0xc5                  	// #197
  4080b8:	adrp	x0, 409000 <ferror@plt+0x7100>
  4080bc:	add	x1, x0, #0xe58
  4080c0:	adrp	x0, 409000 <ferror@plt+0x7100>
  4080c4:	add	x0, x0, #0xe70
  4080c8:	bl	401e80 <__assert_fail@plt>
  4080cc:	mov	x0, #0x0                   	// #0
  4080d0:	bl	401be0 <time@plt>
  4080d4:	str	x0, [sp, #56]
  4080d8:	add	x1, sp, #0x78
  4080dc:	add	x0, sp, #0x38
  4080e0:	bl	401ad0 <localtime_r@plt>
  4080e4:	mov	w0, #0xffffffff            	// #-1
  4080e8:	str	w0, [sp, #152]
  4080ec:	adrp	x0, 409000 <ferror@plt+0x7100>
  4080f0:	add	x1, x0, #0xe80
  4080f4:	ldr	x0, [sp, #24]
  4080f8:	bl	401d40 <strcmp@plt>
  4080fc:	cmp	w0, #0x0
  408100:	b.eq	408770 <ferror@plt+0x6870>  // b.none
  408104:	adrp	x0, 409000 <ferror@plt+0x7100>
  408108:	add	x1, x0, #0xe88
  40810c:	ldr	x0, [sp, #24]
  408110:	bl	401d40 <strcmp@plt>
  408114:	cmp	w0, #0x0
  408118:	b.ne	408134 <ferror@plt+0x6234>  // b.any
  40811c:	str	wzr, [sp, #128]
  408120:	ldr	w0, [sp, #128]
  408124:	str	w0, [sp, #124]
  408128:	ldr	w0, [sp, #124]
  40812c:	str	w0, [sp, #120]
  408130:	b	4087ac <ferror@plt+0x68ac>
  408134:	adrp	x0, 409000 <ferror@plt+0x7100>
  408138:	add	x1, x0, #0xe90
  40813c:	ldr	x0, [sp, #24]
  408140:	bl	401d40 <strcmp@plt>
  408144:	cmp	w0, #0x0
  408148:	b.ne	408170 <ferror@plt+0x6270>  // b.any
  40814c:	ldr	w0, [sp, #132]
  408150:	sub	w0, w0, #0x1
  408154:	str	w0, [sp, #132]
  408158:	str	wzr, [sp, #128]
  40815c:	ldr	w0, [sp, #128]
  408160:	str	w0, [sp, #124]
  408164:	ldr	w0, [sp, #124]
  408168:	str	w0, [sp, #120]
  40816c:	b	4087ac <ferror@plt+0x68ac>
  408170:	adrp	x0, 409000 <ferror@plt+0x7100>
  408174:	add	x1, x0, #0xea0
  408178:	ldr	x0, [sp, #24]
  40817c:	bl	401d40 <strcmp@plt>
  408180:	cmp	w0, #0x0
  408184:	b.ne	4081ac <ferror@plt+0x62ac>  // b.any
  408188:	ldr	w0, [sp, #132]
  40818c:	add	w0, w0, #0x1
  408190:	str	w0, [sp, #132]
  408194:	str	wzr, [sp, #128]
  408198:	ldr	w0, [sp, #128]
  40819c:	str	w0, [sp, #124]
  4081a0:	ldr	w0, [sp, #124]
  4081a4:	str	w0, [sp, #120]
  4081a8:	b	4087ac <ferror@plt+0x68ac>
  4081ac:	ldr	x0, [sp, #24]
  4081b0:	ldrsb	w0, [x0]
  4081b4:	cmp	w0, #0x2b
  4081b8:	b.ne	4081e4 <ferror@plt+0x62e4>  // b.any
  4081bc:	ldr	x0, [sp, #24]
  4081c0:	add	x0, x0, #0x1
  4081c4:	add	x1, sp, #0x30
  4081c8:	bl	407d24 <ferror@plt+0x5e24>
  4081cc:	str	w0, [sp, #180]
  4081d0:	ldr	w0, [sp, #180]
  4081d4:	cmp	w0, #0x0
  4081d8:	b.ge	408778 <ferror@plt+0x6878>  // b.tcont
  4081dc:	ldr	w0, [sp, #180]
  4081e0:	b	408850 <ferror@plt+0x6950>
  4081e4:	ldr	x0, [sp, #24]
  4081e8:	ldrsb	w0, [x0]
  4081ec:	cmp	w0, #0x2d
  4081f0:	b.ne	40821c <ferror@plt+0x631c>  // b.any
  4081f4:	ldr	x0, [sp, #24]
  4081f8:	add	x0, x0, #0x1
  4081fc:	add	x1, sp, #0x28
  408200:	bl	407d24 <ferror@plt+0x5e24>
  408204:	str	w0, [sp, #180]
  408208:	ldr	w0, [sp, #180]
  40820c:	cmp	w0, #0x0
  408210:	b.ge	408780 <ferror@plt+0x6880>  // b.tcont
  408214:	ldr	w0, [sp, #180]
  408218:	b	408850 <ferror@plt+0x6950>
  40821c:	adrp	x0, 409000 <ferror@plt+0x7100>
  408220:	add	x1, x0, #0xeb0
  408224:	ldr	x0, [sp, #24]
  408228:	bl	407c54 <ferror@plt+0x5d54>
  40822c:	cmp	x0, #0x0
  408230:	b.eq	408294 <ferror@plt+0x6394>  // b.none
  408234:	ldr	x0, [sp, #24]
  408238:	bl	401a30 <strlen@plt>
  40823c:	sub	x0, x0, #0x4
  408240:	mov	x1, x0
  408244:	ldr	x0, [sp, #24]
  408248:	bl	401dd0 <strndup@plt>
  40824c:	str	x0, [sp, #184]
  408250:	ldr	x0, [sp, #184]
  408254:	cmp	x0, #0x0
  408258:	b.ne	408264 <ferror@plt+0x6364>  // b.any
  40825c:	mov	w0, #0xfffffff4            	// #-12
  408260:	b	408850 <ferror@plt+0x6950>
  408264:	add	x0, sp, #0x28
  408268:	mov	x1, x0
  40826c:	ldr	x0, [sp, #184]
  408270:	bl	407d24 <ferror@plt+0x5e24>
  408274:	str	w0, [sp, #180]
  408278:	ldr	x0, [sp, #184]
  40827c:	bl	401da0 <free@plt>
  408280:	ldr	w0, [sp, #180]
  408284:	cmp	w0, #0x0
  408288:	b.ge	408788 <ferror@plt+0x6888>  // b.tcont
  40828c:	ldr	w0, [sp, #180]
  408290:	b	408850 <ferror@plt+0x6950>
  408294:	str	wzr, [sp, #208]
  408298:	b	40834c <ferror@plt+0x644c>
  40829c:	adrp	x0, 41b000 <ferror@plt+0x19100>
  4082a0:	add	x1, x0, #0xd08
  4082a4:	ldr	w0, [sp, #208]
  4082a8:	lsl	x0, x0, #4
  4082ac:	add	x0, x1, x0
  4082b0:	ldr	x0, [x0]
  4082b4:	mov	x1, x0
  4082b8:	ldr	x0, [sp, #24]
  4082bc:	bl	407bd8 <ferror@plt+0x5cd8>
  4082c0:	cmp	x0, #0x0
  4082c4:	b.eq	408334 <ferror@plt+0x6434>  // b.none
  4082c8:	adrp	x0, 41b000 <ferror@plt+0x19100>
  4082cc:	add	x1, x0, #0xd08
  4082d0:	ldr	w0, [sp, #208]
  4082d4:	lsl	x0, x0, #4
  4082d8:	add	x0, x1, x0
  4082dc:	ldr	x0, [x0]
  4082e0:	bl	401a30 <strlen@plt>
  4082e4:	str	x0, [sp, #200]
  4082e8:	ldr	x1, [sp, #24]
  4082ec:	ldr	x0, [sp, #200]
  4082f0:	add	x0, x1, x0
  4082f4:	ldrsb	w0, [x0]
  4082f8:	cmp	w0, #0x20
  4082fc:	b.ne	40833c <ferror@plt+0x643c>  // b.any
  408300:	adrp	x0, 41b000 <ferror@plt+0x19100>
  408304:	add	x1, x0, #0xd08
  408308:	ldr	w0, [sp, #208]
  40830c:	lsl	x0, x0, #4
  408310:	add	x0, x1, x0
  408314:	ldr	w0, [x0, #8]
  408318:	str	w0, [sp, #212]
  40831c:	ldr	x0, [sp, #200]
  408320:	add	x0, x0, #0x1
  408324:	ldr	x1, [sp, #24]
  408328:	add	x0, x1, x0
  40832c:	str	x0, [sp, #24]
  408330:	b	408358 <ferror@plt+0x6458>
  408334:	nop
  408338:	b	408340 <ferror@plt+0x6440>
  40833c:	nop
  408340:	ldr	w0, [sp, #208]
  408344:	add	w0, w0, #0x1
  408348:	str	w0, [sp, #208]
  40834c:	ldr	w0, [sp, #208]
  408350:	cmp	w0, #0xd
  408354:	b.ls	40829c <ferror@plt+0x639c>  // b.plast
  408358:	add	x0, sp, #0x40
  40835c:	add	x1, sp, #0x78
  408360:	ldp	x2, x3, [x1]
  408364:	stp	x2, x3, [x0]
  408368:	ldp	x2, x3, [x1, #16]
  40836c:	stp	x2, x3, [x0, #16]
  408370:	ldp	x2, x3, [x1, #32]
  408374:	stp	x2, x3, [x0, #32]
  408378:	ldr	x1, [x1, #48]
  40837c:	str	x1, [x0, #48]
  408380:	add	x0, sp, #0x78
  408384:	mov	x2, x0
  408388:	adrp	x0, 409000 <ferror@plt+0x7100>
  40838c:	add	x1, x0, #0xeb8
  408390:	ldr	x0, [sp, #24]
  408394:	bl	401b60 <strptime@plt>
  408398:	str	x0, [sp, #192]
  40839c:	ldr	x0, [sp, #192]
  4083a0:	cmp	x0, #0x0
  4083a4:	b.eq	4083b8 <ferror@plt+0x64b8>  // b.none
  4083a8:	ldr	x0, [sp, #192]
  4083ac:	ldrsb	w0, [x0]
  4083b0:	cmp	w0, #0x0
  4083b4:	b.eq	408790 <ferror@plt+0x6890>  // b.none
  4083b8:	add	x0, sp, #0x78
  4083bc:	add	x1, sp, #0x40
  4083c0:	ldp	x2, x3, [x1]
  4083c4:	stp	x2, x3, [x0]
  4083c8:	ldp	x2, x3, [x1, #16]
  4083cc:	stp	x2, x3, [x0, #16]
  4083d0:	ldp	x2, x3, [x1, #32]
  4083d4:	stp	x2, x3, [x0, #32]
  4083d8:	ldr	x1, [x1, #48]
  4083dc:	str	x1, [x0, #48]
  4083e0:	add	x0, sp, #0x78
  4083e4:	mov	x2, x0
  4083e8:	adrp	x0, 409000 <ferror@plt+0x7100>
  4083ec:	add	x1, x0, #0xed0
  4083f0:	ldr	x0, [sp, #24]
  4083f4:	bl	401b60 <strptime@plt>
  4083f8:	str	x0, [sp, #192]
  4083fc:	ldr	x0, [sp, #192]
  408400:	cmp	x0, #0x0
  408404:	b.eq	408418 <ferror@plt+0x6518>  // b.none
  408408:	ldr	x0, [sp, #192]
  40840c:	ldrsb	w0, [x0]
  408410:	cmp	w0, #0x0
  408414:	b.eq	408798 <ferror@plt+0x6898>  // b.none
  408418:	add	x0, sp, #0x78
  40841c:	add	x1, sp, #0x40
  408420:	ldp	x2, x3, [x1]
  408424:	stp	x2, x3, [x0]
  408428:	ldp	x2, x3, [x1, #16]
  40842c:	stp	x2, x3, [x0, #16]
  408430:	ldp	x2, x3, [x1, #32]
  408434:	stp	x2, x3, [x0, #32]
  408438:	ldr	x1, [x1, #48]
  40843c:	str	x1, [x0, #48]
  408440:	add	x0, sp, #0x78
  408444:	mov	x2, x0
  408448:	adrp	x0, 409000 <ferror@plt+0x7100>
  40844c:	add	x1, x0, #0xee8
  408450:	ldr	x0, [sp, #24]
  408454:	bl	401b60 <strptime@plt>
  408458:	str	x0, [sp, #192]
  40845c:	ldr	x0, [sp, #192]
  408460:	cmp	x0, #0x0
  408464:	b.eq	408478 <ferror@plt+0x6578>  // b.none
  408468:	ldr	x0, [sp, #192]
  40846c:	ldrsb	w0, [x0]
  408470:	cmp	w0, #0x0
  408474:	b.eq	4087a0 <ferror@plt+0x68a0>  // b.none
  408478:	add	x0, sp, #0x78
  40847c:	add	x1, sp, #0x40
  408480:	ldp	x2, x3, [x1]
  408484:	stp	x2, x3, [x0]
  408488:	ldp	x2, x3, [x1, #16]
  40848c:	stp	x2, x3, [x0, #16]
  408490:	ldp	x2, x3, [x1, #32]
  408494:	stp	x2, x3, [x0, #32]
  408498:	ldr	x1, [x1, #48]
  40849c:	str	x1, [x0, #48]
  4084a0:	add	x0, sp, #0x78
  4084a4:	mov	x2, x0
  4084a8:	adrp	x0, 409000 <ferror@plt+0x7100>
  4084ac:	add	x1, x0, #0xf00
  4084b0:	ldr	x0, [sp, #24]
  4084b4:	bl	401b60 <strptime@plt>
  4084b8:	str	x0, [sp, #192]
  4084bc:	ldr	x0, [sp, #192]
  4084c0:	cmp	x0, #0x0
  4084c4:	b.eq	4084e0 <ferror@plt+0x65e0>  // b.none
  4084c8:	ldr	x0, [sp, #192]
  4084cc:	ldrsb	w0, [x0]
  4084d0:	cmp	w0, #0x0
  4084d4:	b.ne	4084e0 <ferror@plt+0x65e0>  // b.any
  4084d8:	str	wzr, [sp, #120]
  4084dc:	b	4087ac <ferror@plt+0x68ac>
  4084e0:	add	x0, sp, #0x78
  4084e4:	add	x1, sp, #0x40
  4084e8:	ldp	x2, x3, [x1]
  4084ec:	stp	x2, x3, [x0]
  4084f0:	ldp	x2, x3, [x1, #16]
  4084f4:	stp	x2, x3, [x0, #16]
  4084f8:	ldp	x2, x3, [x1, #32]
  4084fc:	stp	x2, x3, [x0, #32]
  408500:	ldr	x1, [x1, #48]
  408504:	str	x1, [x0, #48]
  408508:	add	x0, sp, #0x78
  40850c:	mov	x2, x0
  408510:	adrp	x0, 409000 <ferror@plt+0x7100>
  408514:	add	x1, x0, #0xf10
  408518:	ldr	x0, [sp, #24]
  40851c:	bl	401b60 <strptime@plt>
  408520:	str	x0, [sp, #192]
  408524:	ldr	x0, [sp, #192]
  408528:	cmp	x0, #0x0
  40852c:	b.eq	408548 <ferror@plt+0x6648>  // b.none
  408530:	ldr	x0, [sp, #192]
  408534:	ldrsb	w0, [x0]
  408538:	cmp	w0, #0x0
  40853c:	b.ne	408548 <ferror@plt+0x6648>  // b.any
  408540:	str	wzr, [sp, #120]
  408544:	b	4087ac <ferror@plt+0x68ac>
  408548:	add	x0, sp, #0x78
  40854c:	add	x1, sp, #0x40
  408550:	ldp	x2, x3, [x1]
  408554:	stp	x2, x3, [x0]
  408558:	ldp	x2, x3, [x1, #16]
  40855c:	stp	x2, x3, [x0, #16]
  408560:	ldp	x2, x3, [x1, #32]
  408564:	stp	x2, x3, [x0, #32]
  408568:	ldr	x1, [x1, #48]
  40856c:	str	x1, [x0, #48]
  408570:	add	x0, sp, #0x78
  408574:	mov	x2, x0
  408578:	adrp	x0, 409000 <ferror@plt+0x7100>
  40857c:	add	x1, x0, #0xf20
  408580:	ldr	x0, [sp, #24]
  408584:	bl	401b60 <strptime@plt>
  408588:	str	x0, [sp, #192]
  40858c:	ldr	x0, [sp, #192]
  408590:	cmp	x0, #0x0
  408594:	b.eq	4085c0 <ferror@plt+0x66c0>  // b.none
  408598:	ldr	x0, [sp, #192]
  40859c:	ldrsb	w0, [x0]
  4085a0:	cmp	w0, #0x0
  4085a4:	b.ne	4085c0 <ferror@plt+0x66c0>  // b.any
  4085a8:	str	wzr, [sp, #128]
  4085ac:	ldr	w0, [sp, #128]
  4085b0:	str	w0, [sp, #124]
  4085b4:	ldr	w0, [sp, #124]
  4085b8:	str	w0, [sp, #120]
  4085bc:	b	4087ac <ferror@plt+0x68ac>
  4085c0:	add	x0, sp, #0x78
  4085c4:	add	x1, sp, #0x40
  4085c8:	ldp	x2, x3, [x1]
  4085cc:	stp	x2, x3, [x0]
  4085d0:	ldp	x2, x3, [x1, #16]
  4085d4:	stp	x2, x3, [x0, #16]
  4085d8:	ldp	x2, x3, [x1, #32]
  4085dc:	stp	x2, x3, [x0, #32]
  4085e0:	ldr	x1, [x1, #48]
  4085e4:	str	x1, [x0, #48]
  4085e8:	add	x0, sp, #0x78
  4085ec:	mov	x2, x0
  4085f0:	adrp	x0, 409000 <ferror@plt+0x7100>
  4085f4:	add	x1, x0, #0xf30
  4085f8:	ldr	x0, [sp, #24]
  4085fc:	bl	401b60 <strptime@plt>
  408600:	str	x0, [sp, #192]
  408604:	ldr	x0, [sp, #192]
  408608:	cmp	x0, #0x0
  40860c:	b.eq	408638 <ferror@plt+0x6738>  // b.none
  408610:	ldr	x0, [sp, #192]
  408614:	ldrsb	w0, [x0]
  408618:	cmp	w0, #0x0
  40861c:	b.ne	408638 <ferror@plt+0x6738>  // b.any
  408620:	str	wzr, [sp, #128]
  408624:	ldr	w0, [sp, #128]
  408628:	str	w0, [sp, #124]
  40862c:	ldr	w0, [sp, #124]
  408630:	str	w0, [sp, #120]
  408634:	b	4087ac <ferror@plt+0x68ac>
  408638:	add	x0, sp, #0x78
  40863c:	add	x1, sp, #0x40
  408640:	ldp	x2, x3, [x1]
  408644:	stp	x2, x3, [x0]
  408648:	ldp	x2, x3, [x1, #16]
  40864c:	stp	x2, x3, [x0, #16]
  408650:	ldp	x2, x3, [x1, #32]
  408654:	stp	x2, x3, [x0, #32]
  408658:	ldr	x1, [x1, #48]
  40865c:	str	x1, [x0, #48]
  408660:	add	x0, sp, #0x78
  408664:	mov	x2, x0
  408668:	adrp	x0, 409000 <ferror@plt+0x7100>
  40866c:	add	x1, x0, #0xf40
  408670:	ldr	x0, [sp, #24]
  408674:	bl	401b60 <strptime@plt>
  408678:	str	x0, [sp, #192]
  40867c:	ldr	x0, [sp, #192]
  408680:	cmp	x0, #0x0
  408684:	b.eq	408698 <ferror@plt+0x6798>  // b.none
  408688:	ldr	x0, [sp, #192]
  40868c:	ldrsb	w0, [x0]
  408690:	cmp	w0, #0x0
  408694:	b.eq	4087a8 <ferror@plt+0x68a8>  // b.none
  408698:	add	x0, sp, #0x78
  40869c:	add	x1, sp, #0x40
  4086a0:	ldp	x2, x3, [x1]
  4086a4:	stp	x2, x3, [x0]
  4086a8:	ldp	x2, x3, [x1, #16]
  4086ac:	stp	x2, x3, [x0, #16]
  4086b0:	ldp	x2, x3, [x1, #32]
  4086b4:	stp	x2, x3, [x0, #32]
  4086b8:	ldr	x1, [x1, #48]
  4086bc:	str	x1, [x0, #48]
  4086c0:	add	x0, sp, #0x78
  4086c4:	mov	x2, x0
  4086c8:	adrp	x0, 409000 <ferror@plt+0x7100>
  4086cc:	add	x1, x0, #0xf50
  4086d0:	ldr	x0, [sp, #24]
  4086d4:	bl	401b60 <strptime@plt>
  4086d8:	str	x0, [sp, #192]
  4086dc:	ldr	x0, [sp, #192]
  4086e0:	cmp	x0, #0x0
  4086e4:	b.eq	408700 <ferror@plt+0x6800>  // b.none
  4086e8:	ldr	x0, [sp, #192]
  4086ec:	ldrsb	w0, [x0]
  4086f0:	cmp	w0, #0x0
  4086f4:	b.ne	408700 <ferror@plt+0x6800>  // b.any
  4086f8:	str	wzr, [sp, #120]
  4086fc:	b	4087ac <ferror@plt+0x68ac>
  408700:	add	x0, sp, #0x78
  408704:	add	x1, sp, #0x40
  408708:	ldp	x2, x3, [x1]
  40870c:	stp	x2, x3, [x0]
  408710:	ldp	x2, x3, [x1, #16]
  408714:	stp	x2, x3, [x0, #16]
  408718:	ldp	x2, x3, [x1, #32]
  40871c:	stp	x2, x3, [x0, #32]
  408720:	ldr	x1, [x1, #48]
  408724:	str	x1, [x0, #48]
  408728:	add	x0, sp, #0x78
  40872c:	mov	x2, x0
  408730:	adrp	x0, 409000 <ferror@plt+0x7100>
  408734:	add	x1, x0, #0xf58
  408738:	ldr	x0, [sp, #24]
  40873c:	bl	401b60 <strptime@plt>
  408740:	str	x0, [sp, #192]
  408744:	ldr	x0, [sp, #192]
  408748:	cmp	x0, #0x0
  40874c:	b.eq	408768 <ferror@plt+0x6868>  // b.none
  408750:	ldr	x0, [sp, #192]
  408754:	ldrsb	w0, [x0]
  408758:	cmp	w0, #0x0
  40875c:	b.ne	408768 <ferror@plt+0x6868>  // b.any
  408760:	str	wzr, [sp, #120]
  408764:	b	4087ac <ferror@plt+0x68ac>
  408768:	mov	w0, #0xffffffea            	// #-22
  40876c:	b	408850 <ferror@plt+0x6950>
  408770:	nop
  408774:	b	4087ac <ferror@plt+0x68ac>
  408778:	nop
  40877c:	b	4087ac <ferror@plt+0x68ac>
  408780:	nop
  408784:	b	4087ac <ferror@plt+0x68ac>
  408788:	nop
  40878c:	b	4087ac <ferror@plt+0x68ac>
  408790:	nop
  408794:	b	4087ac <ferror@plt+0x68ac>
  408798:	nop
  40879c:	b	4087ac <ferror@plt+0x68ac>
  4087a0:	nop
  4087a4:	b	4087ac <ferror@plt+0x68ac>
  4087a8:	nop
  4087ac:	add	x0, sp, #0x78
  4087b0:	bl	401cd0 <mktime@plt>
  4087b4:	str	x0, [sp, #56]
  4087b8:	ldr	x0, [sp, #56]
  4087bc:	cmn	x0, #0x1
  4087c0:	b.ne	4087cc <ferror@plt+0x68cc>  // b.any
  4087c4:	mov	w0, #0xffffffea            	// #-22
  4087c8:	b	408850 <ferror@plt+0x6950>
  4087cc:	ldr	w0, [sp, #212]
  4087d0:	cmp	w0, #0x0
  4087d4:	b.lt	4087f0 <ferror@plt+0x68f0>  // b.tstop
  4087d8:	ldr	w0, [sp, #144]
  4087dc:	ldr	w1, [sp, #212]
  4087e0:	cmp	w1, w0
  4087e4:	b.eq	4087f0 <ferror@plt+0x68f0>  // b.none
  4087e8:	mov	w0, #0xffffffea            	// #-22
  4087ec:	b	408850 <ferror@plt+0x6950>
  4087f0:	ldr	x0, [sp, #56]
  4087f4:	mov	x1, x0
  4087f8:	mov	x0, #0x4240                	// #16960
  4087fc:	movk	x0, #0xf, lsl #16
  408800:	mul	x0, x1, x0
  408804:	str	x0, [sp, #216]
  408808:	ldr	x0, [sp, #48]
  40880c:	ldr	x1, [sp, #216]
  408810:	add	x0, x1, x0
  408814:	str	x0, [sp, #216]
  408818:	ldr	x0, [sp, #40]
  40881c:	ldr	x1, [sp, #216]
  408820:	cmp	x1, x0
  408824:	b.ls	40883c <ferror@plt+0x693c>  // b.plast
  408828:	ldr	x0, [sp, #40]
  40882c:	ldr	x1, [sp, #216]
  408830:	sub	x0, x1, x0
  408834:	str	x0, [sp, #216]
  408838:	b	408840 <ferror@plt+0x6940>
  40883c:	str	xzr, [sp, #216]
  408840:	ldr	x0, [sp, #16]
  408844:	ldr	x1, [sp, #216]
  408848:	str	x1, [x0]
  40884c:	mov	w0, #0x0                   	// #0
  408850:	ldp	x29, x30, [sp], #224
  408854:	ret
  408858:	sub	sp, sp, #0x10
  40885c:	str	x0, [sp, #8]
  408860:	ldr	x0, [sp, #8]
  408864:	ldr	w0, [x0, #32]
  408868:	cmp	w0, #0x0
  40886c:	b.ge	408878 <ferror@plt+0x6978>  // b.tcont
  408870:	mov	w0, #0x0                   	// #0
  408874:	b	408880 <ferror@plt+0x6980>
  408878:	ldr	x0, [sp, #8]
  40887c:	ldr	x0, [x0, #40]
  408880:	add	sp, sp, #0x10
  408884:	ret
  408888:	stp	x29, x30, [sp, #-96]!
  40888c:	mov	x29, sp
  408890:	str	x0, [sp, #56]
  408894:	str	x1, [sp, #48]
  408898:	str	w2, [sp, #44]
  40889c:	str	x3, [sp, #32]
  4088a0:	str	x4, [sp, #24]
  4088a4:	ldr	x0, [sp, #32]
  4088a8:	str	x0, [sp, #88]
  4088ac:	ldr	w0, [sp, #44]
  4088b0:	and	w0, w0, #0x1
  4088b4:	cmp	w0, #0x0
  4088b8:	b.eq	408940 <ferror@plt+0x6a40>  // b.none
  4088bc:	ldr	x0, [sp, #56]
  4088c0:	ldr	w0, [x0, #20]
  4088c4:	sxtw	x0, w0
  4088c8:	add	x1, x0, #0x76c
  4088cc:	ldr	x0, [sp, #56]
  4088d0:	ldr	w0, [x0, #16]
  4088d4:	add	w2, w0, #0x1
  4088d8:	ldr	x0, [sp, #56]
  4088dc:	ldr	w0, [x0, #12]
  4088e0:	mov	w5, w0
  4088e4:	mov	w4, w2
  4088e8:	mov	x3, x1
  4088ec:	adrp	x0, 409000 <ferror@plt+0x7100>
  4088f0:	add	x2, x0, #0xf68
  4088f4:	ldr	x1, [sp, #24]
  4088f8:	ldr	x0, [sp, #88]
  4088fc:	bl	401b70 <snprintf@plt>
  408900:	str	w0, [sp, #84]
  408904:	ldr	w0, [sp, #84]
  408908:	cmp	w0, #0x0
  40890c:	b.lt	408bec <ferror@plt+0x6cec>  // b.tstop
  408910:	ldrsw	x0, [sp, #84]
  408914:	ldr	x1, [sp, #24]
  408918:	cmp	x1, x0
  40891c:	b.cc	408bec <ferror@plt+0x6cec>  // b.lo, b.ul, b.last
  408920:	ldrsw	x0, [sp, #84]
  408924:	ldr	x1, [sp, #24]
  408928:	sub	x0, x1, x0
  40892c:	str	x0, [sp, #24]
  408930:	ldrsw	x0, [sp, #84]
  408934:	ldr	x1, [sp, #88]
  408938:	add	x0, x1, x0
  40893c:	str	x0, [sp, #88]
  408940:	ldr	w0, [sp, #44]
  408944:	and	w0, w0, #0x1
  408948:	cmp	w0, #0x0
  40894c:	b.eq	4089a4 <ferror@plt+0x6aa4>  // b.none
  408950:	ldr	w0, [sp, #44]
  408954:	and	w0, w0, #0x2
  408958:	cmp	w0, #0x0
  40895c:	b.eq	4089a4 <ferror@plt+0x6aa4>  // b.none
  408960:	ldr	x0, [sp, #24]
  408964:	cmp	x0, #0x0
  408968:	b.eq	408bf4 <ferror@plt+0x6cf4>  // b.none
  40896c:	ldr	w0, [sp, #44]
  408970:	and	w0, w0, #0x20
  408974:	cmp	w0, #0x0
  408978:	b.eq	408984 <ferror@plt+0x6a84>  // b.none
  40897c:	mov	w1, #0x54                  	// #84
  408980:	b	408988 <ferror@plt+0x6a88>
  408984:	mov	w1, #0x20                  	// #32
  408988:	ldr	x0, [sp, #88]
  40898c:	add	x2, x0, #0x1
  408990:	str	x2, [sp, #88]
  408994:	strb	w1, [x0]
  408998:	ldr	x0, [sp, #24]
  40899c:	sub	x0, x0, #0x1
  4089a0:	str	x0, [sp, #24]
  4089a4:	ldr	w0, [sp, #44]
  4089a8:	and	w0, w0, #0x2
  4089ac:	cmp	w0, #0x0
  4089b0:	b.eq	408a2c <ferror@plt+0x6b2c>  // b.none
  4089b4:	ldr	x0, [sp, #56]
  4089b8:	ldr	w1, [x0, #8]
  4089bc:	ldr	x0, [sp, #56]
  4089c0:	ldr	w2, [x0, #4]
  4089c4:	ldr	x0, [sp, #56]
  4089c8:	ldr	w0, [x0]
  4089cc:	mov	w5, w0
  4089d0:	mov	w4, w2
  4089d4:	mov	w3, w1
  4089d8:	adrp	x0, 409000 <ferror@plt+0x7100>
  4089dc:	add	x2, x0, #0xf78
  4089e0:	ldr	x1, [sp, #24]
  4089e4:	ldr	x0, [sp, #88]
  4089e8:	bl	401b70 <snprintf@plt>
  4089ec:	str	w0, [sp, #84]
  4089f0:	ldr	w0, [sp, #84]
  4089f4:	cmp	w0, #0x0
  4089f8:	b.lt	408bfc <ferror@plt+0x6cfc>  // b.tstop
  4089fc:	ldrsw	x0, [sp, #84]
  408a00:	ldr	x1, [sp, #24]
  408a04:	cmp	x1, x0
  408a08:	b.cc	408bfc <ferror@plt+0x6cfc>  // b.lo, b.ul, b.last
  408a0c:	ldrsw	x0, [sp, #84]
  408a10:	ldr	x1, [sp, #24]
  408a14:	sub	x0, x1, x0
  408a18:	str	x0, [sp, #24]
  408a1c:	ldrsw	x0, [sp, #84]
  408a20:	ldr	x1, [sp, #88]
  408a24:	add	x0, x1, x0
  408a28:	str	x0, [sp, #88]
  408a2c:	ldr	w0, [sp, #44]
  408a30:	and	w0, w0, #0x8
  408a34:	cmp	w0, #0x0
  408a38:	b.eq	408a98 <ferror@plt+0x6b98>  // b.none
  408a3c:	ldr	x3, [sp, #48]
  408a40:	adrp	x0, 409000 <ferror@plt+0x7100>
  408a44:	add	x2, x0, #0xf88
  408a48:	ldr	x1, [sp, #24]
  408a4c:	ldr	x0, [sp, #88]
  408a50:	bl	401b70 <snprintf@plt>
  408a54:	str	w0, [sp, #84]
  408a58:	ldr	w0, [sp, #84]
  408a5c:	cmp	w0, #0x0
  408a60:	b.lt	408c04 <ferror@plt+0x6d04>  // b.tstop
  408a64:	ldrsw	x0, [sp, #84]
  408a68:	ldr	x1, [sp, #24]
  408a6c:	cmp	x1, x0
  408a70:	b.cc	408c04 <ferror@plt+0x6d04>  // b.lo, b.ul, b.last
  408a74:	ldrsw	x0, [sp, #84]
  408a78:	ldr	x1, [sp, #24]
  408a7c:	sub	x0, x1, x0
  408a80:	str	x0, [sp, #24]
  408a84:	ldrsw	x0, [sp, #84]
  408a88:	ldr	x1, [sp, #88]
  408a8c:	add	x0, x1, x0
  408a90:	str	x0, [sp, #88]
  408a94:	b	408b00 <ferror@plt+0x6c00>
  408a98:	ldr	w0, [sp, #44]
  408a9c:	and	w0, w0, #0x10
  408aa0:	cmp	w0, #0x0
  408aa4:	b.eq	408b00 <ferror@plt+0x6c00>  // b.none
  408aa8:	ldr	x3, [sp, #48]
  408aac:	adrp	x0, 409000 <ferror@plt+0x7100>
  408ab0:	add	x2, x0, #0xf90
  408ab4:	ldr	x1, [sp, #24]
  408ab8:	ldr	x0, [sp, #88]
  408abc:	bl	401b70 <snprintf@plt>
  408ac0:	str	w0, [sp, #84]
  408ac4:	ldr	w0, [sp, #84]
  408ac8:	cmp	w0, #0x0
  408acc:	b.lt	408c0c <ferror@plt+0x6d0c>  // b.tstop
  408ad0:	ldrsw	x0, [sp, #84]
  408ad4:	ldr	x1, [sp, #24]
  408ad8:	cmp	x1, x0
  408adc:	b.cc	408c0c <ferror@plt+0x6d0c>  // b.lo, b.ul, b.last
  408ae0:	ldrsw	x0, [sp, #84]
  408ae4:	ldr	x1, [sp, #24]
  408ae8:	sub	x0, x1, x0
  408aec:	str	x0, [sp, #24]
  408af0:	ldrsw	x0, [sp, #84]
  408af4:	ldr	x1, [sp, #88]
  408af8:	add	x0, x1, x0
  408afc:	str	x0, [sp, #88]
  408b00:	ldr	w0, [sp, #44]
  408b04:	and	w0, w0, #0x4
  408b08:	cmp	w0, #0x0
  408b0c:	b.eq	408be4 <ferror@plt+0x6ce4>  // b.none
  408b10:	ldr	x0, [sp, #56]
  408b14:	bl	408858 <ferror@plt+0x6958>
  408b18:	mov	w1, #0x8889                	// #34953
  408b1c:	movk	w1, #0x8888, lsl #16
  408b20:	smull	x1, w0, w1
  408b24:	lsr	x1, x1, #32
  408b28:	add	w1, w0, w1
  408b2c:	asr	w1, w1, #5
  408b30:	asr	w0, w0, #31
  408b34:	sub	w0, w1, w0
  408b38:	str	w0, [sp, #80]
  408b3c:	ldr	w0, [sp, #80]
  408b40:	mov	w1, #0x8889                	// #34953
  408b44:	movk	w1, #0x8888, lsl #16
  408b48:	smull	x1, w0, w1
  408b4c:	lsr	x1, x1, #32
  408b50:	add	w1, w0, w1
  408b54:	asr	w1, w1, #5
  408b58:	asr	w0, w0, #31
  408b5c:	sub	w0, w1, w0
  408b60:	str	w0, [sp, #76]
  408b64:	ldr	w2, [sp, #80]
  408b68:	mov	w0, #0x8889                	// #34953
  408b6c:	movk	w0, #0x8888, lsl #16
  408b70:	smull	x0, w2, w0
  408b74:	lsr	x0, x0, #32
  408b78:	add	w0, w2, w0
  408b7c:	asr	w1, w0, #5
  408b80:	asr	w0, w2, #31
  408b84:	sub	w1, w1, w0
  408b88:	mov	w0, w1
  408b8c:	lsl	w0, w0, #4
  408b90:	sub	w0, w0, w1
  408b94:	lsl	w0, w0, #2
  408b98:	sub	w1, w2, w0
  408b9c:	cmp	w1, #0x0
  408ba0:	cneg	w0, w1, lt  // lt = tstop
  408ba4:	str	w0, [sp, #72]
  408ba8:	ldr	w4, [sp, #72]
  408bac:	ldr	w3, [sp, #76]
  408bb0:	adrp	x0, 409000 <ferror@plt+0x7100>
  408bb4:	add	x2, x0, #0xf98
  408bb8:	ldr	x1, [sp, #24]
  408bbc:	ldr	x0, [sp, #88]
  408bc0:	bl	401b70 <snprintf@plt>
  408bc4:	str	w0, [sp, #84]
  408bc8:	ldr	w0, [sp, #84]
  408bcc:	cmp	w0, #0x0
  408bd0:	b.lt	408c14 <ferror@plt+0x6d14>  // b.tstop
  408bd4:	ldrsw	x0, [sp, #84]
  408bd8:	ldr	x1, [sp, #24]
  408bdc:	cmp	x1, x0
  408be0:	b.cc	408c14 <ferror@plt+0x6d14>  // b.lo, b.ul, b.last
  408be4:	mov	w0, #0x0                   	// #0
  408be8:	b	408c2c <ferror@plt+0x6d2c>
  408bec:	nop
  408bf0:	b	408c18 <ferror@plt+0x6d18>
  408bf4:	nop
  408bf8:	b	408c18 <ferror@plt+0x6d18>
  408bfc:	nop
  408c00:	b	408c18 <ferror@plt+0x6d18>
  408c04:	nop
  408c08:	b	408c18 <ferror@plt+0x6d18>
  408c0c:	nop
  408c10:	b	408c18 <ferror@plt+0x6d18>
  408c14:	nop
  408c18:	adrp	x0, 409000 <ferror@plt+0x7100>
  408c1c:	add	x0, x0, #0xfa8
  408c20:	bl	401ec0 <gettext@plt>
  408c24:	bl	401e30 <warnx@plt>
  408c28:	mov	w0, #0xffffffff            	// #-1
  408c2c:	ldp	x29, x30, [sp], #96
  408c30:	ret
  408c34:	stp	x29, x30, [sp, #-112]!
  408c38:	mov	x29, sp
  408c3c:	str	x0, [sp, #40]
  408c40:	str	w1, [sp, #36]
  408c44:	str	x2, [sp, #24]
  408c48:	str	x3, [sp, #16]
  408c4c:	ldr	w0, [sp, #36]
  408c50:	and	w0, w0, #0x40
  408c54:	cmp	w0, #0x0
  408c58:	b.eq	408c70 <ferror@plt+0x6d70>  // b.none
  408c5c:	ldr	x0, [sp, #40]
  408c60:	add	x1, sp, #0x30
  408c64:	bl	401c80 <gmtime_r@plt>
  408c68:	str	x0, [sp, #104]
  408c6c:	b	408c80 <ferror@plt+0x6d80>
  408c70:	ldr	x0, [sp, #40]
  408c74:	add	x1, sp, #0x30
  408c78:	bl	401ad0 <localtime_r@plt>
  408c7c:	str	x0, [sp, #104]
  408c80:	ldr	x0, [sp, #104]
  408c84:	cmp	x0, #0x0
  408c88:	b.eq	408cac <ferror@plt+0x6dac>  // b.none
  408c8c:	ldr	x0, [sp, #40]
  408c90:	ldr	x1, [x0, #8]
  408c94:	add	x0, sp, #0x30
  408c98:	ldr	x4, [sp, #16]
  408c9c:	ldr	x3, [sp, #24]
  408ca0:	ldr	w2, [sp, #36]
  408ca4:	bl	408888 <ferror@plt+0x6988>
  408ca8:	b	408cd4 <ferror@plt+0x6dd4>
  408cac:	adrp	x0, 409000 <ferror@plt+0x7100>
  408cb0:	add	x0, x0, #0xfd0
  408cb4:	bl	401ec0 <gettext@plt>
  408cb8:	mov	x2, x0
  408cbc:	ldr	x0, [sp, #40]
  408cc0:	ldr	x0, [x0]
  408cc4:	mov	x1, x0
  408cc8:	mov	x0, x2
  408ccc:	bl	401e30 <warnx@plt>
  408cd0:	mov	w0, #0xffffffff            	// #-1
  408cd4:	ldp	x29, x30, [sp], #112
  408cd8:	ret
  408cdc:	stp	x29, x30, [sp, #-48]!
  408ce0:	mov	x29, sp
  408ce4:	str	x0, [sp, #40]
  408ce8:	str	w1, [sp, #36]
  408cec:	str	x2, [sp, #24]
  408cf0:	str	x3, [sp, #16]
  408cf4:	ldr	x4, [sp, #16]
  408cf8:	ldr	x3, [sp, #24]
  408cfc:	ldr	w2, [sp, #36]
  408d00:	mov	x1, #0x0                   	// #0
  408d04:	ldr	x0, [sp, #40]
  408d08:	bl	408888 <ferror@plt+0x6988>
  408d0c:	ldp	x29, x30, [sp], #48
  408d10:	ret
  408d14:	stp	x29, x30, [sp, #-112]!
  408d18:	mov	x29, sp
  408d1c:	str	x0, [sp, #40]
  408d20:	str	w1, [sp, #36]
  408d24:	str	x2, [sp, #24]
  408d28:	str	x3, [sp, #16]
  408d2c:	ldr	w0, [sp, #36]
  408d30:	and	w0, w0, #0x40
  408d34:	cmp	w0, #0x0
  408d38:	b.eq	408d54 <ferror@plt+0x6e54>  // b.none
  408d3c:	add	x0, sp, #0x30
  408d40:	mov	x1, x0
  408d44:	ldr	x0, [sp, #40]
  408d48:	bl	401c80 <gmtime_r@plt>
  408d4c:	str	x0, [sp, #104]
  408d50:	b	408d68 <ferror@plt+0x6e68>
  408d54:	add	x0, sp, #0x30
  408d58:	mov	x1, x0
  408d5c:	ldr	x0, [sp, #40]
  408d60:	bl	401ad0 <localtime_r@plt>
  408d64:	str	x0, [sp, #104]
  408d68:	ldr	x0, [sp, #104]
  408d6c:	cmp	x0, #0x0
  408d70:	b.eq	408d90 <ferror@plt+0x6e90>  // b.none
  408d74:	add	x0, sp, #0x30
  408d78:	ldr	x4, [sp, #16]
  408d7c:	ldr	x3, [sp, #24]
  408d80:	ldr	w2, [sp, #36]
  408d84:	mov	x1, #0x0                   	// #0
  408d88:	bl	408888 <ferror@plt+0x6988>
  408d8c:	b	408db4 <ferror@plt+0x6eb4>
  408d90:	adrp	x0, 409000 <ferror@plt+0x7100>
  408d94:	add	x0, x0, #0xfd0
  408d98:	bl	401ec0 <gettext@plt>
  408d9c:	mov	x2, x0
  408da0:	ldr	x0, [sp, #40]
  408da4:	mov	x1, x0
  408da8:	mov	x0, x2
  408dac:	bl	401e30 <warnx@plt>
  408db0:	mov	w0, #0xffffffff            	// #-1
  408db4:	ldp	x29, x30, [sp], #112
  408db8:	ret
  408dbc:	sub	sp, sp, #0x10
  408dc0:	str	x0, [sp, #8]
  408dc4:	str	x1, [sp]
  408dc8:	ldr	x0, [sp, #8]
  408dcc:	ldr	w1, [x0, #20]
  408dd0:	ldr	x0, [sp]
  408dd4:	ldr	w0, [x0, #20]
  408dd8:	cmp	w1, w0
  408ddc:	cset	w0, eq  // eq = none
  408de0:	and	w0, w0, #0xff
  408de4:	add	sp, sp, #0x10
  408de8:	ret
  408dec:	stp	x29, x30, [sp, #-32]!
  408df0:	mov	x29, sp
  408df4:	str	x0, [sp, #24]
  408df8:	str	x1, [sp, #16]
  408dfc:	ldr	x0, [sp, #24]
  408e00:	ldr	w1, [x0, #28]
  408e04:	ldr	x0, [sp, #16]
  408e08:	ldr	w0, [x0, #28]
  408e0c:	cmp	w1, w0
  408e10:	b.ne	408e30 <ferror@plt+0x6f30>  // b.any
  408e14:	ldr	x1, [sp, #16]
  408e18:	ldr	x0, [sp, #24]
  408e1c:	bl	408dbc <ferror@plt+0x6ebc>
  408e20:	cmp	w0, #0x0
  408e24:	b.eq	408e30 <ferror@plt+0x6f30>  // b.none
  408e28:	mov	w0, #0x1                   	// #1
  408e2c:	b	408e34 <ferror@plt+0x6f34>
  408e30:	mov	w0, #0x0                   	// #0
  408e34:	ldp	x29, x30, [sp], #32
  408e38:	ret
  408e3c:	stp	x29, x30, [sp, #-192]!
  408e40:	mov	x29, sp
  408e44:	str	x0, [sp, #56]
  408e48:	str	x1, [sp, #48]
  408e4c:	str	w2, [sp, #44]
  408e50:	str	x3, [sp, #32]
  408e54:	str	x4, [sp, #24]
  408e58:	str	wzr, [sp, #188]
  408e5c:	ldr	x0, [sp, #48]
  408e60:	ldr	x0, [x0]
  408e64:	cmp	x0, #0x0
  408e68:	b.ne	408e78 <ferror@plt+0x6f78>  // b.any
  408e6c:	mov	x1, #0x0                   	// #0
  408e70:	ldr	x0, [sp, #48]
  408e74:	bl	401c60 <gettimeofday@plt>
  408e78:	add	x0, sp, #0x80
  408e7c:	mov	x1, x0
  408e80:	ldr	x0, [sp, #56]
  408e84:	bl	401ad0 <localtime_r@plt>
  408e88:	ldr	x0, [sp, #48]
  408e8c:	add	x1, sp, #0x48
  408e90:	bl	401ad0 <localtime_r@plt>
  408e94:	add	x1, sp, #0x48
  408e98:	add	x0, sp, #0x80
  408e9c:	bl	408dec <ferror@plt+0x6eec>
  408ea0:	cmp	w0, #0x0
  408ea4:	b.eq	408f00 <ferror@plt+0x7000>  // b.none
  408ea8:	ldr	w0, [sp, #136]
  408eac:	ldr	w1, [sp, #132]
  408eb0:	mov	w4, w1
  408eb4:	mov	w3, w0
  408eb8:	adrp	x0, 409000 <ferror@plt+0x7100>
  408ebc:	add	x2, x0, #0xff0
  408ec0:	ldr	x1, [sp, #24]
  408ec4:	ldr	x0, [sp, #32]
  408ec8:	bl	401b70 <snprintf@plt>
  408ecc:	str	w0, [sp, #188]
  408ed0:	ldr	w0, [sp, #188]
  408ed4:	cmp	w0, #0x0
  408ed8:	b.lt	408eec <ferror@plt+0x6fec>  // b.tstop
  408edc:	ldrsw	x0, [sp, #188]
  408ee0:	ldr	x1, [sp, #24]
  408ee4:	cmp	x1, x0
  408ee8:	b.cs	408ef4 <ferror@plt+0x6ff4>  // b.hs, b.nlast
  408eec:	mov	w0, #0xffffffff            	// #-1
  408ef0:	b	408fa4 <ferror@plt+0x70a4>
  408ef4:	mov	w0, #0x1                   	// #1
  408ef8:	str	w0, [sp, #188]
  408efc:	b	408f8c <ferror@plt+0x708c>
  408f00:	add	x1, sp, #0x48
  408f04:	add	x0, sp, #0x80
  408f08:	bl	408dbc <ferror@plt+0x6ebc>
  408f0c:	cmp	w0, #0x0
  408f10:	b.eq	408f6c <ferror@plt+0x706c>  // b.none
  408f14:	ldr	w0, [sp, #44]
  408f18:	and	w0, w0, #0x2
  408f1c:	cmp	w0, #0x0
  408f20:	b.eq	408f48 <ferror@plt+0x7048>  // b.none
  408f24:	add	x0, sp, #0x80
  408f28:	mov	x3, x0
  408f2c:	adrp	x0, 40a000 <ferror@plt+0x8100>
  408f30:	add	x2, x0, #0x0
  408f34:	ldr	x1, [sp, #24]
  408f38:	ldr	x0, [sp, #32]
  408f3c:	bl	401b00 <strftime@plt>
  408f40:	str	w0, [sp, #188]
  408f44:	b	408f8c <ferror@plt+0x708c>
  408f48:	add	x0, sp, #0x80
  408f4c:	mov	x3, x0
  408f50:	adrp	x0, 40a000 <ferror@plt+0x8100>
  408f54:	add	x2, x0, #0x10
  408f58:	ldr	x1, [sp, #24]
  408f5c:	ldr	x0, [sp, #32]
  408f60:	bl	401b00 <strftime@plt>
  408f64:	str	w0, [sp, #188]
  408f68:	b	408f8c <ferror@plt+0x708c>
  408f6c:	add	x0, sp, #0x80
  408f70:	mov	x3, x0
  408f74:	adrp	x0, 40a000 <ferror@plt+0x8100>
  408f78:	add	x2, x0, #0x18
  408f7c:	ldr	x1, [sp, #24]
  408f80:	ldr	x0, [sp, #32]
  408f84:	bl	401b00 <strftime@plt>
  408f88:	str	w0, [sp, #188]
  408f8c:	ldr	w0, [sp, #188]
  408f90:	cmp	w0, #0x0
  408f94:	b.gt	408fa0 <ferror@plt+0x70a0>
  408f98:	mov	w0, #0xffffffff            	// #-1
  408f9c:	b	408fa4 <ferror@plt+0x70a4>
  408fa0:	mov	w0, #0x0                   	// #0
  408fa4:	ldp	x29, x30, [sp], #192
  408fa8:	ret
  408fac:	nop
  408fb0:	stp	x29, x30, [sp, #-64]!
  408fb4:	mov	x29, sp
  408fb8:	stp	x19, x20, [sp, #16]
  408fbc:	adrp	x20, 41b000 <ferror@plt+0x19100>
  408fc0:	add	x20, x20, #0xb40
  408fc4:	stp	x21, x22, [sp, #32]
  408fc8:	adrp	x21, 41b000 <ferror@plt+0x19100>
  408fcc:	add	x21, x21, #0xb38
  408fd0:	sub	x20, x20, x21
  408fd4:	mov	w22, w0
  408fd8:	stp	x23, x24, [sp, #48]
  408fdc:	mov	x23, x1
  408fe0:	mov	x24, x2
  408fe4:	bl	4019c0 <memcpy@plt-0x40>
  408fe8:	cmp	xzr, x20, asr #3
  408fec:	b.eq	409018 <ferror@plt+0x7118>  // b.none
  408ff0:	asr	x20, x20, #3
  408ff4:	mov	x19, #0x0                   	// #0
  408ff8:	ldr	x3, [x21, x19, lsl #3]
  408ffc:	mov	x2, x24
  409000:	add	x19, x19, #0x1
  409004:	mov	x1, x23
  409008:	mov	w0, w22
  40900c:	blr	x3
  409010:	cmp	x20, x19
  409014:	b.ne	408ff8 <ferror@plt+0x70f8>  // b.any
  409018:	ldp	x19, x20, [sp, #16]
  40901c:	ldp	x21, x22, [sp, #32]
  409020:	ldp	x23, x24, [sp, #48]
  409024:	ldp	x29, x30, [sp], #64
  409028:	ret
  40902c:	nop
  409030:	ret
  409034:	nop
  409038:	adrp	x2, 41c000 <ferror@plt+0x1a100>
  40903c:	mov	x1, #0x0                   	// #0
  409040:	ldr	x2, [x2, #656]
  409044:	b	401b10 <__cxa_atexit@plt>
  409048:	mov	x2, x1
  40904c:	mov	x1, x0
  409050:	mov	w0, #0x0                   	// #0
  409054:	b	401eb0 <__xstat@plt>
  409058:	mov	x2, x1
  40905c:	mov	w1, w0
  409060:	mov	w0, #0x0                   	// #0
  409064:	b	401e40 <__fxstat@plt>

Disassembly of section .fini:

0000000000409068 <.fini>:
  409068:	stp	x29, x30, [sp, #-16]!
  40906c:	mov	x29, sp
  409070:	ldp	x29, x30, [sp], #16
  409074:	ret
