INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/ec551/project/zedboard/zedboard.srcs/sources_1/new/VGAcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/ec551/project/zedboard/zedboard.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/ec551/project/zedboard/zedboard.srcs/sim_1/new/main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_test
