+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_valid_i_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[58]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[57]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[19]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[18]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[11]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[10]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[17]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[18]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[9]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[17]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[2]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[27]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[42]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[41]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[2]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[25]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[34]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[26]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[33]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[33]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                               RunControl/PWR_EN_reg[16]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[34]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                               RunControl/PWR_EN_reg[17]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[59]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[50]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[11]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[49]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                               RunControl/PWR_EN_reg[18]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[42]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[43]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[50]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[58]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[59]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[57]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[41]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[9]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[10]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[4]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[3]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[2]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[2]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
