

================================================================
== Vitis HLS Report for 'decompressor_kernel'
================================================================
* Date:           Tue Oct  8 21:19:30 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.260 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                        |                    Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142  |decompressor_kernel_Pipeline_VITIS_LOOP_39_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_huffmanDecoderLL_2_0_s_fu_147                        |huffmanDecoderLL_2_0_s                        |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160  |decompressor_kernel_Pipeline_VITIS_LOOP_64_4  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168  |decompressor_kernel_Pipeline_VITIS_LOOP_87_6  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1_VITIS_LOOP_37_2  |        ?|        ?|         ?|          -|          -|  2048|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../work/cc/src/decompressor_kernel.cc:37]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%decompressed_count_loc = alloca i64 1"   --->   Operation 15 'alloca' 'decompressed_count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln21 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18" [../work/cc/src/decompressor_kernel.cc:21]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1024 %m_axi_input"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axi_input, void @empty_4, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_eos, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_eos"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%huffman_input_stream = alloca i64 1" [../work/cc/src/decompressor_kernel.cc:27]   --->   Operation 23 'alloca' 'huffman_input_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @huffman_input_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %huffman_input_stream, i16 %huffman_input_stream"   --->   Operation 24 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%huffman_eos_stream = alloca i64 1" [../work/cc/src/decompressor_kernel.cc:28]   --->   Operation 26 'alloca' 'huffman_eos_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @huffman_eos_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %huffman_eos_stream, i1 %huffman_eos_stream"   --->   Operation 27 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lz77_output_stream = alloca i64 1" [../work/cc/src/decompressor_kernel.cc:29]   --->   Operation 29 'alloca' 'lz77_output_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @lz77_output_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %lz77_output_stream, i16 %lz77_output_stream"   --->   Operation 30 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lz77_output_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln37 = store i7 0, i7 %j" [../work/cc/src/decompressor_kernel.cc:37]   --->   Operation 33 'store' 'store_ln37' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln35 = br void %VITIS_LOOP_39_3" [../work/cc/src/decompressor_kernel.cc:35]   --->   Operation 34 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.09>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [../work/cc/src/decompressor_kernel.cc:35]   --->   Operation 35 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%data = read i1024 @_ssdm_op_Read.ap_auto.i1024P0A, i1024 %m_axi_input" [../work/cc/src/decompressor_kernel.cc:36]   --->   Operation 36 'read' 'data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.99ns)   --->   "%icmp_ln35 = icmp_eq  i12 %indvar_flatten_load, i12 2048" [../work/cc/src/decompressor_kernel.cc:35]   --->   Operation 37 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.99ns)   --->   "%add_ln35 = add i12 %indvar_flatten_load, i12 1" [../work/cc/src/decompressor_kernel.cc:35]   --->   Operation 38 'add' 'add_ln35' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc7, void %for.end9" [../work/cc/src/decompressor_kernel.cc:35]   --->   Operation 39 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [../work/cc/src/decompressor_kernel.cc:37]   --->   Operation 40 'load' 'j_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln37 = icmp_eq  i7 %j_load, i7 64" [../work/cc/src/decompressor_kernel.cc:37]   --->   Operation 41 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.37ns)   --->   "%select_ln35 = select i1 %icmp_ln37, i7 0, i7 %j_load" [../work/cc/src/decompressor_kernel.cc:35]   --->   Operation 42 'select' 'select_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty_50 = wait i32 @_ssdm_op_Wait"   --->   Operation 43 'wait' 'empty_50' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decompressor_kernel_Pipeline_VITIS_LOOP_39_3, i16 %huffman_input_stream"   --->   Operation 44 'call' 'call_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i7 %select_ln35" [../work/cc/src/decompressor_kernel.cc:42]   --->   Operation 45 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln42, i4 0" [../work/cc/src/decompressor_kernel.cc:42]   --->   Operation 46 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i10 %shl_ln1" [../work/cc/src/decompressor_kernel.cc:42]   --->   Operation 47 'zext' 'zext_ln42' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.72ns)   --->   "%lshr_ln42 = lshr i1024 %data, i1024 %zext_ln42" [../work/cc/src/decompressor_kernel.cc:42]   --->   Operation 48 'lshr' 'lshr_ln42' <Predicate = (!icmp_ln35)> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i1024 %lshr_ln42" [../work/cc/src/decompressor_kernel.cc:42]   --->   Operation 49 'trunc' 'trunc_ln42_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.85ns)   --->   "%j_1 = add i7 %select_ln35, i7 1" [../work/cc/src/decompressor_kernel.cc:37]   --->   Operation 50 'add' 'j_1' <Predicate = (!icmp_ln35)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln35 = store i12 %add_ln35, i12 %indvar_flatten" [../work/cc/src/decompressor_kernel.cc:35]   --->   Operation 51 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.46>
ST_2 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln37 = store i7 %j_1, i7 %j" [../work/cc/src/decompressor_kernel.cc:37]   --->   Operation 52 'store' 'store_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.46>
ST_2 : Operation 53 [1/1] (2.10ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream, i1 1" [../work/cc/src/decompressor_kernel.cc:47]   --->   Operation 53 'write' 'write_ln47' <Predicate = (icmp_ln35)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decompressor_kernel_Pipeline_VITIS_LOOP_39_3, i16 %huffman_input_stream"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_35_1_VITIS_LOOP_37_2_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_51 = wait i32 @_ssdm_op_Wait"   --->   Operation 57 'wait' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.10ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream, i16 %trunc_ln42_1" [../work/cc/src/decompressor_kernel.cc:42]   --->   Operation 58 'write' 'write_ln42' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln37 = br void %VITIS_LOOP_39_3" [../work/cc/src/decompressor_kernel.cc:37]   --->   Operation 59 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln50 = call void @huffmanDecoderLL<2, 0>, i16 %huffman_input_stream, i1 %huffman_eos_stream, i16 %lz77_output_stream, i5 %order, i4 %lext, i4 %dext" [../work/cc/src/decompressor_kernel.cc:50]   --->   Operation 60 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln50 = call void @huffmanDecoderLL<2, 0>, i16 %huffman_input_stream, i1 %huffman_eos_stream, i16 %lz77_output_stream, i5 %order, i4 %lext, i4 %dext" [../work/cc/src/decompressor_kernel.cc:50]   --->   Operation 61 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%empty_52 = wait i32 @_ssdm_op_Wait"   --->   Operation 62 'wait' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decompressor_kernel_Pipeline_VITIS_LOOP_64_4, i16 %lz77_output_stream, i32 %out_stream, i32 %decompressed_count_loc"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.46>
ST_8 : Operation 64 [1/2] (0.46ns)   --->   "%call_ln0 = call void @decompressor_kernel_Pipeline_VITIS_LOOP_64_4, i16 %lz77_output_stream, i32 %out_stream, i32 %decompressed_count_loc"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%empty_53 = wait i32 @_ssdm_op_Wait"   --->   Operation 65 'wait' 'empty_53' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%empty_54 = wait i32 @_ssdm_op_Wait"   --->   Operation 66 'wait' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decompressor_kernel_Pipeline_VITIS_LOOP_87_6, i16 %lz77_output_stream"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decompressor_kernel_Pipeline_VITIS_LOOP_87_6, i16 %lz77_output_stream"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 2.87>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%decompressed_count_loc_load = load i32 %decompressed_count_loc"   --->   Operation 69 'load' 'decompressed_count_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%empty_55 = wait i32 @_ssdm_op_Wait"   --->   Operation 70 'wait' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (1.14ns)   --->   "%icmp_ln94 = icmp_sgt  i32 %decompressed_count_loc_load, i32 0" [../work/cc/src/decompressor_kernel.cc:94]   --->   Operation 71 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %if.else, void %if.then38" [../work/cc/src/decompressor_kernel.cc:94]   --->   Operation 72 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (1.72ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %out_eos, i1 0" [../work/cc/src/decompressor_kernel.cc:97]   --->   Operation 73 'write' 'write_ln97' <Predicate = (!icmp_ln94)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end41"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (1.72ns)   --->   "%write_ln95 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %out_eos, i1 1" [../work/cc/src/decompressor_kernel.cc:95]   --->   Operation 75 'write' 'write_ln95' <Predicate = (icmp_ln94)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln96 = br void %if.end41" [../work/cc/src/decompressor_kernel.cc:96]   --->   Operation 76 'br' 'br_ln96' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln108 = ret" [../work/cc/src/decompressor_kernel.cc:108]   --->   Operation 77 'ret' 'ret_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axi_input]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_eos]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ order]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lext]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dext]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                           (alloca           ) [ 0111100000000]
indvar_flatten              (alloca           ) [ 0111100000000]
decompressed_count_loc      (alloca           ) [ 0011111111111]
spectopmodule_ln21          (spectopmodule    ) [ 0000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000]
huffman_input_stream        (alloca           ) [ 0111111000000]
empty                       (specchannel      ) [ 0000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000]
huffman_eos_stream          (alloca           ) [ 0111111000000]
empty_48                    (specchannel      ) [ 0000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000]
lz77_output_stream          (alloca           ) [ 0111111111110]
empty_49                    (specchannel      ) [ 0000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000]
store_ln0                   (store            ) [ 0000000000000]
store_ln37                  (store            ) [ 0000000000000]
br_ln35                     (br               ) [ 0000000000000]
indvar_flatten_load         (load             ) [ 0000000000000]
data                        (read             ) [ 0000000000000]
icmp_ln35                   (icmp             ) [ 0011100000000]
add_ln35                    (add              ) [ 0000000000000]
br_ln35                     (br               ) [ 0000000000000]
j_load                      (load             ) [ 0000000000000]
icmp_ln37                   (icmp             ) [ 0000000000000]
select_ln35                 (select           ) [ 0000000000000]
empty_50                    (wait             ) [ 0000000000000]
trunc_ln42                  (trunc            ) [ 0000000000000]
shl_ln1                     (bitconcatenate   ) [ 0000000000000]
zext_ln42                   (zext             ) [ 0000000000000]
lshr_ln42                   (lshr             ) [ 0000000000000]
trunc_ln42_1                (trunc            ) [ 0001100000000]
j_1                         (add              ) [ 0000000000000]
store_ln35                  (store            ) [ 0000000000000]
store_ln37                  (store            ) [ 0000000000000]
write_ln47                  (write            ) [ 0000000000000]
call_ln0                    (call             ) [ 0000000000000]
specloopname_ln0            (specloopname     ) [ 0000000000000]
speclooptripcount_ln0       (speclooptripcount) [ 0000000000000]
empty_51                    (wait             ) [ 0000000000000]
write_ln42                  (write            ) [ 0000000000000]
br_ln37                     (br               ) [ 0000000000000]
call_ln50                   (call             ) [ 0000000000000]
empty_52                    (wait             ) [ 0000000000000]
call_ln0                    (call             ) [ 0000000000000]
empty_53                    (wait             ) [ 0000000000000]
empty_54                    (wait             ) [ 0000000000000]
call_ln0                    (call             ) [ 0000000000000]
decompressed_count_loc_load (load             ) [ 0000000000000]
empty_55                    (wait             ) [ 0000000000000]
icmp_ln94                   (icmp             ) [ 0000000000001]
br_ln94                     (br               ) [ 0000000000000]
write_ln97                  (write            ) [ 0000000000000]
br_ln0                      (br               ) [ 0000000000000]
write_ln95                  (write            ) [ 0000000000000]
br_ln96                     (br               ) [ 0000000000000]
ret_ln108                   (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axi_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axi_input"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_eos">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_eos"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="order">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="order"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lext">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lext"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dext">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dext"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffman_input_stream_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffman_eos_stream_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz77_output_stream_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decompressor_kernel_Pipeline_VITIS_LOOP_39_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_35_1_VITIS_LOOP_37_2_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffmanDecoderLL<2, 0>"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decompressor_kernel_Pipeline_VITIS_LOOP_64_4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decompressor_kernel_Pipeline_VITIS_LOOP_87_6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="j_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="decompressed_count_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="decompressed_count_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="huffman_input_stream_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="huffman_input_stream/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="huffman_eos_stream_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="huffman_eos_stream/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="lz77_output_stream_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lz77_output_stream/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="data_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1024" slack="0"/>
<pin id="116" dir="0" index="1" bw="1024" slack="0"/>
<pin id="117" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln47_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="1"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln42_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="3"/>
<pin id="130" dir="0" index="2" bw="16" slack="2"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln97/12 write_ln95/12 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="1"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_huffmanDecoderLL_2_0_s_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="2"/>
<pin id="150" dir="0" index="2" bw="1" slack="2"/>
<pin id="151" dir="0" index="3" bw="16" slack="2"/>
<pin id="152" dir="0" index="4" bw="5" slack="0"/>
<pin id="153" dir="0" index="5" bw="4" slack="0"/>
<pin id="154" dir="0" index="6" bw="4" slack="0"/>
<pin id="155" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="4"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="0" index="3" bw="32" slack="4"/>
<pin id="165" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="7"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="12" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln37_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="7" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvar_flatten_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="1"/>
<pin id="185" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln35_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="0" index="1" bw="12" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln35_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="1"/>
<pin id="200" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln37_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="0" index="1" bw="7" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln35_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln42_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="shl_ln1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="0" index="1" bw="6" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln42_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="lshr_ln42_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1024" slack="0"/>
<pin id="233" dir="0" index="1" bw="10" slack="0"/>
<pin id="234" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln42/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln42_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1024" slack="0"/>
<pin id="239" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="j_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln35_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="12" slack="0"/>
<pin id="249" dir="0" index="1" bw="12" slack="1"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln37_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="0" index="1" bw="7" slack="1"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="decompressed_count_loc_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="9"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="decompressed_count_loc_load/12 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln94_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/12 "/>
</bind>
</comp>

<comp id="266" class="1005" name="j_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="273" class="1005" name="indvar_flatten_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="0"/>
<pin id="275" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="280" class="1005" name="decompressed_count_loc_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="4"/>
<pin id="282" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="decompressed_count_loc "/>
</bind>
</comp>

<comp id="286" class="1005" name="huffman_input_stream_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="huffman_input_stream "/>
</bind>
</comp>

<comp id="293" class="1005" name="huffman_eos_stream_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="huffman_eos_stream "/>
</bind>
</comp>

<comp id="299" class="1005" name="lz77_output_stream_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="lz77_output_stream "/>
</bind>
</comp>

<comp id="309" class="1005" name="trunc_ln42_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="2"/>
<pin id="311" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln42_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="70" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="80" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="88" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="141"><net_src comp="70" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="146"><net_src comp="60" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="156"><net_src comp="82" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="147" pin=4"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="147" pin=5"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="147" pin=6"/></net>

<net id="166"><net_src comp="84" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="86" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="46" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="48" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="198" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="62" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="64" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="114" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="207" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="66" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="192" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="241" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="90" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="276"><net_src comp="94" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="283"><net_src comp="98" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="160" pin=3"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="289"><net_src comp="102" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="296"><net_src comp="106" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="302"><net_src comp="110" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="147" pin=3"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="312"><net_src comp="237" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="127" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {7 8 }
	Port: out_eos | {12 }
 - Input state : 
	Port: decompressor_kernel : m_axi_input | {2 }
	Port: decompressor_kernel : order | {5 6 }
	Port: decompressor_kernel : lext | {5 6 }
	Port: decompressor_kernel : dext | {5 6 }
  - Chain level:
	State 1
		empty : 1
		specinterface_ln0 : 1
		empty_48 : 1
		specinterface_ln0 : 1
		empty_49 : 1
		specinterface_ln0 : 1
		store_ln0 : 1
		store_ln37 : 1
	State 2
		icmp_ln35 : 1
		add_ln35 : 1
		br_ln35 : 2
		icmp_ln37 : 1
		select_ln35 : 2
		trunc_ln42 : 3
		shl_ln1 : 4
		zext_ln42 : 5
		lshr_ln42 : 6
		trunc_ln42_1 : 7
		j_1 : 3
		store_ln35 : 2
		store_ln37 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		icmp_ln94 : 1
		br_ln94 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142 |    0    |    0    |    0    |    0    |    0    |
|   call   |            grp_huffmanDecoderLL_2_0_s_fu_147            |    0    | 45.6664 |   4328  |   6497  |    0    |
|          | grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160 |    0    |    0    |    39   |    83   |    0    |
|          | grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|   lshr   |                     lshr_ln42_fu_231                    |    0    |    0    |    0    |   2171  |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                     icmp_ln35_fu_186                    |    0    |    0    |    0    |    19   |    0    |
|   icmp   |                     icmp_ln37_fu_201                    |    0    |    0    |    0    |    14   |    0    |
|          |                     icmp_ln94_fu_260                    |    0    |    0    |    0    |    39   |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                     add_ln35_fu_192                     |    0    |    0    |    0    |    19   |    0    |
|          |                        j_1_fu_241                       |    0    |    0    |    0    |    14   |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|  select  |                    select_ln35_fu_207                   |    0    |    0    |    0    |    7    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |                     data_read_fu_114                    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                 write_ln47_write_fu_120                 |    0    |    0    |    0    |    0    |    0    |
|   write  |                 write_ln42_write_fu_127                 |    0    |    0    |    0    |    0    |    0    |
|          |                     grp_write_fu_133                    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                    trunc_ln42_fu_215                    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln42_1_fu_237                   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|                      shl_ln1_fu_219                     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|   zext   |                     zext_ln42_fu_227                    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                         |    0    | 45.6664 |   4367  |   8863  |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
| dext|    0   |    4   |    2   |
| lext|    0   |    4   |    2   |
|order|    0   |    5   |    2   |
+-----+--------+--------+--------+
|Total|    0   |   13   |    6   |
+-----+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|decompressed_count_loc_reg_280|   32   |
|  huffman_eos_stream_reg_293  |    1   |
| huffman_input_stream_reg_286 |   16   |
|    indvar_flatten_reg_273    |   12   |
|           j_reg_266          |    7   |
|  lz77_output_stream_reg_299  |   16   |
|     trunc_ln42_1_reg_309     |   16   |
+------------------------------+--------+
|             Total            |   100  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  |
|------------------|------|------|------|--------||---------|
| grp_write_fu_133 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------|
|       Total      |      |      |      |    2   ||   0.46  |
|------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   45   |  4367  |  8863  |    0   |
|   Memory  |    0   |    -   |   13   |    6   |    -   |
|Multiplexer|    -   |    0   |    -   |    -   |    -   |
|  Register |    -   |    -   |   100  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   46   |  4480  |  8869  |    0   |
+-----------+--------+--------+--------+--------+--------+
