$date
	Tue Jun 10 07:46:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module parity_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 " x $end
$var parameter 32 $ Even $end
$var parameter 32 % Odd $end
$var reg 1 & even_odd $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 %
b0 $
$end
#0
$dumpvars
x&
x#
0"
x!
$end
#2000
0#
#5000
1"
#10000
0"
#12000
0&
1#
#15000
1"
#20000
0"
#22000
0#
#25000
1"
#30000
0"
#32000
0!
1#
#35000
1"
#40000
0"
#42000
0#
#45000
1"
#50000
0"
#52000
1#
#55000
1"
#60000
0"
#62000
0#
#65000
1"
#70000
0"
#72000
1#
#75000
1"
#80000
0"
#82000
