<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p663" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_663{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2_663{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_663{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_663{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_663{left:96px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t6_663{left:96px;bottom:1017px;}
#t7_663{left:96px;bottom:980px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t8_663{left:368px;bottom:980px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t9_663{left:96px;bottom:958px;letter-spacing:0.13px;word-spacing:-0.48px;}
#ta_663{left:96px;bottom:937px;letter-spacing:0.1px;word-spacing:-0.76px;}
#tb_663{left:96px;bottom:916px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tc_663{left:96px;bottom:894px;letter-spacing:0.12px;word-spacing:-0.92px;}
#td_663{left:96px;bottom:873px;letter-spacing:0.08px;word-spacing:-0.41px;}
#te_663{left:96px;bottom:838px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tf_663{left:96px;bottom:816px;letter-spacing:0.05px;}
#tg_663{left:96px;bottom:780px;letter-spacing:-0.21px;word-spacing:0.12px;}
#th_663{left:233px;bottom:779px;letter-spacing:0.11px;word-spacing:-0.47px;}
#ti_663{left:96px;bottom:758px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tj_663{left:96px;bottom:727px;}
#tk_663{left:124px;bottom:727px;letter-spacing:0.13px;word-spacing:0.06px;}
#tl_663{left:124px;bottom:706px;letter-spacing:0.14px;word-spacing:-0.42px;}
#tm_663{left:96px;bottom:678px;}
#tn_663{left:124px;bottom:678px;letter-spacing:0.04px;word-spacing:1.1px;}
#to_663{left:124px;bottom:657px;letter-spacing:0.14px;word-spacing:2.25px;}
#tp_663{left:124px;bottom:635px;letter-spacing:0.07px;word-spacing:-0.38px;}
#tq_663{left:96px;bottom:600px;letter-spacing:0.08px;word-spacing:-0.4px;}
#tr_663{left:96px;bottom:579px;letter-spacing:0.08px;word-spacing:-0.4px;}
#ts_663{left:96px;bottom:544px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_663{left:96px;bottom:522px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_663{left:96px;bottom:501px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tv_663{left:96px;bottom:480px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tw_663{left:96px;bottom:443px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tx_663{left:324px;bottom:442px;letter-spacing:0.13px;word-spacing:-1.06px;}
#ty_663{left:96px;bottom:421px;letter-spacing:0.09px;word-spacing:-0.43px;}
#tz_663{left:96px;bottom:400px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t10_663{left:96px;bottom:369px;letter-spacing:0.13px;}
#t11_663{left:124px;bottom:369px;letter-spacing:0.15px;word-spacing:0.01px;}
#t12_663{left:96px;bottom:339px;letter-spacing:0.13px;}
#t13_663{left:124px;bottom:339px;letter-spacing:0.11px;word-spacing:0.05px;}
#t14_663{left:96px;bottom:308px;letter-spacing:0.13px;}
#t15_663{left:124px;bottom:308px;letter-spacing:0.1px;word-spacing:0.04px;}
#t16_663{left:96px;bottom:277px;letter-spacing:0.13px;}
#t17_663{left:124px;bottom:277px;letter-spacing:0.1px;word-spacing:0.06px;}
#t18_663{left:96px;bottom:247px;letter-spacing:0.13px;}
#t19_663{left:124px;bottom:247px;letter-spacing:0.09px;word-spacing:0.07px;}
#t1a_663{left:96px;bottom:212px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1b_663{left:96px;bottom:190px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1c_663{left:96px;bottom:169px;letter-spacing:0.1px;word-spacing:-0.72px;}
#t1d_663{left:96px;bottom:148px;letter-spacing:0.12px;word-spacing:-0.43px;}
#t1e_663{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_663{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_663{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_663{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_663{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_663{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s6_663{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_663{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts663" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg663Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg663" style="-webkit-user-select: none;"><object width="935" height="1210" data="663/663.svg" type="image/svg+xml" id="pdf663" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_663" class="t s1_663">Memory System </span><span id="t2_663" class="t s2_663">208 </span>
<span id="t3_663" class="t s3_663">24593—Rev. 3.41—June 2023 </span><span id="t4_663" class="t s3_663">AMD64 Technology </span>
<span id="t5_663" class="t s4_663">(bit 4 in CR3) controls the cacheability of the highest-level page table in the page-translation </span>
<span id="t6_663" class="t s4_663">hierarchy. </span>
<span id="t7_663" class="t s5_663">Page-Level Writethrough Enable. </span><span id="t8_663" class="t s4_663">Bit 3 of all paging data-structure entries is the page-level </span>
<span id="t9_663" class="t s4_663">writethrough enable control (PWT). When a data-structure-entry PWT bit is cleared to 0, the page </span>
<span id="ta_663" class="t s4_663">table or physical page pointed to by that entry has a writeback caching policy. When the PWT bit is set </span>
<span id="tb_663" class="t s4_663">to 1, the page table or physical page has a writethrough caching policy. The PWT bit in the paging </span>
<span id="tc_663" class="t s4_663">data-structure base-register (bit 3 in CR3) controls the caching policy of the highest-level page table in </span>
<span id="td_663" class="t s4_663">the page-translation hierarchy. </span>
<span id="te_663" class="t s4_663">The corresponding PCD bit must be cleared to 0 (page caching enabled) for the PWT bit to have an </span>
<span id="tf_663" class="t s4_663">effect. </span>
<span id="tg_663" class="t s5_663">Memory Typing. </span><span id="th_663" class="t s4_663">Two mechanisms are provided for software to control access to and cacheability of </span>
<span id="ti_663" class="t s4_663">specific memory regions: </span>
<span id="tj_663" class="t s6_663">• </span><span id="tk_663" class="t s4_663">The memory-type range registers (MTRRs) control cacheability based on physical addresses. See </span>
<span id="tl_663" class="t s4_663">“MTRRs” on page 217 for more information on the use of MTRRs. </span>
<span id="tm_663" class="t s6_663">• </span><span id="tn_663" class="t s4_663">The page-attribute table (PAT) mechanism controls cacheability based on virtual addresses. PAT </span>
<span id="to_663" class="t s4_663">extends the capabilities provided by the PCD and PWT page-level cache controls. See “Page- </span>
<span id="tp_663" class="t s4_663">Attribute Table Mechanism” on page 226 for more information on the use of the PAT mechanism. </span>
<span id="tq_663" class="t s4_663">System software can combine the use of both the MTRRs and PAT mechanisms to maximize control </span>
<span id="tr_663" class="t s4_663">over memory cacheability. </span>
<span id="ts_663" class="t s4_663">If the MTRRs are disabled in implementations that support the MTRR mechanism, the default </span>
<span id="tt_663" class="t s4_663">memory type is set to uncacheable (UC). Memory accesses are not cached even if the caches are </span>
<span id="tu_663" class="t s4_663">enabled by clearing CR0.CD to 0. Cacheable memory types must be established using the MTRRs in </span>
<span id="tv_663" class="t s4_663">order for memory accesses to be cached. </span>
<span id="tw_663" class="t s5_663">Cache Control Precedence. </span><span id="tx_663" class="t s4_663">The cache-control mechanisms are used to define the memory type and </span>
<span id="ty_663" class="t s4_663">cacheability of main memory and regions of main memory. Taken together, the most restrictive </span>
<span id="tz_663" class="t s4_663">memory type takes precedence in defining the caching policy of memory. The order of precedence is: </span>
<span id="t10_663" class="t s4_663">1. </span><span id="t11_663" class="t s4_663">Uncacheable (UC) </span>
<span id="t12_663" class="t s4_663">2. </span><span id="t13_663" class="t s4_663">Write-combining (WC) </span>
<span id="t14_663" class="t s4_663">3. </span><span id="t15_663" class="t s4_663">Write-protected (WP) </span>
<span id="t16_663" class="t s4_663">4. </span><span id="t17_663" class="t s4_663">Writethrough (WT) </span>
<span id="t18_663" class="t s4_663">5. </span><span id="t19_663" class="t s4_663">Writeback (WB) </span>
<span id="t1a_663" class="t s4_663">For example, assume a large memory region is designated a writethrough type using the MTRRs. </span>
<span id="t1b_663" class="t s4_663">Individual pages within that region can have caching disabled by setting the appropriate page-table </span>
<span id="t1c_663" class="t s4_663">PCD bits. However, no pages within that region can have a writeback caching policy, regardless of the </span>
<span id="t1d_663" class="t s4_663">page-table PWT values. </span>
<span id="t1e_663" class="t s7_663">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
