GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDI.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDO.v'
Undeclared symbol 'hdmi4_rst_n', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDO.v":46)
Undeclared symbol 'syn_off0_hs', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDO.v":85)
WARN  (EX3801) : Parameter 'H_TOTAL' becomes localparam in 'vga_timing' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDO.v":135)
WARN  (EX3801) : Parameter 'V_TOTAL' becomes localparam in 'vga_timing' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDO.v":136)
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v'
Undeclared symbol 'i2c_sel', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":44)
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\ddr3_memory_interface\DDR3MI_400M.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\dvi_tx\DVI_TX_Top.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\gowin_pll\TMDS_PLL_60HZ.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\gowin_pll\gowin_pll_400M.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.v'
Undeclared symbol 'cmos_clk', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.v":69)
Undeclared symbol 'aux_clk', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.v":70)
Undeclared symbol 'pll_stop', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.v":76)
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\video_frame_buffer\Video_Frame_Buffer_Top.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDMA.v'
WARN  (EX3628) : Redeclaration of ANSI port 'dma_clk' is not allowed("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDMA.v":49)
Compiling module 'top'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.v":1)
Compiling module 'TMDS_PLL'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\gowin_pll\TMDS_PLL_60HZ.v":10)
Compiling module 'Gowin_PLL'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\gowin_pll\gowin_pll_400M.v":10)
Compiling module 'AHBDI'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDI.v":1)
Compiling module 'CAM'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":38)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 1("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":44)
Compiling module 'timing_check'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":178)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":263)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":289)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":306)
Compiling module 'lut_ov5640_rgb565(HActive=12'd1280,VActive=12'd720,HTotal=13'd1892,VTotal=13'd740,USE_4vs3_frame="false")'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1498)
Compiling module 'i2c_config'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":332)
Compiling module 'i2c_master_top'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":451)
Compiling module 'i2c_master_byte_ctrl'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":747)
Compiling module 'i2c_master_bit_ctrl'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1121)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1170)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1186)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1187)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1189)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1190)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1192)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1193)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1195)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1196)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1206)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1207)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1209)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1210)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1222)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1241)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1242)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1244)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1245)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1247)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1248)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1250)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1251)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1253)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1254)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1256)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1257)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1266)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1267)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1269)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1270)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1272)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1273)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1279)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1280)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1281)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1290)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1291)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1292)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1295)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1296)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1297)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1301)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1328)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1329)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1330)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1331)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1332)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1334)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1335)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1336)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1337)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1338)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1340)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1347)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1348)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1349)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1350)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1351)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1354)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1355)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1356)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1361)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1362)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1363)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1364)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1368)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1369)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1370)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1371)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1375)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1376)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1377)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1378)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1382)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1383)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1384)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1385)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1389)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1390)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1391)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1392)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1393)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1398)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1399)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1400)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1401)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1405)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1406)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1407)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1408)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1412)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1413)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1414)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1415)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1419)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1420)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1421)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1422)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1423)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1428)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1429)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1430)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1431)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1435)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1436)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1437)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1438)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1442)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1443)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1444)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1445)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1449)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1450)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1451)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1452)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1453)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1458)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1459)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1460)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1461)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1465)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1466)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1467)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1468)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1473)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1474)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1475)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1476)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1480)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1481)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1482)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1483)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1484)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":1343)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":846)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":847)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":848)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":849)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":853)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":854)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":855)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":856)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":867)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":868)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":869)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":870)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":871)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":872)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":873)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":875)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":876)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":877)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":878)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":879)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":880)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":881)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":884)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":885)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":886)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":887)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":893)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":894)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":896)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":897)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":899)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":900)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":903)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":904)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":907)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":913)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":914)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":916)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":917)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":920)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":926)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":927)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":929)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":930)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":931)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":937)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":938)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":940)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":941)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":944)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":945)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":951)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":952)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":954)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":955)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":958)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":962)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":964)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":965)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":969)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":970)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":973)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":889)
WARN  (EX1998) : Net 'i2c_read_req' does not have a driver("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":359)
Compiling module 'cmos_8_16bit'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":133)
Compiling module 'testpattern'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDI.v":115)
WARN  (EX3786) : Assignment to input 'dma_clk'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDMA.v":127)
Compiling module 'AHBDMA'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDMA.v":1)
Compiling module 'Video_Frame_Buffer_Top'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\video_frame_buffer\Video_Frame_Buffer_Top.v":4966)
Compiling module '**'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\video_frame_buffer\Video_Frame_Buffer_Top.v":4965)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 16 for port 'I_vin0_data'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDMA.v":76)
Compiling module 'DDR3MI'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\ddr3_memory_interface\DDR3MI_400M.v":31657)
Compiling module '**'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\ddr3_memory_interface\DDR3MI_400M.v":31656)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 15 for port 'O_ddr_addr'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDMA.v":131)
Port is declared here("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDMA.v":4)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 32 for port 'fb_vin_data'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.v":123)
WARN  (EX3073) : Port 'active_x' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDO.v":88)
Compiling module 'AHBDO'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDO.v":1)
Compiling module 'vga_timing'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDO.v":112)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDO.v":213)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDO.v":218)
Compiling module 'DVI_TX_Top'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\dvi_tx\DVI_TX_Top.v":1089)
Compiling module '**'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\dvi_tx\DVI_TX_Top.v":1088)
WARN  (EX2565) : Input 'dma_clk' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.v":149)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "syn_off0_vs" of module "AHBDMA" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDMA.v":35)
WARN  (EX0211) : The output port "out_de" of module "AHBDMA" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDMA.v":36)
WARN  (EX0211) : The output port "i2c_sel[2]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.v":17)
WARN  (EX0211) : The output port "i2c_sel[1]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.v":17)
WARN  (EX0211) : The output port "i2c_sel[0]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.v":17)
WARN  (EX0211) : The output port "state_led[4]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.v":20)
WARN  (EX0211) : The output port "state_led[3]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.v":20)
WARN  (EX0211) : The output port "state_led[2]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.v":20)
WARN  (EX0211) : The output port "state_led[1]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.v":20)
WARN  (EX0211) : The output port "state_led[0]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.v":20)
WARN  (NL0001) : Sweep user defined dangling instance "AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_s2"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\video_frame_buffer\Video_Frame_Buffer_Top.v":4965)
WARN  (NL0001) : Sweep user defined dangling instance "AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_s3"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\video_frame_buffer\Video_Frame_Buffer_Top.v":4965)
WARN  (NL0001) : Sweep user defined dangling instance "AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_s4"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\video_frame_buffer\Video_Frame_Buffer_Top.v":4965)
WARN  (NL0001) : Sweep user defined dangling instance "AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_s1"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\video_frame_buffer\Video_Frame_Buffer_Top.v":4965)
WARN  (NL0001) : Sweep user defined dangling instance "AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_s2"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\video_frame_buffer\Video_Frame_Buffer_Top.v":4965)
WARN  (NL0001) : Sweep user defined dangling instance "AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_s4"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\video_frame_buffer\Video_Frame_Buffer_Top.v":4965)
WARN  (NL0001) : Sweep user defined dangling instance "AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_s1"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\video_frame_buffer\Video_Frame_Buffer_Top.v":4965)
WARN  (NL0001) : Sweep user defined dangling instance "AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_28_s"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\video_frame_buffer\Video_Frame_Buffer_Top.v":4965)
WARN  (NL0001) : Sweep user defined dangling instance "AHBDMA/u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_ref_Z_s1"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\ddr3_memory_interface\DDR3MI_400M.v":31656)
WARN  (NL0001) : Sweep user defined dangling instance "AHBDMA/u_ddr3/gw3_top/u_gwmc_top/gwmc_timing_ctrl/ref_accepted_s0"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\ddr3_memory_interface\DDR3MI_400M.v":31656)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "lut_ov5640_rgb565" instantiated to "lut_ov5640_rgb565_m0" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":101)
WARN  (NL0002) : The module "timing_check" instantiated to "timing_check_5640" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\CAM.v":89)
WARN  (NL0002) : The module "testpattern" instantiated to "testpattern_inst_1280" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\AHBDI.v":79)
[95%] Generate netlist file "F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\impl\gwsynthesis\cam2dvi.vg" completed
[100%] Generate report file "F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\impl\gwsynthesis\cam2dvi_syn.rpt.html" completed
GowinSynthesis finish
