#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5896c1f0a5f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x5896c1e9a290 .param/l "ACCEPT_REQ" 0 3 15, C4<000>;
P_0x5896c1e9a2d0 .param/l "LOOKUP" 0 3 16, C4<001>;
P_0x5896c1e9a310 .param/l "LRU_BITS" 0 3 11, +C4<00000000000000000000000000000100>;
P_0x5896c1e9a350 .param/l "NUM_ENTRIES" 0 3 8, +C4<00000000000000000000000001000000>;
P_0x5896c1e9a390 .param/l "NUM_SETS" 0 3 10, +C4<00000000000000000000000000010000>;
P_0x5896c1e9a3d0 .param/l "NUM_WAYS" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x5896c1e9a410 .param/l "PTW_PENDING" 0 3 18, C4<011>;
P_0x5896c1e9a450 .param/l "PTW_REQ" 0 3 17, C4<010>;
P_0x5896c1e9a490 .param/l "RESPOND" 0 3 20, C4<101>;
P_0x5896c1e9a4d0 .param/l "SET_INDEX_BITS" 0 3 12, +C4<00000000000000000000000000000100>;
P_0x5896c1e9a510 .param/l "UPDATE" 0 3 19, C4<100>;
S_0x5896c1f086b0 .scope module, "test_integration_memory_ptw" "test_integration_memory_ptw" 4 7;
 .timescale 0 0;
v0x5896c1f2d260_0 .var/i "active_translations", 31 0;
v0x5896c1f2d360_0 .var "clk", 0 0;
v0x5896c1f2d470_0 .var "expected_pte", 31 0;
v0x5896c1f2d510 .array "expected_ptes", 7 0, 31 0;
v0x5896c1f2d5d0_0 .var/i "i", 31 0;
v0x5896c1f2d700_0 .net "mem_addr", 31 0, v0x5896c1f2b250_0;  1 drivers
v0x5896c1f2d810_0 .net "mem_data", 31 0, v0x5896c1f29280_0;  1 drivers
v0x5896c1f2d920_0 .net "mem_req_ready", 0 0, v0x5896c1f29360_0;  1 drivers
v0x5896c1f2da10_0 .net "mem_req_valid", 0 0, v0x5896c1f2b4e0_0;  1 drivers
v0x5896c1f2dab0_0 .net "mem_resp_ready", 0 0, v0x5896c1f2b5b0_0;  1 drivers
v0x5896c1f2dba0_0 .net "mem_resp_valid", 0 0, v0x5896c1f295a0_0;  1 drivers
v0x5896c1f2dc90_0 .net "ptw_pte_o", 31 0, v0x5896c1f2b7f0_0;  1 drivers
v0x5896c1f2dd50_0 .net "ptw_req_ready_o", 0 0, v0x5896c1f2b890_0;  1 drivers
v0x5896c1f2ddf0_0 .var "ptw_req_valid_i", 0 0;
v0x5896c1f2de90_0 .var "ptw_resp_ready_i", 0 0;
v0x5896c1f2df30_0 .net "ptw_resp_valid_o", 0 0, v0x5896c1f2bab0_0;  1 drivers
v0x5896c1f2dfd0_0 .var "ptw_vaddr_i", 31 0;
v0x5896c1f2e070_0 .var "received_pte", 31 0;
v0x5896c1f2e110_0 .var "rst", 0 0;
v0x5896c1f2e200_0 .var/i "test_failed", 31 0;
v0x5896c1f2e2a0_0 .var/i "test_passed", 31 0;
v0x5896c1f2e360 .array "test_vaddrs", 7 0, 31 0;
v0x5896c1f2e420_0 .var/i "total_cycles", 31 0;
E_0x5896c1e7a9f0 .event edge, v0x5896c1f29420_0;
S_0x5896c1f09670 .scope task, "integrated_translate" "integrated_translate" 4 87, 4 87 0, S_0x5896c1f086b0;
 .timescale 0 0;
v0x5896c1ea61c0_0 .var "pte_result", 31 0;
v0x5896c1ea8c20_0 .var "vaddr", 31 0;
E_0x5896c1e7b620 .event posedge, v0x5896c1f28e60_0;
TD_test_integration_memory_ptw.integrated_translate ;
    %vpi_call/w 4 92 "$display", "  [INTEGRATED] Starting translation for vaddr=0x%08h", v0x5896c1ea8c20_0 {0 0 0};
    %vpi_call/w 4 93 "$display", "    VPN1=%d, VPN0=%d", &PV<v0x5896c1ea8c20_0, 22, 10>, &PV<v0x5896c1ea8c20_0, 12, 10> {0 0 0};
T_0.0 ;
    %load/vec4 v0x5896c1f2dd50_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x5896c1e7b620;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5896c1f2ddf0_0, 0, 1;
    %load/vec4 v0x5896c1ea8c20_0;
    %store/vec4 v0x5896c1f2dfd0_0, 0, 32;
T_0.2 ;
    %wait E_0x5896c1e7b620;
    %load/vec4 v0x5896c1f2dd50_0;
    %cmpi/ne 0, 0, 1;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896c1f2ddf0_0, 0, 1;
    %vpi_call/w 4 108 "$display", "  [INTEGRATED] PTW request sent, waiting for completion..." {0 0 0};
T_0.3 ;
    %load/vec4 v0x5896c1f2df30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.4, 6;
    %wait E_0x5896c1e7b620;
    %load/vec4 v0x5896c1f2da10_0;
    %load/vec4 v0x5896c1f2d920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %vpi_call/w 4 116 "$display", "    [MEM_ACCESS] Reading from addr=0x%08h", v0x5896c1f2d700_0 {0 0 0};
T_0.5 ;
    %load/vec4 v0x5896c1f2dba0_0;
    %load/vec4 v0x5896c1f2dab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %vpi_call/w 4 119 "$display", "    [MEM_ACCESS] Got data=0x%08h", v0x5896c1f2d810_0 {0 0 0};
T_0.7 ;
    %jmp T_0.3;
T_0.4 ;
    %load/vec4 v0x5896c1f2dc90_0;
    %store/vec4 v0x5896c1ea61c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5896c1f2de90_0, 0, 1;
T_0.9 ;
    %wait E_0x5896c1e7b620;
    %load/vec4 v0x5896c1f2df30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896c1f2de90_0, 0, 1;
    %wait E_0x5896c1e7b620;
    %vpi_call/w 4 136 "$display", "  [INTEGRATED] Translation complete: pte=0x%08h", v0x5896c1ea61c0_0 {0 0 0};
    %end;
S_0x5896c1f285e0 .scope module, "mem_inst" "memory" 4 38, 5 4 0, S_0x5896c1f086b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_req_valid_i";
    .port_info 3 /OUTPUT 1 "mem_req_ready_o";
    .port_info 4 /INPUT 32 "mem_addr_i";
    .port_info 5 /OUTPUT 1 "mem_resp_valid_o";
    .port_info 6 /INPUT 1 "mem_resp_ready_i";
    .port_info 7 /OUTPUT 32 "mem_data_o";
P_0x5896c1f287e0 .param/l "IDLE" 0 5 24, C4<00>;
P_0x5896c1f28820 .param/l "MEM_ADDR_WIDTH" 0 5 21, +C4<00000000000000000000000000001010>;
P_0x5896c1f28860 .param/l "MEM_SIZE" 0 5 20, +C4<00000000000000000000010000000000>;
P_0x5896c1f288a0 .param/l "READ_ACCESS" 0 5 25, C4<01>;
P_0x5896c1f288e0 .param/l "RESPOND" 0 5 26, C4<10>;
v0x5896c1ead470_0 .net *"_ivl_3", 29 0, L_0x5896c1f3dfd0;  1 drivers
v0x5896c1e964a0_0 .net *"_ivl_4", 31 0, L_0x5896c1f3e0a0;  1 drivers
L_0x7fbba2050018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5896c1e96950_0 .net *"_ivl_7", 1 0, L_0x7fbba2050018;  1 drivers
L_0x7fbba2050060 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5896c1e97060_0 .net/2u *"_ivl_8", 31 0, L_0x7fbba2050060;  1 drivers
v0x5896c1e98b30_0 .net "addr_valid", 0 0, L_0x5896c1f4e220;  1 drivers
v0x5896c1f28e60_0 .net "clk", 0 0, v0x5896c1f2d360_0;  1 drivers
v0x5896c1f28f20_0 .var/i "i", 31 0;
v0x5896c1f29000 .array "mem", 1023 0, 31 0;
v0x5896c1f290c0_0 .net "mem_addr_i", 31 0, v0x5896c1f2b250_0;  alias, 1 drivers
v0x5896c1f291a0_0 .var "mem_addr_reg", 31 0;
v0x5896c1f29280_0 .var "mem_data_o", 31 0;
v0x5896c1f29360_0 .var "mem_req_ready_o", 0 0;
v0x5896c1f29420_0 .net "mem_req_valid_i", 0 0, v0x5896c1f2b4e0_0;  alias, 1 drivers
v0x5896c1f294e0_0 .net "mem_resp_ready_i", 0 0, v0x5896c1f2b5b0_0;  alias, 1 drivers
v0x5896c1f295a0_0 .var "mem_resp_valid_o", 0 0;
v0x5896c1f29660_0 .var "next_state", 1 0;
v0x5896c1f29740_0 .net "rst", 0 0, v0x5896c1f2e110_0;  1 drivers
v0x5896c1f29910_0 .var "state", 1 0;
v0x5896c1f299f0_0 .net "word_index", 9 0, L_0x5896c1f3ded0;  1 drivers
E_0x5896c1dcb0b0 .event edge, v0x5896c1f29910_0, v0x5896c1f29420_0, v0x5896c1f294e0_0;
L_0x5896c1f3ded0 .part v0x5896c1f291a0_0, 2, 10;
L_0x5896c1f3dfd0 .part v0x5896c1f291a0_0, 2, 30;
L_0x5896c1f3e0a0 .concat [ 30 2 0 0], L_0x5896c1f3dfd0, L_0x7fbba2050018;
L_0x5896c1f4e220 .cmp/gt 32, L_0x7fbba2050060, L_0x5896c1f3e0a0;
S_0x5896c1f29bd0 .scope module, "ptw_inst" "ptw" 4 50, 6 4 0, S_0x5896c1f086b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ptw_req_valid_i";
    .port_info 3 /OUTPUT 1 "ptw_req_ready_o";
    .port_info 4 /INPUT 32 "ptw_vaddr_i";
    .port_info 5 /OUTPUT 1 "ptw_resp_valid_o";
    .port_info 6 /INPUT 1 "ptw_resp_ready_i";
    .port_info 7 /OUTPUT 32 "ptw_pte_o";
    .port_info 8 /OUTPUT 1 "mem_req_valid_o";
    .port_info 9 /INPUT 1 "mem_req_ready_i";
    .port_info 10 /OUTPUT 32 "mem_addr_o";
    .port_info 11 /INPUT 1 "mem_resp_valid_i";
    .port_info 12 /OUTPUT 1 "mem_resp_ready_o";
    .port_info 13 /INPUT 32 "mem_data_i";
P_0x5896c1da8c40 .param/l "ACCEPT_REQ" 0 6 34, C4<000>;
P_0x5896c1da8c80 .param/l "READ_LEVEL1" 0 6 35, C4<001>;
P_0x5896c1da8cc0 .param/l "READ_LEVEL2" 0 6 37, C4<011>;
P_0x5896c1da8d00 .param/l "RESPOND" 0 6 39, C4<101>;
P_0x5896c1da8d40 .param/l "SATP_PPN" 0 6 31, C4<00000000000000000000010000000000>;
P_0x5896c1da8d80 .param/l "WAIT_LEVEL1" 0 6 36, C4<010>;
P_0x5896c1da8dc0 .param/l "WAIT_LEVEL2" 0 6 38, C4<100>;
v0x5896c1f2a240_0 .net *"_ivl_10", 31 0, L_0x5896c1f4e750;  1 drivers
L_0x7fbba2050138 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5896c1f2a340_0 .net *"_ivl_13", 19 0, L_0x7fbba2050138;  1 drivers
v0x5896c1f2a420_0 .net *"_ivl_17", 21 0, L_0x5896c1f4ea50;  1 drivers
L_0x7fbba2050180 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5896c1f2a510_0 .net/2u *"_ivl_18", 9 0, L_0x7fbba2050180;  1 drivers
v0x5896c1f2a5f0_0 .net *"_ivl_20", 31 0, L_0x5896c1f4eb30;  1 drivers
L_0x7fbba20501c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5896c1f2a720_0 .net/2u *"_ivl_22", 1 0, L_0x7fbba20501c8;  1 drivers
v0x5896c1f2a800_0 .net *"_ivl_24", 11 0, L_0x5896c1f4ec70;  1 drivers
v0x5896c1f2a8e0_0 .net *"_ivl_26", 31 0, L_0x5896c1f4ee00;  1 drivers
L_0x7fbba2050210 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5896c1f2a9c0_0 .net *"_ivl_29", 19 0, L_0x7fbba2050210;  1 drivers
L_0x7fbba20500a8 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5896c1f2aaa0_0 .net/2u *"_ivl_4", 31 0, L_0x7fbba20500a8;  1 drivers
L_0x7fbba20500f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5896c1f2ab80_0 .net/2u *"_ivl_6", 1 0, L_0x7fbba20500f0;  1 drivers
v0x5896c1f2ac60_0 .net *"_ivl_8", 11 0, L_0x5896c1f4e5e0;  1 drivers
v0x5896c1f2ad40_0 .net "clk", 0 0, v0x5896c1f2d360_0;  alias, 1 drivers
v0x5896c1f2ade0_0 .var "level1_pte", 31 0;
v0x5896c1f2aea0_0 .net "level1_pte_addr", 31 0, L_0x5896c1f4e910;  1 drivers
v0x5896c1f2af80_0 .var "level2_pte", 31 0;
v0x5896c1f2b060_0 .net "level2_pte_addr", 31 0, L_0x5896c1f4ef40;  1 drivers
v0x5896c1f2b250_0 .var "mem_addr_o", 31 0;
v0x5896c1f2b340_0 .net "mem_data_i", 31 0, v0x5896c1f29280_0;  alias, 1 drivers
v0x5896c1f2b410_0 .net "mem_req_ready_i", 0 0, v0x5896c1f29360_0;  alias, 1 drivers
v0x5896c1f2b4e0_0 .var "mem_req_valid_o", 0 0;
v0x5896c1f2b5b0_0 .var "mem_resp_ready_o", 0 0;
v0x5896c1f2b680_0 .net "mem_resp_valid_i", 0 0, v0x5896c1f295a0_0;  alias, 1 drivers
v0x5896c1f2b750_0 .var "next_state", 2 0;
v0x5896c1f2b7f0_0 .var "ptw_pte_o", 31 0;
v0x5896c1f2b890_0 .var "ptw_req_ready_o", 0 0;
v0x5896c1f2b930_0 .net "ptw_req_valid_i", 0 0, v0x5896c1f2ddf0_0;  1 drivers
v0x5896c1f2b9f0_0 .net "ptw_resp_ready_i", 0 0, v0x5896c1f2de90_0;  1 drivers
v0x5896c1f2bab0_0 .var "ptw_resp_valid_o", 0 0;
v0x5896c1f2bb70_0 .net "ptw_vaddr_i", 31 0, v0x5896c1f2dfd0_0;  1 drivers
v0x5896c1f2bc50_0 .net "rst", 0 0, v0x5896c1f2e110_0;  alias, 1 drivers
v0x5896c1f2bd20_0 .var "state", 2 0;
v0x5896c1f2bde0_0 .var "vaddr_reg", 31 0;
v0x5896c1f2bec0_0 .net "vpn0", 9 0, L_0x5896c1f4e460;  1 drivers
v0x5896c1f2bfa0_0 .net "vpn1", 9 0, L_0x5896c1f4e3c0;  1 drivers
E_0x5896c1f13ef0/0 .event edge, v0x5896c1f2bd20_0, v0x5896c1f2b930_0, v0x5896c1f2b890_0, v0x5896c1f29360_0;
E_0x5896c1f13ef0/1 .event edge, v0x5896c1f29420_0, v0x5896c1f295a0_0, v0x5896c1f294e0_0, v0x5896c1f29280_0;
E_0x5896c1f13ef0/2 .event edge, v0x5896c1f2b9f0_0, v0x5896c1f2bab0_0;
E_0x5896c1f13ef0 .event/or E_0x5896c1f13ef0/0, E_0x5896c1f13ef0/1, E_0x5896c1f13ef0/2;
L_0x5896c1f4e3c0 .part v0x5896c1f2bde0_0, 22, 10;
L_0x5896c1f4e460 .part v0x5896c1f2bde0_0, 12, 10;
L_0x5896c1f4e5e0 .concat [ 2 10 0 0], L_0x7fbba20500f0, L_0x5896c1f4e3c0;
L_0x5896c1f4e750 .concat [ 12 20 0 0], L_0x5896c1f4e5e0, L_0x7fbba2050138;
L_0x5896c1f4e910 .arith/sum 32, L_0x7fbba20500a8, L_0x5896c1f4e750;
L_0x5896c1f4ea50 .part v0x5896c1f2ade0_0, 10, 22;
L_0x5896c1f4eb30 .concat [ 10 22 0 0], L_0x7fbba2050180, L_0x5896c1f4ea50;
L_0x5896c1f4ec70 .concat [ 2 10 0 0], L_0x7fbba20501c8, L_0x5896c1f4e460;
L_0x5896c1f4ee00 .concat [ 12 20 0 0], L_0x5896c1f4ec70, L_0x7fbba2050210;
L_0x5896c1f4ef40 .arith/sum 32, L_0x5896c1f4eb30, L_0x5896c1f4ee00;
S_0x5896c1f2c240 .scope task, "reset_system" "reset_system" 4 73, 4 73 0, S_0x5896c1f086b0;
 .timescale 0 0;
TD_test_integration_memory_ptw.reset_system ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5896c1f2e110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896c1f2ddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896c1f2de90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2dfd0_0, 0, 32;
    %wait E_0x5896c1e7b620;
    %wait E_0x5896c1e7b620;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896c1f2e110_0, 0, 1;
    %wait E_0x5896c1e7b620;
    %vpi_call/w 4 83 "$display", "System reset completed" {0 0 0};
    %end;
S_0x5896c1f2c3d0 .scope task, "verify_detailed_walk" "verify_detailed_walk" 4 163, 4 163 0, S_0x5896c1f086b0;
 .timescale 0 0;
v0x5896c1f2c640_0 .var/i "access_count", 31 0;
v0x5896c1f2c740 .array "captured_addrs", 3 0, 31 0;
v0x5896c1f2c800 .array "captured_data", 3 0, 31 0;
v0x5896c1f2c8a0_0 .var "exp_final_pte", 31 0;
v0x5896c1f2c980_0 .var "exp_l1_addr", 31 0;
v0x5896c1f2cab0_0 .var "exp_l1_pte", 31 0;
v0x5896c1f2cb90_0 .var "exp_l2_addr", 31 0;
v0x5896c1f2cc70_0 .var "test_name", 255 0;
v0x5896c1f2cd50_0 .var "vaddr", 31 0;
E_0x5896c1f14160 .event edge, v0x5896c1f2bab0_0;
TD_test_integration_memory_ptw.verify_detailed_walk ;
    %vpi_call/w 4 175 "$display", "\012=== Detailed Walk [%s] ===", v0x5896c1f2cc70_0 {0 0 0};
    %vpi_call/w 4 176 "$display", "Testing vaddr=0x%08h", v0x5896c1f2cd50_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2c640_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5896c1f2ddf0_0, 0, 1;
    %load/vec4 v0x5896c1f2cd50_0;
    %store/vec4 v0x5896c1f2dfd0_0, 0, 32;
    %wait E_0x5896c1e7b620;
    %wait E_0x5896c1e7b620;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896c1f2ddf0_0, 0, 1;
    %fork t_1, S_0x5896c1f2c3d0;
    %fork t_2, S_0x5896c1f2c3d0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
T_2.10 ;
    %load/vec4 v0x5896c1f2df30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.11, 6;
    %wait E_0x5896c1f14160;
    %jmp T_2.10;
T_2.11 ;
    %load/vec4 v0x5896c1f2dc90_0;
    %store/vec4 v0x5896c1f2e070_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5896c1f2de90_0, 0, 1;
    %wait E_0x5896c1e7b620;
    %wait E_0x5896c1e7b620;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896c1f2de90_0, 0, 1;
    %end;
t_2 ;
T_2.12 ;
    %load/vec4 v0x5896c1f2df30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.13, 8;
    %wait E_0x5896c1e7b620;
    %load/vec4 v0x5896c1f2da10_0;
    %load/vec4 v0x5896c1f2d920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x5896c1f2d700_0;
    %ix/getv/s 4, v0x5896c1f2c640_0;
    %store/vec4a v0x5896c1f2c740, 4, 0;
    %vpi_call/w 4 205 "$display", "  Memory Access %d: addr=0x%08h", v0x5896c1f2c640_0, v0x5896c1f2d700_0 {0 0 0};
T_2.14 ;
    %load/vec4 v0x5896c1f2dba0_0;
    %load/vec4 v0x5896c1f2dab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v0x5896c1f2d810_0;
    %ix/getv/s 4, v0x5896c1f2c640_0;
    %store/vec4a v0x5896c1f2c800, 4, 0;
    %vpi_call/w 4 209 "$display", "  Memory Response %d: data=0x%08h", v0x5896c1f2c640_0, v0x5896c1f2d810_0 {0 0 0};
    %load/vec4 v0x5896c1f2c640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2c640_0, 0, 32;
T_2.16 ;
    %jmp T_2.12;
T_2.13 ;
    %end;
    .scope S_0x5896c1f2c3d0;
t_0 ;
    %vpi_call/w 4 217 "$display", "  Final PTE: 0x%08h (expected: 0x%08h)", v0x5896c1f2e070_0, v0x5896c1f2c8a0_0 {0 0 0};
    %load/vec4 v0x5896c1f2c640_0;
    %cmpi/s 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.18, 5;
    %vpi_call/w 4 220 "$display", "  L1 Access - Addr: 0x%08h (expected: 0x%08h), Data: 0x%08h (expected: 0x%08h)", &A<v0x5896c1f2c740, 0>, v0x5896c1f2c980_0, &A<v0x5896c1f2c800, 0>, v0x5896c1f2cab0_0 {0 0 0};
T_2.18 ;
    %load/vec4 v0x5896c1f2c640_0;
    %cmpi/s 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.20, 5;
    %vpi_call/w 4 225 "$display", "  L2 Access - Addr: 0x%08h (expected: 0x%08h)", &A<v0x5896c1f2c740, 1>, v0x5896c1f2cb90_0 {0 0 0};
T_2.20 ;
    %load/vec4 v0x5896c1f2e070_0;
    %load/vec4 v0x5896c1f2c8a0_0;
    %cmp/e;
    %jmp/0xz  T_2.22, 4;
    %vpi_call/w 4 231 "$display", "PASS [%s]: Complete page walk successful", v0x5896c1f2cc70_0 {0 0 0};
    %load/vec4 v0x5896c1f2e2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2e2a0_0, 0, 32;
    %jmp T_2.23;
T_2.22 ;
    %vpi_call/w 4 234 "$display", "ERROR [%s]: Page walk failed", v0x5896c1f2cc70_0 {0 0 0};
    %load/vec4 v0x5896c1f2e200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2e200_0, 0, 32;
T_2.23 ;
    %end;
S_0x5896c1f2ce30 .scope task, "verify_translation" "verify_translation" 4 140, 4 140 0, S_0x5896c1f086b0;
 .timescale 0 0;
v0x5896c1f2cfc0_0 .var "exp_pte", 31 0;
v0x5896c1f2d0c0_0 .var "test_name", 255 0;
v0x5896c1f2d1a0_0 .var "vaddr", 31 0;
TD_test_integration_memory_ptw.verify_translation ;
    %vpi_call/w 4 146 "$display", "\012--- Testing [%s] ---", v0x5896c1f2d0c0_0 {0 0 0};
    %vpi_call/w 4 147 "$display", "Virtual Address: 0x%08h", v0x5896c1f2d1a0_0 {0 0 0};
    %load/vec4 v0x5896c1f2d1a0_0;
    %store/vec4 v0x5896c1ea8c20_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x5896c1f09670;
    %join;
    %load/vec4 v0x5896c1ea61c0_0;
    %store/vec4 v0x5896c1f2e070_0, 0, 32;
    %load/vec4 v0x5896c1f2e070_0;
    %load/vec4 v0x5896c1f2cfc0_0;
    %cmp/ne;
    %jmp/0xz  T_3.24, 6;
    %vpi_call/w 4 150 "$display", "ERROR [%s]: Translation mismatch", v0x5896c1f2d0c0_0 {0 0 0};
    %vpi_call/w 4 151 "$display", "  VAddr:    0x%08h", v0x5896c1f2d1a0_0 {0 0 0};
    %vpi_call/w 4 152 "$display", "  Expected: 0x%08h", v0x5896c1f2cfc0_0 {0 0 0};
    %vpi_call/w 4 153 "$display", "  Got:      0x%08h", v0x5896c1f2e070_0 {0 0 0};
    %load/vec4 v0x5896c1f2e200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2e200_0, 0, 32;
    %jmp T_3.25;
T_3.24 ;
    %vpi_call/w 4 156 "$display", "PASS [%s]: vaddr=0x%08h -> pte=0x%08h", v0x5896c1f2d0c0_0, v0x5896c1f2d1a0_0, v0x5896c1f2e070_0 {0 0 0};
    %load/vec4 v0x5896c1f2e2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2e2a0_0, 0, 32;
T_3.25 ;
    %end;
S_0x5896c1ef7110 .scope module, "tlb" "tlb" 7 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req_valid_i";
    .port_info 3 /OUTPUT 1 "req_ready_o";
    .port_info 4 /INPUT 32 "vaddr_i";
    .port_info 5 /INPUT 1 "access_type_i";
    .port_info 6 /OUTPUT 1 "resp_valid_o";
    .port_info 7 /INPUT 1 "resp_ready_i";
    .port_info 8 /OUTPUT 32 "paddr_o";
    .port_info 9 /OUTPUT 1 "hit_o";
    .port_info 10 /OUTPUT 1 "fault_o";
    .port_info 11 /OUTPUT 1 "ptw_req_valid_o";
    .port_info 12 /INPUT 1 "ptw_req_ready_i";
    .port_info 13 /OUTPUT 32 "ptw_vaddr_o";
    .port_info 14 /INPUT 1 "ptw_resp_valid_i";
    .port_info 15 /OUTPUT 1 "ptw_resp_ready_o";
    .port_info 16 /INPUT 32 "ptw_pte_i";
L_0x5896c1f500a0 .functor AND 1, v0x5896c1f2eba0_0, L_0x5896c1f51240, C4<1>, C4<1>;
L_0x5896c1f50140 .functor AND 1, L_0x5896c1f500a0, L_0x5896c1f4fdb0, C4<1>, C4<1>;
v0x5896c1f36af0_0 .array/port v0x5896c1f36af0, 0;
L_0x5896c1f53d80 .functor BUFZ 1, v0x5896c1f36af0_0, C4<0>, C4<0>, C4<0>;
v0x5896c1f36af0_1 .array/port v0x5896c1f36af0, 1;
L_0x5896c1f53e90 .functor BUFZ 1, v0x5896c1f36af0_1, C4<0>, C4<0>, C4<0>;
v0x5896c1f36af0_2 .array/port v0x5896c1f36af0, 2;
L_0x5896c1f54070 .functor BUFZ 1, v0x5896c1f36af0_2, C4<0>, C4<0>, C4<0>;
v0x5896c1f36af0_3 .array/port v0x5896c1f36af0, 3;
L_0x5896c1f54180 .functor BUFZ 1, v0x5896c1f36af0_3, C4<0>, C4<0>, C4<0>;
v0x5896c1f36c10_0 .array/port v0x5896c1f36c10, 0;
L_0x5896c1f54370 .functor BUFZ 20, v0x5896c1f36c10_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5896c1f36c10_1 .array/port v0x5896c1f36c10, 1;
L_0x5896c1f54480 .functor BUFZ 20, v0x5896c1f36c10_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5896c1f36c10_2 .array/port v0x5896c1f36c10, 2;
L_0x5896c1f54680 .functor BUFZ 20, v0x5896c1f36c10_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5896c1f36c10_3 .array/port v0x5896c1f36c10, 3;
L_0x5896c1f54790 .functor BUFZ 20, v0x5896c1f36c10_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5896c1f368c0_0 .array/port v0x5896c1f368c0, 0;
L_0x5896c1f549a0 .functor BUFZ 20, v0x5896c1f368c0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5896c1f368c0_1 .array/port v0x5896c1f368c0, 1;
L_0x5896c1f54ab0 .functor BUFZ 20, v0x5896c1f368c0_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5896c1f368c0_2 .array/port v0x5896c1f368c0, 2;
L_0x5896c1f54cd0 .functor BUFZ 20, v0x5896c1f368c0_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5896c1f368c0_3 .array/port v0x5896c1f368c0, 3;
L_0x5896c1f54de0 .functor BUFZ 20, v0x5896c1f368c0_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5896c1f36750_0 .array/port v0x5896c1f36750, 0;
L_0x5896c1f55010 .functor BUFZ 2, v0x5896c1f36750_0, C4<00>, C4<00>, C4<00>;
v0x5896c1f36750_1 .array/port v0x5896c1f36750, 1;
L_0x5896c1f55120 .functor BUFZ 2, v0x5896c1f36750_1, C4<00>, C4<00>, C4<00>;
v0x5896c1f36750_2 .array/port v0x5896c1f36750, 2;
L_0x5896c1f54ef0 .functor BUFZ 2, v0x5896c1f36750_2, C4<00>, C4<00>, C4<00>;
v0x5896c1f36750_3 .array/port v0x5896c1f36750, 3;
L_0x5896c1f55360 .functor BUFZ 2, v0x5896c1f36750_3, C4<00>, C4<00>, C4<00>;
v0x5896c1f365e0_0 .array/port v0x5896c1f365e0, 0;
L_0x5896c1f555b0 .functor BUFZ 4, v0x5896c1f365e0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5896c1f365e0_1 .array/port v0x5896c1f365e0, 1;
L_0x5896c1f55670 .functor BUFZ 4, v0x5896c1f365e0_1, C4<0000>, C4<0000>, C4<0000>;
v0x5896c1f365e0_2 .array/port v0x5896c1f365e0, 2;
L_0x5896c1f55880 .functor BUFZ 4, v0x5896c1f365e0_2, C4<0000>, C4<0000>, C4<0000>;
v0x5896c1f365e0_3 .array/port v0x5896c1f365e0, 3;
L_0x5896c1f55940 .functor BUFZ 4, v0x5896c1f365e0_3, C4<0000>, C4<0000>, C4<0000>;
v0x5896c1f3ad40_0 .net *"_ivl_21", 0 0, L_0x5896c1f500a0;  1 drivers
v0x5896c1f3ae20_0 .net *"_ivl_23", 0 0, L_0x5896c1f4fdb0;  1 drivers
v0x5896c1f3aee0_0 .net *"_ivl_26", 3 0, L_0x5896c1f502f0;  1 drivers
v0x5896c1f3afd0_0 .net *"_ivl_28", 3 0, L_0x5896c1f50390;  1 drivers
L_0x7fbba2050258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5896c1f3b0b0_0 .net *"_ivl_31", 1 0, L_0x7fbba2050258;  1 drivers
L_0x7fbba20502a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5896c1f3b1e0_0 .net/2u *"_ivl_32", 3 0, L_0x7fbba20502a0;  1 drivers
o0x7fbba209ffd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5896c1f3b2c0_0 .net "access_type_i", 0 0, o0x7fbba209ffd8;  0 drivers
v0x5896c1f3b380_0 .var "access_type_reg", 0 0;
o0x7fbba209a038 .functor BUFZ 1, C4<z>; HiZ drive
v0x5896c1f3b420_0 .net "clk", 0 0, o0x7fbba209a038;  0 drivers
v0x5896c1f3b4c0_0 .var "fault_o", 0 0;
v0x5896c1f3b560_0 .net "hit", 0 0, L_0x5896c1f51240;  1 drivers
v0x5896c1f3b650_0 .var "hit_o", 0 0;
v0x5896c1f3b710_0 .net "hit_perms", 1 0, L_0x5896c1f532a0;  1 drivers
v0x5896c1f3b7d0_0 .net "hit_ppn", 19 0, L_0x5896c1f52290;  1 drivers
v0x5896c1f3b870_0 .net "hit_way", 1 0, L_0x5896c1f51c90;  1 drivers
v0x5896c1f3b960_0 .net "lookup_en", 0 0, v0x5896c1f2eb00_0;  1 drivers
v0x5896c1f3ba00_0 .net "lru_update_en", 0 0, v0x5896c1f2eba0_0;  1 drivers
v0x5896c1f3bbe0_0 .net "max_lru_value", 3 0, v0x5896c1f347b0_0;  1 drivers
v0x5896c1f3bcb0_0 .net "next_state", 2 0, v0x5896c1f2ec60_0;  1 drivers
v0x5896c1f3bd80_0 .var "paddr_o", 31 0;
v0x5896c1f3be20_0 .net "page_offset", 11 0, L_0x5896c1f51090;  1 drivers
v0x5896c1f3bf10_0 .net "perm_fault", 0 0, L_0x5896c1f53cc0;  1 drivers
v0x5896c1f3c000_0 .var "pte_reg", 31 0;
o0x7fbba20a00c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5896c1f3c0c0_0 .net "ptw_pte_i", 31 0, o0x7fbba20a00c8;  0 drivers
o0x7fbba209a158 .functor BUFZ 1, C4<z>; HiZ drive
v0x5896c1f3c1a0_0 .net "ptw_req_ready_i", 0 0, o0x7fbba209a158;  0 drivers
v0x5896c1f3c240_0 .net "ptw_req_valid_o", 0 0, v0x5896c1f2ef10_0;  1 drivers
v0x5896c1f3c310_0 .net "ptw_resp_ready_o", 0 0, v0x5896c1f2efd0_0;  1 drivers
o0x7fbba209a1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5896c1f3c3e0_0 .net "ptw_resp_valid_i", 0 0, o0x7fbba209a1e8;  0 drivers
v0x5896c1f3c4b0_0 .var "ptw_vaddr_o", 31 0;
v0x5896c1f3c550 .array "rd_lru_count", 3 0;
v0x5896c1f3c550_0 .net v0x5896c1f3c550 0, 3 0, v0x5896c1f365e0_0; 1 drivers
v0x5896c1f3c550_1 .net v0x5896c1f3c550 1, 3 0, v0x5896c1f365e0_1; 1 drivers
v0x5896c1f3c550_2 .net v0x5896c1f3c550 2, 3 0, v0x5896c1f365e0_2; 1 drivers
v0x5896c1f3c550_3 .net v0x5896c1f3c550 3, 3 0, v0x5896c1f365e0_3; 1 drivers
v0x5896c1f3c680 .array "rd_perms", 3 0;
v0x5896c1f3c680_0 .net v0x5896c1f3c680 0, 1 0, v0x5896c1f36750_0; 1 drivers
v0x5896c1f3c680_1 .net v0x5896c1f3c680 1, 1 0, v0x5896c1f36750_1; 1 drivers
v0x5896c1f3c680_2 .net v0x5896c1f3c680 2, 1 0, v0x5896c1f36750_2; 1 drivers
v0x5896c1f3c680_3 .net v0x5896c1f3c680 3, 1 0, v0x5896c1f36750_3; 1 drivers
v0x5896c1f3c7f0 .array "rd_ppn", 3 0;
v0x5896c1f3c7f0_0 .net v0x5896c1f3c7f0 0, 19 0, v0x5896c1f368c0_0; 1 drivers
v0x5896c1f3c7f0_1 .net v0x5896c1f3c7f0 1, 19 0, v0x5896c1f368c0_1; 1 drivers
v0x5896c1f3c7f0_2 .net v0x5896c1f3c7f0 2, 19 0, v0x5896c1f368c0_2; 1 drivers
v0x5896c1f3c7f0_3 .net v0x5896c1f3c7f0 3, 19 0, v0x5896c1f368c0_3; 1 drivers
v0x5896c1f3c960 .array "rd_valid", 3 0;
v0x5896c1f3c960_0 .net v0x5896c1f3c960 0, 0 0, v0x5896c1f36af0_0; 1 drivers
v0x5896c1f3c960_1 .net v0x5896c1f3c960 1, 0 0, v0x5896c1f36af0_1; 1 drivers
v0x5896c1f3c960_2 .net v0x5896c1f3c960 2, 0 0, v0x5896c1f36af0_2; 1 drivers
v0x5896c1f3c960_3 .net v0x5896c1f3c960 3, 0 0, v0x5896c1f36af0_3; 1 drivers
v0x5896c1f3ccc0 .array "rd_vpn", 3 0;
v0x5896c1f3ccc0_0 .net v0x5896c1f3ccc0 0, 19 0, v0x5896c1f36c10_0; 1 drivers
v0x5896c1f3ccc0_1 .net v0x5896c1f3ccc0 1, 19 0, v0x5896c1f36c10_1; 1 drivers
v0x5896c1f3ccc0_2 .net v0x5896c1f3ccc0 2, 19 0, v0x5896c1f36c10_2; 1 drivers
v0x5896c1f3ccc0_3 .net v0x5896c1f3ccc0 3, 19 0, v0x5896c1f36c10_3; 1 drivers
v0x5896c1f3ce30_0 .net "replace_way", 1 0, v0x5896c1f34980_0;  1 drivers
v0x5896c1f3cf20_0 .net "req_ready_o", 0 0, v0x5896c1f2f150_0;  1 drivers
o0x7fbba209a248 .functor BUFZ 1, C4<z>; HiZ drive
v0x5896c1f3cff0_0 .net "req_valid_i", 0 0, o0x7fbba209a248;  0 drivers
o0x7fbba209a278 .functor BUFZ 1, C4<z>; HiZ drive
v0x5896c1f3d0c0_0 .net "resp_ready_i", 0 0, o0x7fbba209a278;  0 drivers
v0x5896c1f3d190_0 .net "resp_valid_o", 0 0, v0x5896c1f2f390_0;  1 drivers
o0x7fbba209a2d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5896c1f3d260_0 .net "rst", 0 0, o0x7fbba209a2d8;  0 drivers
v0x5896c1f3d350_0 .net "set_index", 3 0, L_0x5896c1f50ff0;  1 drivers
v0x5896c1f3d3f0_0 .net "state", 2 0, v0x5896c1f2f510_0;  1 drivers
v0x5896c1f3d490_0 .net "update_en", 0 0, v0x5896c1f2f5f0_0;  1 drivers
o0x7fbba20a04e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5896c1f3d560_0 .net "vaddr_i", 31 0, o0x7fbba20a04e8;  0 drivers
v0x5896c1f3d600_0 .var "vaddr_reg", 31 0;
v0x5896c1f3d6d0_0 .net "vpn", 19 0, L_0x5896c1f50f00;  1 drivers
v0x5896c1f3d7a0_0 .var "wr_en", 0 0;
v0x5896c1f3d870_0 .var "wr_lru_count", 3 0;
v0x5896c1f3d940_0 .var "wr_perms", 1 0;
v0x5896c1f3da10_0 .var "wr_ppn", 19 0;
v0x5896c1f3dae0_0 .var "wr_valid", 0 0;
v0x5896c1f3dbb0_0 .var "wr_vpn", 19 0;
v0x5896c1f3dc80_0 .var "wr_way", 1 0;
L_0x5896c1f4fdb0 .reduce/nor L_0x5896c1f53cc0;
L_0x5896c1f502f0 .array/port v0x5896c1f3c550, L_0x5896c1f50390;
L_0x5896c1f50390 .concat [ 2 2 0 0], L_0x5896c1f51c90, L_0x7fbba2050258;
L_0x5896c1f504d0 .arith/sum 4, L_0x5896c1f502f0, L_0x7fbba20502a0;
S_0x5896c1f2e500 .scope module, "controller" "tlb_controller" 7 74, 8 177 0, S_0x5896c1ef7110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req_valid_i";
    .port_info 3 /INPUT 1 "resp_ready_i";
    .port_info 4 /OUTPUT 1 "req_ready_o";
    .port_info 5 /OUTPUT 1 "resp_valid_o";
    .port_info 6 /INPUT 1 "ptw_req_ready_i";
    .port_info 7 /INPUT 1 "ptw_resp_valid_i";
    .port_info 8 /OUTPUT 1 "ptw_req_valid_o";
    .port_info 9 /OUTPUT 1 "ptw_resp_ready_o";
    .port_info 10 /INPUT 1 "hit";
    .port_info 11 /INPUT 1 "perm_fault";
    .port_info 12 /OUTPUT 1 "lookup_en";
    .port_info 13 /OUTPUT 1 "update_en";
    .port_info 14 /OUTPUT 1 "lru_update_en";
    .port_info 15 /OUTPUT 3 "state";
    .port_info 16 /OUTPUT 3 "next_state";
v0x5896c1f2e960_0 .net "clk", 0 0, o0x7fbba209a038;  alias, 0 drivers
v0x5896c1f2ea40_0 .net "hit", 0 0, L_0x5896c1f51240;  alias, 1 drivers
v0x5896c1f2eb00_0 .var "lookup_en", 0 0;
v0x5896c1f2eba0_0 .var "lru_update_en", 0 0;
v0x5896c1f2ec60_0 .var "next_state", 2 0;
v0x5896c1f2ed90_0 .net "perm_fault", 0 0, L_0x5896c1f53cc0;  alias, 1 drivers
v0x5896c1f2ee50_0 .net "ptw_req_ready_i", 0 0, o0x7fbba209a158;  alias, 0 drivers
v0x5896c1f2ef10_0 .var "ptw_req_valid_o", 0 0;
v0x5896c1f2efd0_0 .var "ptw_resp_ready_o", 0 0;
v0x5896c1f2f090_0 .net "ptw_resp_valid_i", 0 0, o0x7fbba209a1e8;  alias, 0 drivers
v0x5896c1f2f150_0 .var "req_ready_o", 0 0;
v0x5896c1f2f210_0 .net "req_valid_i", 0 0, o0x7fbba209a248;  alias, 0 drivers
v0x5896c1f2f2d0_0 .net "resp_ready_i", 0 0, o0x7fbba209a278;  alias, 0 drivers
v0x5896c1f2f390_0 .var "resp_valid_o", 0 0;
v0x5896c1f2f450_0 .net "rst", 0 0, o0x7fbba209a2d8;  alias, 0 drivers
v0x5896c1f2f510_0 .var "state", 2 0;
v0x5896c1f2f5f0_0 .var "update_en", 0 0;
E_0x5896c1f143e0 .event posedge, v0x5896c1f2e960_0;
E_0x5896c1f2e8e0/0 .event edge, v0x5896c1f2f510_0, v0x5896c1f2f210_0, v0x5896c1f2ea40_0, v0x5896c1f2ed90_0;
E_0x5896c1f2e8e0/1 .event edge, v0x5896c1f2ee50_0, v0x5896c1f2f090_0, v0x5896c1f2f2d0_0;
E_0x5896c1f2e8e0 .event/or E_0x5896c1f2e8e0/0, E_0x5896c1f2e8e0/1;
S_0x5896c1f2f9e0 .scope module, "lookup" "tlb_lookup" 7 119, 9 6 0, S_0x5896c1ef7110;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "vaddr";
    .port_info 1 /INPUT 1 "access_type";
    .port_info 2 /INPUT 4 "tlb_valid";
    .port_info 3 /INPUT 80 "tlb_vpn";
    .port_info 4 /INPUT 80 "tlb_ppn";
    .port_info 5 /INPUT 8 "tlb_perms";
    .port_info 6 /OUTPUT 20 "vpn";
    .port_info 7 /OUTPUT 4 "set_index";
    .port_info 8 /OUTPUT 12 "page_offset";
    .port_info 9 /OUTPUT 1 "hit";
    .port_info 10 /OUTPUT 2 "hit_way";
    .port_info 11 /OUTPUT 20 "hit_ppn";
    .port_info 12 /OUTPUT 2 "hit_perms";
    .port_info 13 /OUTPUT 1 "perm_fault";
L_0x7fbba20504e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5896c1f51b30 .functor XNOR 1, v0x5896c1f3b380_0, L_0x7fbba20504e0, C4<0>, C4<0>;
L_0x5896c1f53760 .functor AND 1, L_0x5896c1f51b30, L_0x5896c1f53670, C4<1>, C4<1>;
L_0x7fbba2050528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5896c1f53870 .functor XNOR 1, v0x5896c1f3b380_0, L_0x7fbba2050528, C4<0>, C4<0>;
L_0x5896c1f53b80 .functor AND 1, L_0x5896c1f53870, L_0x5896c1f53ae0, C4<1>, C4<1>;
L_0x5896c1f53cc0 .functor OR 1, L_0x5896c1f53760, L_0x5896c1f53b80, C4<0>, C4<0>;
v0x5896c1f30e50_0 .net *"_ivl_102", 0 0, L_0x5896c1f53930;  1 drivers
v0x5896c1f30f50_0 .net *"_ivl_104", 0 0, L_0x5896c1f53ae0;  1 drivers
v0x5896c1f31010_0 .net *"_ivl_106", 0 0, L_0x5896c1f53b80;  1 drivers
v0x5896c1f310b0_0 .net *"_ivl_18", 0 0, L_0x5896c1f51370;  1 drivers
L_0x7fbba20502e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5896c1f31190_0 .net/2u *"_ivl_19", 1 0, L_0x7fbba20502e8;  1 drivers
v0x5896c1f312c0_0 .net *"_ivl_22", 0 0, L_0x5896c1f51450;  1 drivers
L_0x7fbba2050330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5896c1f313a0_0 .net/2u *"_ivl_23", 1 0, L_0x7fbba2050330;  1 drivers
v0x5896c1f31480_0 .net *"_ivl_26", 0 0, L_0x5896c1f51580;  1 drivers
L_0x7fbba2050378 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5896c1f31560_0 .net/2u *"_ivl_27", 1 0, L_0x7fbba2050378;  1 drivers
v0x5896c1f31640_0 .net *"_ivl_30", 0 0, L_0x5896c1f516a0;  1 drivers
L_0x7fbba20503c0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5896c1f31720_0 .net/2u *"_ivl_31", 1 0, L_0x7fbba20503c0;  1 drivers
L_0x7fbba2050408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5896c1f31800_0 .net/2u *"_ivl_33", 1 0, L_0x7fbba2050408;  1 drivers
v0x5896c1f318e0_0 .net *"_ivl_35", 1 0, L_0x5896c1f517d0;  1 drivers
v0x5896c1f319c0_0 .net *"_ivl_37", 1 0, L_0x5896c1f51900;  1 drivers
v0x5896c1f31aa0_0 .net *"_ivl_39", 1 0, L_0x5896c1f51a90;  1 drivers
v0x5896c1f31b80_0 .net *"_ivl_44", 0 0, L_0x5896c1f51e60;  1 drivers
v0x5896c1f31c60_0 .net *"_ivl_47", 0 0, L_0x5896c1f51f80;  1 drivers
v0x5896c1f31e50_0 .net *"_ivl_50", 0 0, L_0x5896c1f52020;  1 drivers
v0x5896c1f31f30_0 .net *"_ivl_53", 0 0, L_0x5896c1f52150;  1 drivers
L_0x7fbba2050450 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5896c1f32010_0 .net/2u *"_ivl_55", 19 0, L_0x7fbba2050450;  1 drivers
v0x5896c1f320f0_0 .net *"_ivl_57", 19 0, L_0x5896c1f521f0;  1 drivers
v0x5896c1f321d0_0 .net *"_ivl_59", 19 0, L_0x5896c1f523d0;  1 drivers
v0x5896c1f322b0_0 .net *"_ivl_61", 19 0, L_0x5896c1f52510;  1 drivers
v0x5896c1f32390_0 .net *"_ivl_66", 0 0, L_0x5896c1f527f0;  1 drivers
v0x5896c1f32470_0 .net *"_ivl_69", 0 0, L_0x5896c1f52950;  1 drivers
v0x5896c1f32550_0 .net *"_ivl_72", 0 0, L_0x5896c1f529f0;  1 drivers
v0x5896c1f32630_0 .net *"_ivl_75", 0 0, L_0x5896c1f52b60;  1 drivers
L_0x7fbba2050498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5896c1f32710_0 .net/2u *"_ivl_77", 1 0, L_0x7fbba2050498;  1 drivers
v0x5896c1f327f0_0 .net *"_ivl_79", 1 0, L_0x5896c1f52d10;  1 drivers
v0x5896c1f328d0_0 .net *"_ivl_81", 1 0, L_0x5896c1f52f30;  1 drivers
v0x5896c1f329b0_0 .net *"_ivl_83", 1 0, L_0x5896c1f53070;  1 drivers
v0x5896c1f32a90_0 .net/2u *"_ivl_87", 0 0, L_0x7fbba20504e0;  1 drivers
v0x5896c1f32b70_0 .net *"_ivl_89", 0 0, L_0x5896c1f51b30;  1 drivers
v0x5896c1f32e40_0 .net *"_ivl_92", 0 0, L_0x5896c1f534d0;  1 drivers
v0x5896c1f32f20_0 .net *"_ivl_94", 0 0, L_0x5896c1f53670;  1 drivers
v0x5896c1f32fe0_0 .net *"_ivl_96", 0 0, L_0x5896c1f53760;  1 drivers
v0x5896c1f330a0_0 .net/2u *"_ivl_97", 0 0, L_0x7fbba2050528;  1 drivers
v0x5896c1f33180_0 .net *"_ivl_99", 0 0, L_0x5896c1f53870;  1 drivers
v0x5896c1f33240_0 .net "access_type", 0 0, v0x5896c1f3b380_0;  1 drivers
v0x5896c1f33300_0 .net "hit", 0 0, L_0x5896c1f51240;  alias, 1 drivers
v0x5896c1f333a0_0 .net "hit_perms", 1 0, L_0x5896c1f532a0;  alias, 1 drivers
v0x5896c1f33460_0 .net "hit_ppn", 19 0, L_0x5896c1f52290;  alias, 1 drivers
v0x5896c1f33540_0 .net "hit_way", 1 0, L_0x5896c1f51c90;  alias, 1 drivers
v0x5896c1f33620_0 .net "match", 3 0, L_0x5896c1f50b90;  1 drivers
v0x5896c1f33700_0 .net "page_offset", 11 0, L_0x5896c1f51090;  alias, 1 drivers
v0x5896c1f337e0_0 .net "perm_fault", 0 0, L_0x5896c1f53cc0;  alias, 1 drivers
v0x5896c1f338b0_0 .net "set_index", 3 0, L_0x5896c1f50ff0;  alias, 1 drivers
v0x5896c1f33970 .array "tlb_perms", 3 0;
v0x5896c1f33970_0 .net v0x5896c1f33970 0, 1 0, L_0x5896c1f55010; 1 drivers
v0x5896c1f33970_1 .net v0x5896c1f33970 1, 1 0, L_0x5896c1f55120; 1 drivers
v0x5896c1f33970_2 .net v0x5896c1f33970 2, 1 0, L_0x5896c1f54ef0; 1 drivers
v0x5896c1f33970_3 .net v0x5896c1f33970 3, 1 0, L_0x5896c1f55360; 1 drivers
v0x5896c1f33ae0 .array "tlb_ppn", 3 0;
v0x5896c1f33ae0_0 .net v0x5896c1f33ae0 0, 19 0, L_0x5896c1f549a0; 1 drivers
v0x5896c1f33ae0_1 .net v0x5896c1f33ae0 1, 19 0, L_0x5896c1f54ab0; 1 drivers
v0x5896c1f33ae0_2 .net v0x5896c1f33ae0 2, 19 0, L_0x5896c1f54cd0; 1 drivers
v0x5896c1f33ae0_3 .net v0x5896c1f33ae0 3, 19 0, L_0x5896c1f54de0; 1 drivers
v0x5896c1f33c50 .array "tlb_valid", 3 0;
v0x5896c1f33c50_0 .net v0x5896c1f33c50 0, 0 0, L_0x5896c1f53d80; 1 drivers
v0x5896c1f33c50_1 .net v0x5896c1f33c50 1, 0 0, L_0x5896c1f53e90; 1 drivers
v0x5896c1f33c50_2 .net v0x5896c1f33c50 2, 0 0, L_0x5896c1f54070; 1 drivers
v0x5896c1f33c50_3 .net v0x5896c1f33c50 3, 0 0, L_0x5896c1f54180; 1 drivers
v0x5896c1f33da0 .array "tlb_vpn", 3 0;
v0x5896c1f33da0_0 .net v0x5896c1f33da0 0, 19 0, L_0x5896c1f54370; 1 drivers
v0x5896c1f33da0_1 .net v0x5896c1f33da0 1, 19 0, L_0x5896c1f54480; 1 drivers
v0x5896c1f33da0_2 .net v0x5896c1f33da0 2, 19 0, L_0x5896c1f54680; 1 drivers
v0x5896c1f33da0_3 .net v0x5896c1f33da0 3, 19 0, L_0x5896c1f54790; 1 drivers
v0x5896c1f33f10_0 .net "vaddr", 31 0, v0x5896c1f3d600_0;  1 drivers
v0x5896c1f33ff0_0 .net "vpn", 19 0, L_0x5896c1f50f00;  alias, 1 drivers
L_0x5896c1f50b90 .concat8 [ 1 1 1 1], L_0x5896c1f50570, L_0x5896c1f508d0, L_0x5896c1f50ac0, L_0x5896c1f50df0;
L_0x5896c1f50f00 .part v0x5896c1f3d600_0, 12, 20;
L_0x5896c1f50ff0 .part v0x5896c1f3d600_0, 12, 4;
L_0x5896c1f51090 .part v0x5896c1f3d600_0, 0, 12;
L_0x5896c1f51240 .reduce/or L_0x5896c1f50b90;
L_0x5896c1f51370 .part L_0x5896c1f50b90, 0, 1;
L_0x5896c1f51450 .part L_0x5896c1f50b90, 1, 1;
L_0x5896c1f51580 .part L_0x5896c1f50b90, 2, 1;
L_0x5896c1f516a0 .part L_0x5896c1f50b90, 3, 1;
L_0x5896c1f517d0 .functor MUXZ 2, L_0x7fbba2050408, L_0x7fbba20503c0, L_0x5896c1f516a0, C4<>;
L_0x5896c1f51900 .functor MUXZ 2, L_0x5896c1f517d0, L_0x7fbba2050378, L_0x5896c1f51580, C4<>;
L_0x5896c1f51a90 .functor MUXZ 2, L_0x5896c1f51900, L_0x7fbba2050330, L_0x5896c1f51450, C4<>;
L_0x5896c1f51c90 .functor MUXZ 2, L_0x5896c1f51a90, L_0x7fbba20502e8, L_0x5896c1f51370, C4<>;
L_0x5896c1f51e60 .part L_0x5896c1f50b90, 0, 1;
L_0x5896c1f51f80 .part L_0x5896c1f50b90, 1, 1;
L_0x5896c1f52020 .part L_0x5896c1f50b90, 2, 1;
L_0x5896c1f52150 .part L_0x5896c1f50b90, 3, 1;
L_0x5896c1f521f0 .functor MUXZ 20, L_0x7fbba2050450, L_0x5896c1f54de0, L_0x5896c1f52150, C4<>;
L_0x5896c1f523d0 .functor MUXZ 20, L_0x5896c1f521f0, L_0x5896c1f54cd0, L_0x5896c1f52020, C4<>;
L_0x5896c1f52510 .functor MUXZ 20, L_0x5896c1f523d0, L_0x5896c1f54ab0, L_0x5896c1f51f80, C4<>;
L_0x5896c1f52290 .functor MUXZ 20, L_0x5896c1f52510, L_0x5896c1f549a0, L_0x5896c1f51e60, C4<>;
L_0x5896c1f527f0 .part L_0x5896c1f50b90, 0, 1;
L_0x5896c1f52950 .part L_0x5896c1f50b90, 1, 1;
L_0x5896c1f529f0 .part L_0x5896c1f50b90, 2, 1;
L_0x5896c1f52b60 .part L_0x5896c1f50b90, 3, 1;
L_0x5896c1f52d10 .functor MUXZ 2, L_0x7fbba2050498, L_0x5896c1f55360, L_0x5896c1f52b60, C4<>;
L_0x5896c1f52f30 .functor MUXZ 2, L_0x5896c1f52d10, L_0x5896c1f54ef0, L_0x5896c1f529f0, C4<>;
L_0x5896c1f53070 .functor MUXZ 2, L_0x5896c1f52f30, L_0x5896c1f55120, L_0x5896c1f52950, C4<>;
L_0x5896c1f532a0 .functor MUXZ 2, L_0x5896c1f53070, L_0x5896c1f55010, L_0x5896c1f527f0, C4<>;
L_0x5896c1f534d0 .part L_0x5896c1f532a0, 0, 1;
L_0x5896c1f53670 .reduce/nor L_0x5896c1f534d0;
L_0x5896c1f53930 .part L_0x5896c1f532a0, 1, 1;
L_0x5896c1f53ae0 .reduce/nor L_0x5896c1f53930;
S_0x5896c1f2fcf0 .scope generate, "match_gen[0]" "match_gen[0]" 9 36, 9 36 0, S_0x5896c1f2f9e0;
 .timescale 0 0;
P_0x5896c1f2fef0 .param/l "i" 0 9 36, +C4<00>;
L_0x5896c1f50570 .functor AND 1, L_0x5896c1f53d80, L_0x5896c1f50690, C4<1>, C4<1>;
v0x5896c1f2ffd0_0 .net *"_ivl_2", 0 0, L_0x5896c1f50690;  1 drivers
v0x5896c1f30090_0 .net *"_ivl_5", 0 0, L_0x5896c1f50570;  1 drivers
L_0x5896c1f50690 .cmp/eq 20, L_0x5896c1f54370, L_0x5896c1f50f00;
S_0x5896c1f30150 .scope generate, "match_gen[1]" "match_gen[1]" 9 36, 9 36 0, S_0x5896c1f2f9e0;
 .timescale 0 0;
P_0x5896c1f30370 .param/l "i" 0 9 36, +C4<01>;
L_0x5896c1f508d0 .functor AND 1, L_0x5896c1f53e90, L_0x5896c1f50800, C4<1>, C4<1>;
v0x5896c1f30430_0 .net *"_ivl_2", 0 0, L_0x5896c1f50800;  1 drivers
v0x5896c1f304f0_0 .net *"_ivl_5", 0 0, L_0x5896c1f508d0;  1 drivers
L_0x5896c1f50800 .cmp/eq 20, L_0x5896c1f54480, L_0x5896c1f50f00;
S_0x5896c1f305b0 .scope generate, "match_gen[2]" "match_gen[2]" 9 36, 9 36 0, S_0x5896c1f2f9e0;
 .timescale 0 0;
P_0x5896c1f307b0 .param/l "i" 0 9 36, +C4<010>;
L_0x5896c1f50ac0 .functor AND 1, L_0x5896c1f54070, L_0x5896c1f509f0, C4<1>, C4<1>;
v0x5896c1f30870_0 .net *"_ivl_2", 0 0, L_0x5896c1f509f0;  1 drivers
v0x5896c1f30930_0 .net *"_ivl_5", 0 0, L_0x5896c1f50ac0;  1 drivers
L_0x5896c1f509f0 .cmp/eq 20, L_0x5896c1f54680, L_0x5896c1f50f00;
S_0x5896c1f309f0 .scope generate, "match_gen[3]" "match_gen[3]" 9 36, 9 36 0, S_0x5896c1f2f9e0;
 .timescale 0 0;
P_0x5896c1f30bf0 .param/l "i" 0 9 36, +C4<011>;
L_0x5896c1f50df0 .functor AND 1, L_0x5896c1f54180, L_0x5896c1f50d50, C4<1>, C4<1>;
v0x5896c1f30cd0_0 .net *"_ivl_2", 0 0, L_0x5896c1f50d50;  1 drivers
v0x5896c1f30d90_0 .net *"_ivl_5", 0 0, L_0x5896c1f50df0;  1 drivers
L_0x5896c1f50d50 .cmp/eq 20, L_0x5896c1f54790, L_0x5896c1f50f00;
S_0x5896c1f34290 .scope module, "lru" "tlb_lru" 7 137, 10 6 0, S_0x5896c1ef7110;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "lru_count";
    .port_info 1 /OUTPUT 2 "replace_way";
    .port_info 2 /OUTPUT 4 "max_lru_value";
v0x5896c1f34540_0 .var/i "i", 31 0;
v0x5896c1f34640 .array "lru_count", 3 0;
v0x5896c1f34640_0 .net v0x5896c1f34640 0, 3 0, L_0x5896c1f555b0; 1 drivers
v0x5896c1f34640_1 .net v0x5896c1f34640 1, 3 0, L_0x5896c1f55670; 1 drivers
v0x5896c1f34640_2 .net v0x5896c1f34640 2, 3 0, L_0x5896c1f55880; 1 drivers
v0x5896c1f34640_3 .net v0x5896c1f34640 3, 3 0, L_0x5896c1f55940; 1 drivers
v0x5896c1f347b0_0 .var "max_lru_value", 3 0;
v0x5896c1f348a0_0 .var "min_lru_value", 3 0;
v0x5896c1f34980_0 .var "replace_way", 1 0;
E_0x5896c1f344a0/0 .event edge, v0x5896c1f34640_0, v0x5896c1f34640_1, v0x5896c1f34640_2, v0x5896c1f34640_3;
E_0x5896c1f344a0/1 .event edge, v0x5896c1f348a0_0, v0x5896c1f347b0_0;
E_0x5896c1f344a0 .event/or E_0x5896c1f344a0/0, E_0x5896c1f344a0/1;
S_0x5896c1f34b30 .scope module, "storage" "tlb_storage" 7 95, 11 6 0, S_0x5896c1ef7110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "rd_set_index";
    .port_info 3 /OUTPUT 4 "rd_valid";
    .port_info 4 /OUTPUT 80 "rd_vpn";
    .port_info 5 /OUTPUT 80 "rd_ppn";
    .port_info 6 /OUTPUT 8 "rd_perms";
    .port_info 7 /OUTPUT 16 "rd_lru_count";
    .port_info 8 /INPUT 1 "wr_en";
    .port_info 9 /INPUT 4 "wr_set_index";
    .port_info 10 /INPUT 2 "wr_way";
    .port_info 11 /INPUT 1 "wr_valid";
    .port_info 12 /INPUT 20 "wr_vpn";
    .port_info 13 /INPUT 20 "wr_ppn";
    .port_info 14 /INPUT 2 "wr_perms";
    .port_info 15 /INPUT 4 "wr_lru_count";
    .port_info 16 /INPUT 1 "lru_update_en";
    .port_info 17 /INPUT 4 "lru_set_index";
    .port_info 18 /INPUT 2 "lru_way";
    .port_info 19 /INPUT 4 "lru_value";
v0x5896c1f360f0_0 .net "clk", 0 0, o0x7fbba209a038;  alias, 0 drivers
v0x5896c1f361b0_0 .net "lru_set_index", 3 0, L_0x5896c1f50ff0;  alias, 1 drivers
v0x5896c1f36280_0 .net "lru_update_en", 0 0, L_0x5896c1f50140;  1 drivers
v0x5896c1f36350_0 .net "lru_value", 3 0, L_0x5896c1f504d0;  1 drivers
v0x5896c1f36410_0 .net "lru_way", 1 0, L_0x5896c1f51c90;  alias, 1 drivers
v0x5896c1f36520_0 .var/i "r", 31 0;
v0x5896c1f365e0 .array "rd_lru_count", 3 0, 3 0;
v0x5896c1f36750 .array "rd_perms", 3 0, 1 0;
v0x5896c1f368c0 .array "rd_ppn", 3 0, 19 0;
v0x5896c1f36a30_0 .net "rd_set_index", 3 0, L_0x5896c1f50ff0;  alias, 1 drivers
v0x5896c1f36af0 .array "rd_valid", 3 0, 0 0;
v0x5896c1f36c10 .array "rd_vpn", 3 0, 19 0;
v0x5896c1f36d80_0 .net "rst", 0 0, o0x7fbba209a2d8;  alias, 0 drivers
v0x5896c1f36e50 .array "tlb_lru_count", 63 0, 3 0;
v0x5896c1f37900 .array "tlb_perms", 63 0, 1 0;
v0x5896c1f383d0 .array "tlb_ppn", 63 0, 19 0;
v0x5896c1f38ea0 .array "tlb_valid", 63 0, 0 0;
v0x5896c1f39950 .array "tlb_vpn", 63 0, 19 0;
v0x5896c1f3a420_0 .net "wr_en", 0 0, v0x5896c1f3d7a0_0;  1 drivers
v0x5896c1f3a4e0_0 .net "wr_lru_count", 3 0, v0x5896c1f3d870_0;  1 drivers
v0x5896c1f3a5c0_0 .net "wr_perms", 1 0, v0x5896c1f3d940_0;  1 drivers
v0x5896c1f3a6a0_0 .net "wr_ppn", 19 0, v0x5896c1f3da10_0;  1 drivers
v0x5896c1f3a780_0 .net "wr_set_index", 3 0, L_0x5896c1f50ff0;  alias, 1 drivers
v0x5896c1f3a840_0 .net "wr_valid", 0 0, v0x5896c1f3dae0_0;  1 drivers
v0x5896c1f3a900_0 .net "wr_vpn", 19 0, v0x5896c1f3dbb0_0;  1 drivers
v0x5896c1f3a9e0_0 .net "wr_way", 1 0, v0x5896c1f3dc80_0;  1 drivers
v0x5896c1f38ea0_0 .array/port v0x5896c1f38ea0, 0;
v0x5896c1f38ea0_1 .array/port v0x5896c1f38ea0, 1;
v0x5896c1f38ea0_2 .array/port v0x5896c1f38ea0, 2;
E_0x5896c1f34f00/0 .event edge, v0x5896c1f338b0_0, v0x5896c1f38ea0_0, v0x5896c1f38ea0_1, v0x5896c1f38ea0_2;
v0x5896c1f38ea0_3 .array/port v0x5896c1f38ea0, 3;
v0x5896c1f38ea0_4 .array/port v0x5896c1f38ea0, 4;
v0x5896c1f38ea0_5 .array/port v0x5896c1f38ea0, 5;
v0x5896c1f38ea0_6 .array/port v0x5896c1f38ea0, 6;
E_0x5896c1f34f00/1 .event edge, v0x5896c1f38ea0_3, v0x5896c1f38ea0_4, v0x5896c1f38ea0_5, v0x5896c1f38ea0_6;
v0x5896c1f38ea0_7 .array/port v0x5896c1f38ea0, 7;
v0x5896c1f38ea0_8 .array/port v0x5896c1f38ea0, 8;
v0x5896c1f38ea0_9 .array/port v0x5896c1f38ea0, 9;
v0x5896c1f38ea0_10 .array/port v0x5896c1f38ea0, 10;
E_0x5896c1f34f00/2 .event edge, v0x5896c1f38ea0_7, v0x5896c1f38ea0_8, v0x5896c1f38ea0_9, v0x5896c1f38ea0_10;
v0x5896c1f38ea0_11 .array/port v0x5896c1f38ea0, 11;
v0x5896c1f38ea0_12 .array/port v0x5896c1f38ea0, 12;
v0x5896c1f38ea0_13 .array/port v0x5896c1f38ea0, 13;
v0x5896c1f38ea0_14 .array/port v0x5896c1f38ea0, 14;
E_0x5896c1f34f00/3 .event edge, v0x5896c1f38ea0_11, v0x5896c1f38ea0_12, v0x5896c1f38ea0_13, v0x5896c1f38ea0_14;
v0x5896c1f38ea0_15 .array/port v0x5896c1f38ea0, 15;
v0x5896c1f38ea0_16 .array/port v0x5896c1f38ea0, 16;
v0x5896c1f38ea0_17 .array/port v0x5896c1f38ea0, 17;
v0x5896c1f38ea0_18 .array/port v0x5896c1f38ea0, 18;
E_0x5896c1f34f00/4 .event edge, v0x5896c1f38ea0_15, v0x5896c1f38ea0_16, v0x5896c1f38ea0_17, v0x5896c1f38ea0_18;
v0x5896c1f38ea0_19 .array/port v0x5896c1f38ea0, 19;
v0x5896c1f38ea0_20 .array/port v0x5896c1f38ea0, 20;
v0x5896c1f38ea0_21 .array/port v0x5896c1f38ea0, 21;
v0x5896c1f38ea0_22 .array/port v0x5896c1f38ea0, 22;
E_0x5896c1f34f00/5 .event edge, v0x5896c1f38ea0_19, v0x5896c1f38ea0_20, v0x5896c1f38ea0_21, v0x5896c1f38ea0_22;
v0x5896c1f38ea0_23 .array/port v0x5896c1f38ea0, 23;
v0x5896c1f38ea0_24 .array/port v0x5896c1f38ea0, 24;
v0x5896c1f38ea0_25 .array/port v0x5896c1f38ea0, 25;
v0x5896c1f38ea0_26 .array/port v0x5896c1f38ea0, 26;
E_0x5896c1f34f00/6 .event edge, v0x5896c1f38ea0_23, v0x5896c1f38ea0_24, v0x5896c1f38ea0_25, v0x5896c1f38ea0_26;
v0x5896c1f38ea0_27 .array/port v0x5896c1f38ea0, 27;
v0x5896c1f38ea0_28 .array/port v0x5896c1f38ea0, 28;
v0x5896c1f38ea0_29 .array/port v0x5896c1f38ea0, 29;
v0x5896c1f38ea0_30 .array/port v0x5896c1f38ea0, 30;
E_0x5896c1f34f00/7 .event edge, v0x5896c1f38ea0_27, v0x5896c1f38ea0_28, v0x5896c1f38ea0_29, v0x5896c1f38ea0_30;
v0x5896c1f38ea0_31 .array/port v0x5896c1f38ea0, 31;
v0x5896c1f38ea0_32 .array/port v0x5896c1f38ea0, 32;
v0x5896c1f38ea0_33 .array/port v0x5896c1f38ea0, 33;
v0x5896c1f38ea0_34 .array/port v0x5896c1f38ea0, 34;
E_0x5896c1f34f00/8 .event edge, v0x5896c1f38ea0_31, v0x5896c1f38ea0_32, v0x5896c1f38ea0_33, v0x5896c1f38ea0_34;
v0x5896c1f38ea0_35 .array/port v0x5896c1f38ea0, 35;
v0x5896c1f38ea0_36 .array/port v0x5896c1f38ea0, 36;
v0x5896c1f38ea0_37 .array/port v0x5896c1f38ea0, 37;
v0x5896c1f38ea0_38 .array/port v0x5896c1f38ea0, 38;
E_0x5896c1f34f00/9 .event edge, v0x5896c1f38ea0_35, v0x5896c1f38ea0_36, v0x5896c1f38ea0_37, v0x5896c1f38ea0_38;
v0x5896c1f38ea0_39 .array/port v0x5896c1f38ea0, 39;
v0x5896c1f38ea0_40 .array/port v0x5896c1f38ea0, 40;
v0x5896c1f38ea0_41 .array/port v0x5896c1f38ea0, 41;
v0x5896c1f38ea0_42 .array/port v0x5896c1f38ea0, 42;
E_0x5896c1f34f00/10 .event edge, v0x5896c1f38ea0_39, v0x5896c1f38ea0_40, v0x5896c1f38ea0_41, v0x5896c1f38ea0_42;
v0x5896c1f38ea0_43 .array/port v0x5896c1f38ea0, 43;
v0x5896c1f38ea0_44 .array/port v0x5896c1f38ea0, 44;
v0x5896c1f38ea0_45 .array/port v0x5896c1f38ea0, 45;
v0x5896c1f38ea0_46 .array/port v0x5896c1f38ea0, 46;
E_0x5896c1f34f00/11 .event edge, v0x5896c1f38ea0_43, v0x5896c1f38ea0_44, v0x5896c1f38ea0_45, v0x5896c1f38ea0_46;
v0x5896c1f38ea0_47 .array/port v0x5896c1f38ea0, 47;
v0x5896c1f38ea0_48 .array/port v0x5896c1f38ea0, 48;
v0x5896c1f38ea0_49 .array/port v0x5896c1f38ea0, 49;
v0x5896c1f38ea0_50 .array/port v0x5896c1f38ea0, 50;
E_0x5896c1f34f00/12 .event edge, v0x5896c1f38ea0_47, v0x5896c1f38ea0_48, v0x5896c1f38ea0_49, v0x5896c1f38ea0_50;
v0x5896c1f38ea0_51 .array/port v0x5896c1f38ea0, 51;
v0x5896c1f38ea0_52 .array/port v0x5896c1f38ea0, 52;
v0x5896c1f38ea0_53 .array/port v0x5896c1f38ea0, 53;
v0x5896c1f38ea0_54 .array/port v0x5896c1f38ea0, 54;
E_0x5896c1f34f00/13 .event edge, v0x5896c1f38ea0_51, v0x5896c1f38ea0_52, v0x5896c1f38ea0_53, v0x5896c1f38ea0_54;
v0x5896c1f38ea0_55 .array/port v0x5896c1f38ea0, 55;
v0x5896c1f38ea0_56 .array/port v0x5896c1f38ea0, 56;
v0x5896c1f38ea0_57 .array/port v0x5896c1f38ea0, 57;
v0x5896c1f38ea0_58 .array/port v0x5896c1f38ea0, 58;
E_0x5896c1f34f00/14 .event edge, v0x5896c1f38ea0_55, v0x5896c1f38ea0_56, v0x5896c1f38ea0_57, v0x5896c1f38ea0_58;
v0x5896c1f38ea0_59 .array/port v0x5896c1f38ea0, 59;
v0x5896c1f38ea0_60 .array/port v0x5896c1f38ea0, 60;
v0x5896c1f38ea0_61 .array/port v0x5896c1f38ea0, 61;
v0x5896c1f38ea0_62 .array/port v0x5896c1f38ea0, 62;
E_0x5896c1f34f00/15 .event edge, v0x5896c1f38ea0_59, v0x5896c1f38ea0_60, v0x5896c1f38ea0_61, v0x5896c1f38ea0_62;
v0x5896c1f38ea0_63 .array/port v0x5896c1f38ea0, 63;
v0x5896c1f39950_0 .array/port v0x5896c1f39950, 0;
v0x5896c1f39950_1 .array/port v0x5896c1f39950, 1;
v0x5896c1f39950_2 .array/port v0x5896c1f39950, 2;
E_0x5896c1f34f00/16 .event edge, v0x5896c1f38ea0_63, v0x5896c1f39950_0, v0x5896c1f39950_1, v0x5896c1f39950_2;
v0x5896c1f39950_3 .array/port v0x5896c1f39950, 3;
v0x5896c1f39950_4 .array/port v0x5896c1f39950, 4;
v0x5896c1f39950_5 .array/port v0x5896c1f39950, 5;
v0x5896c1f39950_6 .array/port v0x5896c1f39950, 6;
E_0x5896c1f34f00/17 .event edge, v0x5896c1f39950_3, v0x5896c1f39950_4, v0x5896c1f39950_5, v0x5896c1f39950_6;
v0x5896c1f39950_7 .array/port v0x5896c1f39950, 7;
v0x5896c1f39950_8 .array/port v0x5896c1f39950, 8;
v0x5896c1f39950_9 .array/port v0x5896c1f39950, 9;
v0x5896c1f39950_10 .array/port v0x5896c1f39950, 10;
E_0x5896c1f34f00/18 .event edge, v0x5896c1f39950_7, v0x5896c1f39950_8, v0x5896c1f39950_9, v0x5896c1f39950_10;
v0x5896c1f39950_11 .array/port v0x5896c1f39950, 11;
v0x5896c1f39950_12 .array/port v0x5896c1f39950, 12;
v0x5896c1f39950_13 .array/port v0x5896c1f39950, 13;
v0x5896c1f39950_14 .array/port v0x5896c1f39950, 14;
E_0x5896c1f34f00/19 .event edge, v0x5896c1f39950_11, v0x5896c1f39950_12, v0x5896c1f39950_13, v0x5896c1f39950_14;
v0x5896c1f39950_15 .array/port v0x5896c1f39950, 15;
v0x5896c1f39950_16 .array/port v0x5896c1f39950, 16;
v0x5896c1f39950_17 .array/port v0x5896c1f39950, 17;
v0x5896c1f39950_18 .array/port v0x5896c1f39950, 18;
E_0x5896c1f34f00/20 .event edge, v0x5896c1f39950_15, v0x5896c1f39950_16, v0x5896c1f39950_17, v0x5896c1f39950_18;
v0x5896c1f39950_19 .array/port v0x5896c1f39950, 19;
v0x5896c1f39950_20 .array/port v0x5896c1f39950, 20;
v0x5896c1f39950_21 .array/port v0x5896c1f39950, 21;
v0x5896c1f39950_22 .array/port v0x5896c1f39950, 22;
E_0x5896c1f34f00/21 .event edge, v0x5896c1f39950_19, v0x5896c1f39950_20, v0x5896c1f39950_21, v0x5896c1f39950_22;
v0x5896c1f39950_23 .array/port v0x5896c1f39950, 23;
v0x5896c1f39950_24 .array/port v0x5896c1f39950, 24;
v0x5896c1f39950_25 .array/port v0x5896c1f39950, 25;
v0x5896c1f39950_26 .array/port v0x5896c1f39950, 26;
E_0x5896c1f34f00/22 .event edge, v0x5896c1f39950_23, v0x5896c1f39950_24, v0x5896c1f39950_25, v0x5896c1f39950_26;
v0x5896c1f39950_27 .array/port v0x5896c1f39950, 27;
v0x5896c1f39950_28 .array/port v0x5896c1f39950, 28;
v0x5896c1f39950_29 .array/port v0x5896c1f39950, 29;
v0x5896c1f39950_30 .array/port v0x5896c1f39950, 30;
E_0x5896c1f34f00/23 .event edge, v0x5896c1f39950_27, v0x5896c1f39950_28, v0x5896c1f39950_29, v0x5896c1f39950_30;
v0x5896c1f39950_31 .array/port v0x5896c1f39950, 31;
v0x5896c1f39950_32 .array/port v0x5896c1f39950, 32;
v0x5896c1f39950_33 .array/port v0x5896c1f39950, 33;
v0x5896c1f39950_34 .array/port v0x5896c1f39950, 34;
E_0x5896c1f34f00/24 .event edge, v0x5896c1f39950_31, v0x5896c1f39950_32, v0x5896c1f39950_33, v0x5896c1f39950_34;
v0x5896c1f39950_35 .array/port v0x5896c1f39950, 35;
v0x5896c1f39950_36 .array/port v0x5896c1f39950, 36;
v0x5896c1f39950_37 .array/port v0x5896c1f39950, 37;
v0x5896c1f39950_38 .array/port v0x5896c1f39950, 38;
E_0x5896c1f34f00/25 .event edge, v0x5896c1f39950_35, v0x5896c1f39950_36, v0x5896c1f39950_37, v0x5896c1f39950_38;
v0x5896c1f39950_39 .array/port v0x5896c1f39950, 39;
v0x5896c1f39950_40 .array/port v0x5896c1f39950, 40;
v0x5896c1f39950_41 .array/port v0x5896c1f39950, 41;
v0x5896c1f39950_42 .array/port v0x5896c1f39950, 42;
E_0x5896c1f34f00/26 .event edge, v0x5896c1f39950_39, v0x5896c1f39950_40, v0x5896c1f39950_41, v0x5896c1f39950_42;
v0x5896c1f39950_43 .array/port v0x5896c1f39950, 43;
v0x5896c1f39950_44 .array/port v0x5896c1f39950, 44;
v0x5896c1f39950_45 .array/port v0x5896c1f39950, 45;
v0x5896c1f39950_46 .array/port v0x5896c1f39950, 46;
E_0x5896c1f34f00/27 .event edge, v0x5896c1f39950_43, v0x5896c1f39950_44, v0x5896c1f39950_45, v0x5896c1f39950_46;
v0x5896c1f39950_47 .array/port v0x5896c1f39950, 47;
v0x5896c1f39950_48 .array/port v0x5896c1f39950, 48;
v0x5896c1f39950_49 .array/port v0x5896c1f39950, 49;
v0x5896c1f39950_50 .array/port v0x5896c1f39950, 50;
E_0x5896c1f34f00/28 .event edge, v0x5896c1f39950_47, v0x5896c1f39950_48, v0x5896c1f39950_49, v0x5896c1f39950_50;
v0x5896c1f39950_51 .array/port v0x5896c1f39950, 51;
v0x5896c1f39950_52 .array/port v0x5896c1f39950, 52;
v0x5896c1f39950_53 .array/port v0x5896c1f39950, 53;
v0x5896c1f39950_54 .array/port v0x5896c1f39950, 54;
E_0x5896c1f34f00/29 .event edge, v0x5896c1f39950_51, v0x5896c1f39950_52, v0x5896c1f39950_53, v0x5896c1f39950_54;
v0x5896c1f39950_55 .array/port v0x5896c1f39950, 55;
v0x5896c1f39950_56 .array/port v0x5896c1f39950, 56;
v0x5896c1f39950_57 .array/port v0x5896c1f39950, 57;
v0x5896c1f39950_58 .array/port v0x5896c1f39950, 58;
E_0x5896c1f34f00/30 .event edge, v0x5896c1f39950_55, v0x5896c1f39950_56, v0x5896c1f39950_57, v0x5896c1f39950_58;
v0x5896c1f39950_59 .array/port v0x5896c1f39950, 59;
v0x5896c1f39950_60 .array/port v0x5896c1f39950, 60;
v0x5896c1f39950_61 .array/port v0x5896c1f39950, 61;
v0x5896c1f39950_62 .array/port v0x5896c1f39950, 62;
E_0x5896c1f34f00/31 .event edge, v0x5896c1f39950_59, v0x5896c1f39950_60, v0x5896c1f39950_61, v0x5896c1f39950_62;
v0x5896c1f39950_63 .array/port v0x5896c1f39950, 63;
v0x5896c1f383d0_0 .array/port v0x5896c1f383d0, 0;
v0x5896c1f383d0_1 .array/port v0x5896c1f383d0, 1;
v0x5896c1f383d0_2 .array/port v0x5896c1f383d0, 2;
E_0x5896c1f34f00/32 .event edge, v0x5896c1f39950_63, v0x5896c1f383d0_0, v0x5896c1f383d0_1, v0x5896c1f383d0_2;
v0x5896c1f383d0_3 .array/port v0x5896c1f383d0, 3;
v0x5896c1f383d0_4 .array/port v0x5896c1f383d0, 4;
v0x5896c1f383d0_5 .array/port v0x5896c1f383d0, 5;
v0x5896c1f383d0_6 .array/port v0x5896c1f383d0, 6;
E_0x5896c1f34f00/33 .event edge, v0x5896c1f383d0_3, v0x5896c1f383d0_4, v0x5896c1f383d0_5, v0x5896c1f383d0_6;
v0x5896c1f383d0_7 .array/port v0x5896c1f383d0, 7;
v0x5896c1f383d0_8 .array/port v0x5896c1f383d0, 8;
v0x5896c1f383d0_9 .array/port v0x5896c1f383d0, 9;
v0x5896c1f383d0_10 .array/port v0x5896c1f383d0, 10;
E_0x5896c1f34f00/34 .event edge, v0x5896c1f383d0_7, v0x5896c1f383d0_8, v0x5896c1f383d0_9, v0x5896c1f383d0_10;
v0x5896c1f383d0_11 .array/port v0x5896c1f383d0, 11;
v0x5896c1f383d0_12 .array/port v0x5896c1f383d0, 12;
v0x5896c1f383d0_13 .array/port v0x5896c1f383d0, 13;
v0x5896c1f383d0_14 .array/port v0x5896c1f383d0, 14;
E_0x5896c1f34f00/35 .event edge, v0x5896c1f383d0_11, v0x5896c1f383d0_12, v0x5896c1f383d0_13, v0x5896c1f383d0_14;
v0x5896c1f383d0_15 .array/port v0x5896c1f383d0, 15;
v0x5896c1f383d0_16 .array/port v0x5896c1f383d0, 16;
v0x5896c1f383d0_17 .array/port v0x5896c1f383d0, 17;
v0x5896c1f383d0_18 .array/port v0x5896c1f383d0, 18;
E_0x5896c1f34f00/36 .event edge, v0x5896c1f383d0_15, v0x5896c1f383d0_16, v0x5896c1f383d0_17, v0x5896c1f383d0_18;
v0x5896c1f383d0_19 .array/port v0x5896c1f383d0, 19;
v0x5896c1f383d0_20 .array/port v0x5896c1f383d0, 20;
v0x5896c1f383d0_21 .array/port v0x5896c1f383d0, 21;
v0x5896c1f383d0_22 .array/port v0x5896c1f383d0, 22;
E_0x5896c1f34f00/37 .event edge, v0x5896c1f383d0_19, v0x5896c1f383d0_20, v0x5896c1f383d0_21, v0x5896c1f383d0_22;
v0x5896c1f383d0_23 .array/port v0x5896c1f383d0, 23;
v0x5896c1f383d0_24 .array/port v0x5896c1f383d0, 24;
v0x5896c1f383d0_25 .array/port v0x5896c1f383d0, 25;
v0x5896c1f383d0_26 .array/port v0x5896c1f383d0, 26;
E_0x5896c1f34f00/38 .event edge, v0x5896c1f383d0_23, v0x5896c1f383d0_24, v0x5896c1f383d0_25, v0x5896c1f383d0_26;
v0x5896c1f383d0_27 .array/port v0x5896c1f383d0, 27;
v0x5896c1f383d0_28 .array/port v0x5896c1f383d0, 28;
v0x5896c1f383d0_29 .array/port v0x5896c1f383d0, 29;
v0x5896c1f383d0_30 .array/port v0x5896c1f383d0, 30;
E_0x5896c1f34f00/39 .event edge, v0x5896c1f383d0_27, v0x5896c1f383d0_28, v0x5896c1f383d0_29, v0x5896c1f383d0_30;
v0x5896c1f383d0_31 .array/port v0x5896c1f383d0, 31;
v0x5896c1f383d0_32 .array/port v0x5896c1f383d0, 32;
v0x5896c1f383d0_33 .array/port v0x5896c1f383d0, 33;
v0x5896c1f383d0_34 .array/port v0x5896c1f383d0, 34;
E_0x5896c1f34f00/40 .event edge, v0x5896c1f383d0_31, v0x5896c1f383d0_32, v0x5896c1f383d0_33, v0x5896c1f383d0_34;
v0x5896c1f383d0_35 .array/port v0x5896c1f383d0, 35;
v0x5896c1f383d0_36 .array/port v0x5896c1f383d0, 36;
v0x5896c1f383d0_37 .array/port v0x5896c1f383d0, 37;
v0x5896c1f383d0_38 .array/port v0x5896c1f383d0, 38;
E_0x5896c1f34f00/41 .event edge, v0x5896c1f383d0_35, v0x5896c1f383d0_36, v0x5896c1f383d0_37, v0x5896c1f383d0_38;
v0x5896c1f383d0_39 .array/port v0x5896c1f383d0, 39;
v0x5896c1f383d0_40 .array/port v0x5896c1f383d0, 40;
v0x5896c1f383d0_41 .array/port v0x5896c1f383d0, 41;
v0x5896c1f383d0_42 .array/port v0x5896c1f383d0, 42;
E_0x5896c1f34f00/42 .event edge, v0x5896c1f383d0_39, v0x5896c1f383d0_40, v0x5896c1f383d0_41, v0x5896c1f383d0_42;
v0x5896c1f383d0_43 .array/port v0x5896c1f383d0, 43;
v0x5896c1f383d0_44 .array/port v0x5896c1f383d0, 44;
v0x5896c1f383d0_45 .array/port v0x5896c1f383d0, 45;
v0x5896c1f383d0_46 .array/port v0x5896c1f383d0, 46;
E_0x5896c1f34f00/43 .event edge, v0x5896c1f383d0_43, v0x5896c1f383d0_44, v0x5896c1f383d0_45, v0x5896c1f383d0_46;
v0x5896c1f383d0_47 .array/port v0x5896c1f383d0, 47;
v0x5896c1f383d0_48 .array/port v0x5896c1f383d0, 48;
v0x5896c1f383d0_49 .array/port v0x5896c1f383d0, 49;
v0x5896c1f383d0_50 .array/port v0x5896c1f383d0, 50;
E_0x5896c1f34f00/44 .event edge, v0x5896c1f383d0_47, v0x5896c1f383d0_48, v0x5896c1f383d0_49, v0x5896c1f383d0_50;
v0x5896c1f383d0_51 .array/port v0x5896c1f383d0, 51;
v0x5896c1f383d0_52 .array/port v0x5896c1f383d0, 52;
v0x5896c1f383d0_53 .array/port v0x5896c1f383d0, 53;
v0x5896c1f383d0_54 .array/port v0x5896c1f383d0, 54;
E_0x5896c1f34f00/45 .event edge, v0x5896c1f383d0_51, v0x5896c1f383d0_52, v0x5896c1f383d0_53, v0x5896c1f383d0_54;
v0x5896c1f383d0_55 .array/port v0x5896c1f383d0, 55;
v0x5896c1f383d0_56 .array/port v0x5896c1f383d0, 56;
v0x5896c1f383d0_57 .array/port v0x5896c1f383d0, 57;
v0x5896c1f383d0_58 .array/port v0x5896c1f383d0, 58;
E_0x5896c1f34f00/46 .event edge, v0x5896c1f383d0_55, v0x5896c1f383d0_56, v0x5896c1f383d0_57, v0x5896c1f383d0_58;
v0x5896c1f383d0_59 .array/port v0x5896c1f383d0, 59;
v0x5896c1f383d0_60 .array/port v0x5896c1f383d0, 60;
v0x5896c1f383d0_61 .array/port v0x5896c1f383d0, 61;
v0x5896c1f383d0_62 .array/port v0x5896c1f383d0, 62;
E_0x5896c1f34f00/47 .event edge, v0x5896c1f383d0_59, v0x5896c1f383d0_60, v0x5896c1f383d0_61, v0x5896c1f383d0_62;
v0x5896c1f383d0_63 .array/port v0x5896c1f383d0, 63;
v0x5896c1f37900_0 .array/port v0x5896c1f37900, 0;
v0x5896c1f37900_1 .array/port v0x5896c1f37900, 1;
v0x5896c1f37900_2 .array/port v0x5896c1f37900, 2;
E_0x5896c1f34f00/48 .event edge, v0x5896c1f383d0_63, v0x5896c1f37900_0, v0x5896c1f37900_1, v0x5896c1f37900_2;
v0x5896c1f37900_3 .array/port v0x5896c1f37900, 3;
v0x5896c1f37900_4 .array/port v0x5896c1f37900, 4;
v0x5896c1f37900_5 .array/port v0x5896c1f37900, 5;
v0x5896c1f37900_6 .array/port v0x5896c1f37900, 6;
E_0x5896c1f34f00/49 .event edge, v0x5896c1f37900_3, v0x5896c1f37900_4, v0x5896c1f37900_5, v0x5896c1f37900_6;
v0x5896c1f37900_7 .array/port v0x5896c1f37900, 7;
v0x5896c1f37900_8 .array/port v0x5896c1f37900, 8;
v0x5896c1f37900_9 .array/port v0x5896c1f37900, 9;
v0x5896c1f37900_10 .array/port v0x5896c1f37900, 10;
E_0x5896c1f34f00/50 .event edge, v0x5896c1f37900_7, v0x5896c1f37900_8, v0x5896c1f37900_9, v0x5896c1f37900_10;
v0x5896c1f37900_11 .array/port v0x5896c1f37900, 11;
v0x5896c1f37900_12 .array/port v0x5896c1f37900, 12;
v0x5896c1f37900_13 .array/port v0x5896c1f37900, 13;
v0x5896c1f37900_14 .array/port v0x5896c1f37900, 14;
E_0x5896c1f34f00/51 .event edge, v0x5896c1f37900_11, v0x5896c1f37900_12, v0x5896c1f37900_13, v0x5896c1f37900_14;
v0x5896c1f37900_15 .array/port v0x5896c1f37900, 15;
v0x5896c1f37900_16 .array/port v0x5896c1f37900, 16;
v0x5896c1f37900_17 .array/port v0x5896c1f37900, 17;
v0x5896c1f37900_18 .array/port v0x5896c1f37900, 18;
E_0x5896c1f34f00/52 .event edge, v0x5896c1f37900_15, v0x5896c1f37900_16, v0x5896c1f37900_17, v0x5896c1f37900_18;
v0x5896c1f37900_19 .array/port v0x5896c1f37900, 19;
v0x5896c1f37900_20 .array/port v0x5896c1f37900, 20;
v0x5896c1f37900_21 .array/port v0x5896c1f37900, 21;
v0x5896c1f37900_22 .array/port v0x5896c1f37900, 22;
E_0x5896c1f34f00/53 .event edge, v0x5896c1f37900_19, v0x5896c1f37900_20, v0x5896c1f37900_21, v0x5896c1f37900_22;
v0x5896c1f37900_23 .array/port v0x5896c1f37900, 23;
v0x5896c1f37900_24 .array/port v0x5896c1f37900, 24;
v0x5896c1f37900_25 .array/port v0x5896c1f37900, 25;
v0x5896c1f37900_26 .array/port v0x5896c1f37900, 26;
E_0x5896c1f34f00/54 .event edge, v0x5896c1f37900_23, v0x5896c1f37900_24, v0x5896c1f37900_25, v0x5896c1f37900_26;
v0x5896c1f37900_27 .array/port v0x5896c1f37900, 27;
v0x5896c1f37900_28 .array/port v0x5896c1f37900, 28;
v0x5896c1f37900_29 .array/port v0x5896c1f37900, 29;
v0x5896c1f37900_30 .array/port v0x5896c1f37900, 30;
E_0x5896c1f34f00/55 .event edge, v0x5896c1f37900_27, v0x5896c1f37900_28, v0x5896c1f37900_29, v0x5896c1f37900_30;
v0x5896c1f37900_31 .array/port v0x5896c1f37900, 31;
v0x5896c1f37900_32 .array/port v0x5896c1f37900, 32;
v0x5896c1f37900_33 .array/port v0x5896c1f37900, 33;
v0x5896c1f37900_34 .array/port v0x5896c1f37900, 34;
E_0x5896c1f34f00/56 .event edge, v0x5896c1f37900_31, v0x5896c1f37900_32, v0x5896c1f37900_33, v0x5896c1f37900_34;
v0x5896c1f37900_35 .array/port v0x5896c1f37900, 35;
v0x5896c1f37900_36 .array/port v0x5896c1f37900, 36;
v0x5896c1f37900_37 .array/port v0x5896c1f37900, 37;
v0x5896c1f37900_38 .array/port v0x5896c1f37900, 38;
E_0x5896c1f34f00/57 .event edge, v0x5896c1f37900_35, v0x5896c1f37900_36, v0x5896c1f37900_37, v0x5896c1f37900_38;
v0x5896c1f37900_39 .array/port v0x5896c1f37900, 39;
v0x5896c1f37900_40 .array/port v0x5896c1f37900, 40;
v0x5896c1f37900_41 .array/port v0x5896c1f37900, 41;
v0x5896c1f37900_42 .array/port v0x5896c1f37900, 42;
E_0x5896c1f34f00/58 .event edge, v0x5896c1f37900_39, v0x5896c1f37900_40, v0x5896c1f37900_41, v0x5896c1f37900_42;
v0x5896c1f37900_43 .array/port v0x5896c1f37900, 43;
v0x5896c1f37900_44 .array/port v0x5896c1f37900, 44;
v0x5896c1f37900_45 .array/port v0x5896c1f37900, 45;
v0x5896c1f37900_46 .array/port v0x5896c1f37900, 46;
E_0x5896c1f34f00/59 .event edge, v0x5896c1f37900_43, v0x5896c1f37900_44, v0x5896c1f37900_45, v0x5896c1f37900_46;
v0x5896c1f37900_47 .array/port v0x5896c1f37900, 47;
v0x5896c1f37900_48 .array/port v0x5896c1f37900, 48;
v0x5896c1f37900_49 .array/port v0x5896c1f37900, 49;
v0x5896c1f37900_50 .array/port v0x5896c1f37900, 50;
E_0x5896c1f34f00/60 .event edge, v0x5896c1f37900_47, v0x5896c1f37900_48, v0x5896c1f37900_49, v0x5896c1f37900_50;
v0x5896c1f37900_51 .array/port v0x5896c1f37900, 51;
v0x5896c1f37900_52 .array/port v0x5896c1f37900, 52;
v0x5896c1f37900_53 .array/port v0x5896c1f37900, 53;
v0x5896c1f37900_54 .array/port v0x5896c1f37900, 54;
E_0x5896c1f34f00/61 .event edge, v0x5896c1f37900_51, v0x5896c1f37900_52, v0x5896c1f37900_53, v0x5896c1f37900_54;
v0x5896c1f37900_55 .array/port v0x5896c1f37900, 55;
v0x5896c1f37900_56 .array/port v0x5896c1f37900, 56;
v0x5896c1f37900_57 .array/port v0x5896c1f37900, 57;
v0x5896c1f37900_58 .array/port v0x5896c1f37900, 58;
E_0x5896c1f34f00/62 .event edge, v0x5896c1f37900_55, v0x5896c1f37900_56, v0x5896c1f37900_57, v0x5896c1f37900_58;
v0x5896c1f37900_59 .array/port v0x5896c1f37900, 59;
v0x5896c1f37900_60 .array/port v0x5896c1f37900, 60;
v0x5896c1f37900_61 .array/port v0x5896c1f37900, 61;
v0x5896c1f37900_62 .array/port v0x5896c1f37900, 62;
E_0x5896c1f34f00/63 .event edge, v0x5896c1f37900_59, v0x5896c1f37900_60, v0x5896c1f37900_61, v0x5896c1f37900_62;
v0x5896c1f37900_63 .array/port v0x5896c1f37900, 63;
v0x5896c1f36e50_0 .array/port v0x5896c1f36e50, 0;
v0x5896c1f36e50_1 .array/port v0x5896c1f36e50, 1;
v0x5896c1f36e50_2 .array/port v0x5896c1f36e50, 2;
E_0x5896c1f34f00/64 .event edge, v0x5896c1f37900_63, v0x5896c1f36e50_0, v0x5896c1f36e50_1, v0x5896c1f36e50_2;
v0x5896c1f36e50_3 .array/port v0x5896c1f36e50, 3;
v0x5896c1f36e50_4 .array/port v0x5896c1f36e50, 4;
v0x5896c1f36e50_5 .array/port v0x5896c1f36e50, 5;
v0x5896c1f36e50_6 .array/port v0x5896c1f36e50, 6;
E_0x5896c1f34f00/65 .event edge, v0x5896c1f36e50_3, v0x5896c1f36e50_4, v0x5896c1f36e50_5, v0x5896c1f36e50_6;
v0x5896c1f36e50_7 .array/port v0x5896c1f36e50, 7;
v0x5896c1f36e50_8 .array/port v0x5896c1f36e50, 8;
v0x5896c1f36e50_9 .array/port v0x5896c1f36e50, 9;
v0x5896c1f36e50_10 .array/port v0x5896c1f36e50, 10;
E_0x5896c1f34f00/66 .event edge, v0x5896c1f36e50_7, v0x5896c1f36e50_8, v0x5896c1f36e50_9, v0x5896c1f36e50_10;
v0x5896c1f36e50_11 .array/port v0x5896c1f36e50, 11;
v0x5896c1f36e50_12 .array/port v0x5896c1f36e50, 12;
v0x5896c1f36e50_13 .array/port v0x5896c1f36e50, 13;
v0x5896c1f36e50_14 .array/port v0x5896c1f36e50, 14;
E_0x5896c1f34f00/67 .event edge, v0x5896c1f36e50_11, v0x5896c1f36e50_12, v0x5896c1f36e50_13, v0x5896c1f36e50_14;
v0x5896c1f36e50_15 .array/port v0x5896c1f36e50, 15;
v0x5896c1f36e50_16 .array/port v0x5896c1f36e50, 16;
v0x5896c1f36e50_17 .array/port v0x5896c1f36e50, 17;
v0x5896c1f36e50_18 .array/port v0x5896c1f36e50, 18;
E_0x5896c1f34f00/68 .event edge, v0x5896c1f36e50_15, v0x5896c1f36e50_16, v0x5896c1f36e50_17, v0x5896c1f36e50_18;
v0x5896c1f36e50_19 .array/port v0x5896c1f36e50, 19;
v0x5896c1f36e50_20 .array/port v0x5896c1f36e50, 20;
v0x5896c1f36e50_21 .array/port v0x5896c1f36e50, 21;
v0x5896c1f36e50_22 .array/port v0x5896c1f36e50, 22;
E_0x5896c1f34f00/69 .event edge, v0x5896c1f36e50_19, v0x5896c1f36e50_20, v0x5896c1f36e50_21, v0x5896c1f36e50_22;
v0x5896c1f36e50_23 .array/port v0x5896c1f36e50, 23;
v0x5896c1f36e50_24 .array/port v0x5896c1f36e50, 24;
v0x5896c1f36e50_25 .array/port v0x5896c1f36e50, 25;
v0x5896c1f36e50_26 .array/port v0x5896c1f36e50, 26;
E_0x5896c1f34f00/70 .event edge, v0x5896c1f36e50_23, v0x5896c1f36e50_24, v0x5896c1f36e50_25, v0x5896c1f36e50_26;
v0x5896c1f36e50_27 .array/port v0x5896c1f36e50, 27;
v0x5896c1f36e50_28 .array/port v0x5896c1f36e50, 28;
v0x5896c1f36e50_29 .array/port v0x5896c1f36e50, 29;
v0x5896c1f36e50_30 .array/port v0x5896c1f36e50, 30;
E_0x5896c1f34f00/71 .event edge, v0x5896c1f36e50_27, v0x5896c1f36e50_28, v0x5896c1f36e50_29, v0x5896c1f36e50_30;
v0x5896c1f36e50_31 .array/port v0x5896c1f36e50, 31;
v0x5896c1f36e50_32 .array/port v0x5896c1f36e50, 32;
v0x5896c1f36e50_33 .array/port v0x5896c1f36e50, 33;
v0x5896c1f36e50_34 .array/port v0x5896c1f36e50, 34;
E_0x5896c1f34f00/72 .event edge, v0x5896c1f36e50_31, v0x5896c1f36e50_32, v0x5896c1f36e50_33, v0x5896c1f36e50_34;
v0x5896c1f36e50_35 .array/port v0x5896c1f36e50, 35;
v0x5896c1f36e50_36 .array/port v0x5896c1f36e50, 36;
v0x5896c1f36e50_37 .array/port v0x5896c1f36e50, 37;
v0x5896c1f36e50_38 .array/port v0x5896c1f36e50, 38;
E_0x5896c1f34f00/73 .event edge, v0x5896c1f36e50_35, v0x5896c1f36e50_36, v0x5896c1f36e50_37, v0x5896c1f36e50_38;
v0x5896c1f36e50_39 .array/port v0x5896c1f36e50, 39;
v0x5896c1f36e50_40 .array/port v0x5896c1f36e50, 40;
v0x5896c1f36e50_41 .array/port v0x5896c1f36e50, 41;
v0x5896c1f36e50_42 .array/port v0x5896c1f36e50, 42;
E_0x5896c1f34f00/74 .event edge, v0x5896c1f36e50_39, v0x5896c1f36e50_40, v0x5896c1f36e50_41, v0x5896c1f36e50_42;
v0x5896c1f36e50_43 .array/port v0x5896c1f36e50, 43;
v0x5896c1f36e50_44 .array/port v0x5896c1f36e50, 44;
v0x5896c1f36e50_45 .array/port v0x5896c1f36e50, 45;
v0x5896c1f36e50_46 .array/port v0x5896c1f36e50, 46;
E_0x5896c1f34f00/75 .event edge, v0x5896c1f36e50_43, v0x5896c1f36e50_44, v0x5896c1f36e50_45, v0x5896c1f36e50_46;
v0x5896c1f36e50_47 .array/port v0x5896c1f36e50, 47;
v0x5896c1f36e50_48 .array/port v0x5896c1f36e50, 48;
v0x5896c1f36e50_49 .array/port v0x5896c1f36e50, 49;
v0x5896c1f36e50_50 .array/port v0x5896c1f36e50, 50;
E_0x5896c1f34f00/76 .event edge, v0x5896c1f36e50_47, v0x5896c1f36e50_48, v0x5896c1f36e50_49, v0x5896c1f36e50_50;
v0x5896c1f36e50_51 .array/port v0x5896c1f36e50, 51;
v0x5896c1f36e50_52 .array/port v0x5896c1f36e50, 52;
v0x5896c1f36e50_53 .array/port v0x5896c1f36e50, 53;
v0x5896c1f36e50_54 .array/port v0x5896c1f36e50, 54;
E_0x5896c1f34f00/77 .event edge, v0x5896c1f36e50_51, v0x5896c1f36e50_52, v0x5896c1f36e50_53, v0x5896c1f36e50_54;
v0x5896c1f36e50_55 .array/port v0x5896c1f36e50, 55;
v0x5896c1f36e50_56 .array/port v0x5896c1f36e50, 56;
v0x5896c1f36e50_57 .array/port v0x5896c1f36e50, 57;
v0x5896c1f36e50_58 .array/port v0x5896c1f36e50, 58;
E_0x5896c1f34f00/78 .event edge, v0x5896c1f36e50_55, v0x5896c1f36e50_56, v0x5896c1f36e50_57, v0x5896c1f36e50_58;
v0x5896c1f36e50_59 .array/port v0x5896c1f36e50, 59;
v0x5896c1f36e50_60 .array/port v0x5896c1f36e50, 60;
v0x5896c1f36e50_61 .array/port v0x5896c1f36e50, 61;
v0x5896c1f36e50_62 .array/port v0x5896c1f36e50, 62;
E_0x5896c1f34f00/79 .event edge, v0x5896c1f36e50_59, v0x5896c1f36e50_60, v0x5896c1f36e50_61, v0x5896c1f36e50_62;
v0x5896c1f36e50_63 .array/port v0x5896c1f36e50, 63;
E_0x5896c1f34f00/80 .event edge, v0x5896c1f36e50_63;
E_0x5896c1f34f00 .event/or E_0x5896c1f34f00/0, E_0x5896c1f34f00/1, E_0x5896c1f34f00/2, E_0x5896c1f34f00/3, E_0x5896c1f34f00/4, E_0x5896c1f34f00/5, E_0x5896c1f34f00/6, E_0x5896c1f34f00/7, E_0x5896c1f34f00/8, E_0x5896c1f34f00/9, E_0x5896c1f34f00/10, E_0x5896c1f34f00/11, E_0x5896c1f34f00/12, E_0x5896c1f34f00/13, E_0x5896c1f34f00/14, E_0x5896c1f34f00/15, E_0x5896c1f34f00/16, E_0x5896c1f34f00/17, E_0x5896c1f34f00/18, E_0x5896c1f34f00/19, E_0x5896c1f34f00/20, E_0x5896c1f34f00/21, E_0x5896c1f34f00/22, E_0x5896c1f34f00/23, E_0x5896c1f34f00/24, E_0x5896c1f34f00/25, E_0x5896c1f34f00/26, E_0x5896c1f34f00/27, E_0x5896c1f34f00/28, E_0x5896c1f34f00/29, E_0x5896c1f34f00/30, E_0x5896c1f34f00/31, E_0x5896c1f34f00/32, E_0x5896c1f34f00/33, E_0x5896c1f34f00/34, E_0x5896c1f34f00/35, E_0x5896c1f34f00/36, E_0x5896c1f34f00/37, E_0x5896c1f34f00/38, E_0x5896c1f34f00/39, E_0x5896c1f34f00/40, E_0x5896c1f34f00/41, E_0x5896c1f34f00/42, E_0x5896c1f34f00/43, E_0x5896c1f34f00/44, E_0x5896c1f34f00/45, E_0x5896c1f34f00/46, E_0x5896c1f34f00/47, E_0x5896c1f34f00/48, E_0x5896c1f34f00/49, E_0x5896c1f34f00/50, E_0x5896c1f34f00/51, E_0x5896c1f34f00/52, E_0x5896c1f34f00/53, E_0x5896c1f34f00/54, E_0x5896c1f34f00/55, E_0x5896c1f34f00/56, E_0x5896c1f34f00/57, E_0x5896c1f34f00/58, E_0x5896c1f34f00/59, E_0x5896c1f34f00/60, E_0x5896c1f34f00/61, E_0x5896c1f34f00/62, E_0x5896c1f34f00/63, E_0x5896c1f34f00/64, E_0x5896c1f34f00/65, E_0x5896c1f34f00/66, E_0x5896c1f34f00/67, E_0x5896c1f34f00/68, E_0x5896c1f34f00/69, E_0x5896c1f34f00/70, E_0x5896c1f34f00/71, E_0x5896c1f34f00/72, E_0x5896c1f34f00/73, E_0x5896c1f34f00/74, E_0x5896c1f34f00/75, E_0x5896c1f34f00/76, E_0x5896c1f34f00/77, E_0x5896c1f34f00/78, E_0x5896c1f34f00/79, E_0x5896c1f34f00/80;
S_0x5896c1f35950 .scope begin, "$unm_blk_59" "$unm_blk_59" 11 63, 11 63 0, S_0x5896c1f34b30;
 .timescale 0 0;
v0x5896c1f35b50_0 .var/i "s", 31 0;
v0x5896c1f35c50_0 .var/i "w", 31 0;
S_0x5896c1f35d30 .scope begin, "$unm_blk_65" "$unm_blk_65" 11 90, 11 90 0, S_0x5896c1f34b30;
 .timescale 0 0;
v0x5896c1f35f30_0 .var/i "s", 31 0;
v0x5896c1f36010_0 .var/i "w", 31 0;
    .scope S_0x5896c1f285e0;
T_4 ;
    %wait E_0x5896c1e7b620;
    %load/vec4 v0x5896c1f29740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5896c1f29910_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5896c1f29660_0;
    %assign/vec4 v0x5896c1f29910_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5896c1f285e0;
T_5 ;
    %wait E_0x5896c1dcb0b0;
    %load/vec4 v0x5896c1f29910_0;
    %store/vec4 v0x5896c1f29660_0, 0, 2;
    %load/vec4 v0x5896c1f29910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5896c1f29660_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x5896c1f29420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5896c1f29660_0, 0, 2;
T_5.5 ;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5896c1f29660_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5896c1f294e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5896c1f29660_0, 0, 2;
T_5.7 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5896c1f285e0;
T_6 ;
    %wait E_0x5896c1e7b620;
    %load/vec4 v0x5896c1f29740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f29360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f295a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f29280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f291a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5896c1f29910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f29360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f295a0_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x5896c1f29420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x5896c1f290c0_0;
    %assign/vec4 v0x5896c1f291a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f29360_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f29360_0, 0;
T_6.8 ;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x5896c1e98b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x5896c1f299f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5896c1f29000, 4;
    %assign/vec4 v0x5896c1f29280_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f29280_0, 0;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f295a0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x5896c1f294e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f295a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f29360_0, 0;
T_6.11 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5896c1f285e0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f28f20_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5896c1f28f20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5896c1f28f20_0;
    %store/vec4a v0x5896c1f29000, 4, 0;
    %load/vec4 v0x5896c1f28f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f28f20_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 2049, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f29000, 4, 0;
    %pushi/vec4 305397767, 0, 32;
    %ix/load 4, 257, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f29000, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 258, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f29000, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f29000, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 513, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f29000, 4, 0;
    %pushi/vec4 301989895, 0, 32;
    %ix/load 4, 514, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f29000, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 515, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f29000, 4, 0;
    %vpi_call/w 5 153 "$display", "Memory initialized with %d words", P_0x5896c1f28860 {0 0 0};
    %vpi_call/w 5 154 "$display", "Page table structure (1024-word memory):" {0 0 0};
    %vpi_call/w 5 155 "$display", "  Root PT at 0x0400 (word index 256)" {0 0 0};
    %vpi_call/w 5 157 "$display", "  L2 PT at 0x0800 (word index 512)" {0 0 0};
    %vpi_call/w 5 159 "$display", "  Usable address range: 0x0000-0x%04X", 32'sb00000000000000000000111111111100 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5896c1f285e0;
T_8 ;
    %wait E_0x5896c1e7b620;
    %load/vec4 v0x5896c1f29420_0;
    %load/vec4 v0x5896c1f29360_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call/w 5 170 "$display", "[MEM] Request: addr=0x%08h, word_idx=%d", v0x5896c1f290c0_0, &PV<v0x5896c1f290c0_0, 2, 10> {0 0 0};
T_8.0 ;
    %load/vec4 v0x5896c1f295a0_0;
    %load/vec4 v0x5896c1f294e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call/w 5 173 "$display", "[MEM] Response: data=0x%08h", v0x5896c1f29280_0 {0 0 0};
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5896c1f29bd0;
T_9 ;
    %wait E_0x5896c1e7b620;
    %load/vec4 v0x5896c1f2bc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5896c1f2bd20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5896c1f2b750_0;
    %assign/vec4 v0x5896c1f2bd20_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5896c1f29bd0;
T_10 ;
    %wait E_0x5896c1f13ef0;
    %load/vec4 v0x5896c1f2bd20_0;
    %store/vec4 v0x5896c1f2b750_0, 0, 3;
    %load/vec4 v0x5896c1f2bd20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5896c1f2b750_0, 0, 3;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x5896c1f2b930_0;
    %load/vec4 v0x5896c1f2b890_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5896c1f2b750_0, 0, 3;
T_10.8 ;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x5896c1f2b410_0;
    %load/vec4 v0x5896c1f2b4e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5896c1f2b750_0, 0, 3;
T_10.10 ;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x5896c1f2b680_0;
    %load/vec4 v0x5896c1f2b5b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x5896c1f2b340_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5896c1f2b750_0, 0, 3;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5896c1f2b750_0, 0, 3;
T_10.15 ;
T_10.12 ;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x5896c1f2b410_0;
    %load/vec4 v0x5896c1f2b4e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5896c1f2b750_0, 0, 3;
T_10.16 ;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x5896c1f2b680_0;
    %load/vec4 v0x5896c1f2b5b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5896c1f2b750_0, 0, 3;
T_10.18 ;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x5896c1f2b9f0_0;
    %load/vec4 v0x5896c1f2bab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5896c1f2b750_0, 0, 3;
T_10.20 ;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5896c1f29bd0;
T_11 ;
    %wait E_0x5896c1e7b620;
    %load/vec4 v0x5896c1f2bc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2b890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2bab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f2b7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2b4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f2b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2b5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f2bde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f2ade0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f2af80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5896c1f2bd20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2b890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2bab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2b4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2b5b0_0, 0;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0x5896c1f2b930_0;
    %load/vec4 v0x5896c1f2b890_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x5896c1f2bb70_0;
    %assign/vec4 v0x5896c1f2bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2b890_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2b890_0, 0;
T_11.11 ;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0x5896c1f2b410_0;
    %load/vec4 v0x5896c1f2b4e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2b4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2b5b0_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x5896c1f2aea0_0;
    %assign/vec4 v0x5896c1f2b250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2b4e0_0, 0;
T_11.13 ;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0x5896c1f2b680_0;
    %load/vec4 v0x5896c1f2b5b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %load/vec4 v0x5896c1f2b340_0;
    %assign/vec4 v0x5896c1f2ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2b5b0_0, 0;
    %load/vec4 v0x5896c1f2b340_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.16, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f2b7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2bab0_0, 0;
T_11.16 ;
T_11.14 ;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x5896c1f2b410_0;
    %load/vec4 v0x5896c1f2b4e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2b4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2b5b0_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x5896c1f2b060_0;
    %assign/vec4 v0x5896c1f2b250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2b4e0_0, 0;
T_11.19 ;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x5896c1f2b680_0;
    %load/vec4 v0x5896c1f2b5b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %load/vec4 v0x5896c1f2b340_0;
    %assign/vec4 v0x5896c1f2af80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2b5b0_0, 0;
    %load/vec4 v0x5896c1f2b340_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.22, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f2b7f0_0, 0;
    %jmp T_11.23;
T_11.22 ;
    %load/vec4 v0x5896c1f2b340_0;
    %assign/vec4 v0x5896c1f2b7f0_0, 0;
T_11.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2bab0_0, 0;
T_11.20 ;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x5896c1f2b9f0_0;
    %load/vec4 v0x5896c1f2bab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2bab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2b890_0, 0;
T_11.24 ;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5896c1f29bd0;
T_12 ;
    %wait E_0x5896c1e7b620;
    %load/vec4 v0x5896c1f2b930_0;
    %load/vec4 v0x5896c1f2b890_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call/w 6 239 "$display", "[PTW] Request: vaddr=0x%08h, vpn1=%d, vpn0=%d", v0x5896c1f2bb70_0, &PV<v0x5896c1f2bb70_0, 22, 10>, &PV<v0x5896c1f2bb70_0, 12, 10> {0 0 0};
T_12.0 ;
    %load/vec4 v0x5896c1f2b4e0_0;
    %load/vec4 v0x5896c1f2b410_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call/w 6 242 "$display", "[PTW] Memory Request: addr=0x%08h", v0x5896c1f2b250_0 {0 0 0};
T_12.2 ;
    %load/vec4 v0x5896c1f2b680_0;
    %load/vec4 v0x5896c1f2b5b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %vpi_call/w 6 245 "$display", "[PTW] Memory Response: data=0x%08h", v0x5896c1f2b340_0 {0 0 0};
T_12.4 ;
    %load/vec4 v0x5896c1f2bab0_0;
    %load/vec4 v0x5896c1f2b9f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %vpi_call/w 6 248 "$display", "[PTW] Response: pte=0x%08h", v0x5896c1f2b7f0_0 {0 0 0};
T_12.6 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5896c1f086b0;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0x5896c1f2d360_0;
    %inv;
    %store/vec4 v0x5896c1f2d360_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5896c1f086b0;
T_14 ;
    %vpi_call/w 4 245 "$dumpfile", "test_integration_memory_ptw.vcd" {0 0 0};
    %vpi_call/w 4 246 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5896c1f086b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896c1f2d360_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2e2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2e200_0, 0, 32;
    %vpi_call/w 4 253 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 254 "$display", "Memory-PTW Integrated Test Starting" {0 0 0};
    %vpi_call/w 4 255 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 256 "$display", "Page Table Layout:" {0 0 0};
    %vpi_call/w 4 257 "$display", "  Root PT at 0x0400 (word index 256)" {0 0 0};
    %vpi_call/w 4 258 "$display", "    [0]: 0x00000801 -> L2 PT at 0x0800" {0 0 0};
    %vpi_call/w 4 259 "$display", "    [1]: 0x12340007 -> Megapage PPN=0x1234" {0 0 0};
    %vpi_call/w 4 260 "$display", "    [2]: 0x00000000 -> Invalid" {0 0 0};
    %vpi_call/w 4 261 "$display", "  L2 PT at 0x0800 (word index 512)" {0 0 0};
    %vpi_call/w 4 262 "$display", "    [0]: 0x1000000F -> PPN=0x10000" {0 0 0};
    %vpi_call/w 4 263 "$display", "    [1]: 0x1100000F -> PPN=0x11000" {0 0 0};
    %vpi_call/w 4 264 "$display", "    [2]: 0x12000007 -> PPN=0x12000" {0 0 0};
    %vpi_call/w 4 265 "$display", "    [3]: 0x00000000 -> Invalid" {0 0 0};
    %vpi_call/w 4 266 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 269 "$display", "\012=== Test 1: System Reset ===" {0 0 0};
    %fork TD_test_integration_memory_ptw.reset_system, S_0x5896c1f2c240;
    %join;
    %load/vec4 v0x5896c1f2dd50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call/w 4 272 "$display", "ERROR: PTW not ready after reset" {0 0 0};
    %load/vec4 v0x5896c1f2e200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2e200_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 4 275 "$display", "PASS: System ready after reset" {0 0 0};
    %load/vec4 v0x5896c1f2e2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2e2a0_0, 0, 32;
T_14.1 ;
    %vpi_call/w 4 280 "$display", "\012=== Test 2: Two-Level Page Table Walks ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2d1a0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5896c1f2cfc0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 52, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1260417121, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734680662, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5896c1f2d0c0_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x5896c1f2ce30;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5896c1f2d1a0_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x5896c1f2cfc0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 52, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1260417121, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734680662, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5896c1f2d0c0_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x5896c1f2ce30;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5896c1f2d1a0_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x5896c1f2cfc0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 52, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1260417121, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734680662, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784242, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5896c1f2d0c0_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x5896c1f2ce30;
    %join;
    %vpi_call/w 4 295 "$display", "\012=== Test 3: Detailed Page Walk Verification ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2cd50_0, 0, 32;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x5896c1f2c980_0, 0, 32;
    %pushi/vec4 2049, 0, 32;
    %store/vec4 v0x5896c1f2cab0_0, 0, 32;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x5896c1f2cb90_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5896c1f2c8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1147499617, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768711524, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 544694636, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1797285487, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1914712184, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5896c1f2cc70_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_detailed_walk, S_0x5896c1f2c3d0;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5896c1f2cd50_0, 0, 32;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x5896c1f2c980_0, 0, 32;
    %pushi/vec4 2049, 0, 32;
    %store/vec4 v0x5896c1f2cab0_0, 0, 32;
    %pushi/vec4 2052, 0, 32;
    %store/vec4 v0x5896c1f2cb90_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x5896c1f2c8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1147499617, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768711524, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 544694636, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1797285487, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1914712184, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 825241648, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5896c1f2cc70_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_detailed_walk, S_0x5896c1f2c3d0;
    %join;
    %vpi_call/w 4 316 "$display", "\012=== Test 4: Invalid Page Table Entries ===" {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5896c1f2d1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2cfc0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1231976033, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1278287973, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853125241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5896c1f2d0c0_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x5896c1f2ce30;
    %join;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0x5896c1f2d1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2cfc0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1231976033, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1278353509, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853125241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5896c1f2d0c0_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x5896c1f2ce30;
    %join;
    %vpi_call/w 4 327 "$display", "\012=== Test 5: Address Boundary Testing ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2d1a0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5896c1f2cfc0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4353909, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852072306, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2033852502, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5896c1f2d0c0_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x5896c1f2ce30;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5896c1f2d1a0_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x5896c1f2cfc0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4353909, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852072306, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2033852502, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784242, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5896c1f2d0c0_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x5896c1f2ce30;
    %join;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0x5896c1f2d1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2cfc0_0, 0, 32;
    %pushi/vec4 1114600814, 0, 32; draw_string_vec4
    %pushi/vec4 1684107897, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 975197776, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311849776, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 743854158, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 809317160, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768846945, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846249, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5896c1f2d0c0_0, 0, 256;
    %fork TD_test_integration_memory_ptw.verify_translation, S_0x5896c1f2ce30;
    %join;
    %vpi_call/w 4 335 "$display", "\012=== Test 6: Back-to-Back Translations ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2e360, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2d510, 4, 0;
    %pushi/vec4 4096, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2e360, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2d510, 4, 0;
    %pushi/vec4 8192, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2e360, 4, 0;
    %pushi/vec4 301989895, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2d510, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2e360, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2d510, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2d5d0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x5896c1f2d5d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.3, 5;
    %ix/getv/s 4, v0x5896c1f2d5d0_0;
    %load/vec4a v0x5896c1f2e360, 4;
    %store/vec4 v0x5896c1ea8c20_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x5896c1f09670;
    %join;
    %load/vec4 v0x5896c1ea61c0_0;
    %store/vec4 v0x5896c1f2e070_0, 0, 32;
    %load/vec4 v0x5896c1f2e070_0;
    %ix/getv/s 4, v0x5896c1f2d5d0_0;
    %load/vec4a v0x5896c1f2d510, 4;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %vpi_call/w 4 345 "$display", "ERROR: Back-to-back test %d failed. vaddr=0x%08h, exp=0x%08h, got=0x%08h", v0x5896c1f2d5d0_0, &A<v0x5896c1f2e360, v0x5896c1f2d5d0_0 >, &A<v0x5896c1f2d510, v0x5896c1f2d5d0_0 >, v0x5896c1f2e070_0 {0 0 0};
    %load/vec4 v0x5896c1f2e200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2e200_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 4 349 "$display", "PASS: Back-to-back test %d: vaddr=0x%08h -> pte=0x%08h", v0x5896c1f2d5d0_0, &A<v0x5896c1f2e360, v0x5896c1f2d5d0_0 >, v0x5896c1f2e070_0 {0 0 0};
    %load/vec4 v0x5896c1f2e2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2e2a0_0, 0, 32;
T_14.5 ;
    %load/vec4 v0x5896c1f2d5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2d5d0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %vpi_call/w 4 356 "$display", "\012=== Test 7: System Stress Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2d5d0_0, 0, 32;
T_14.6 ;
    %load/vec4 v0x5896c1f2d5d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.7, 5;
    %load/vec4 v0x5896c1f2d5d0_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1ea8c20_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x5896c1f09670;
    %join;
    %load/vec4 v0x5896c1ea61c0_0;
    %store/vec4 v0x5896c1f2e070_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5896c1f2d470_0, 0, 32;
    %jmp T_14.12;
T_14.9 ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5896c1ea8c20_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x5896c1f09670;
    %join;
    %load/vec4 v0x5896c1ea61c0_0;
    %store/vec4 v0x5896c1f2e070_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x5896c1f2d470_0, 0, 32;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5896c1ea8c20_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x5896c1f09670;
    %join;
    %load/vec4 v0x5896c1ea61c0_0;
    %store/vec4 v0x5896c1f2e070_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x5896c1f2d470_0, 0, 32;
    %jmp T_14.12;
T_14.11 ;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5896c1ea8c20_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x5896c1f09670;
    %join;
    %load/vec4 v0x5896c1ea61c0_0;
    %store/vec4 v0x5896c1f2e070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2d470_0, 0, 32;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %load/vec4 v0x5896c1f2e070_0;
    %load/vec4 v0x5896c1f2d470_0;
    %cmp/e;
    %jmp/0xz  T_14.13, 4;
    %vpi_call/w 4 380 "$display", "PASS: Stress test iteration %d", v0x5896c1f2d5d0_0 {0 0 0};
    %load/vec4 v0x5896c1f2e2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2e2a0_0, 0, 32;
    %jmp T_14.14;
T_14.13 ;
    %vpi_call/w 4 383 "$display", "ERROR: Stress test iteration %d failed. exp=0x%08h, got=0x%08h", v0x5896c1f2d5d0_0, v0x5896c1f2d470_0, v0x5896c1f2e070_0 {0 0 0};
    %load/vec4 v0x5896c1f2e200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2e200_0, 0, 32;
T_14.14 ;
    %load/vec4 v0x5896c1f2d5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2d5d0_0, 0, 32;
    %jmp T_14.6;
T_14.7 ;
    %vpi_call/w 4 390 "$display", "\012=== Test 8: Response Delay Handling ===" {0 0 0};
    %fork t_4, S_0x5896c1f086b0;
    %fork t_5, S_0x5896c1f086b0;
    %join;
    %join;
    %jmp t_3;
t_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1ea8c20_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x5896c1f09670;
    %join;
    %load/vec4 v0x5896c1ea61c0_0;
    %store/vec4 v0x5896c1f2e070_0, 0, 32;
    %load/vec4 v0x5896c1f2e070_0;
    %cmpi/e 268435471, 0, 32;
    %jmp/0xz  T_14.15, 4;
    %vpi_call/w 4 396 "$display", "PASS: Delayed response handling" {0 0 0};
    %load/vec4 v0x5896c1f2e2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2e2a0_0, 0, 32;
    %jmp T_14.16;
T_14.15 ;
    %vpi_call/w 4 399 "$display", "ERROR: Delayed response handling failed" {0 0 0};
    %load/vec4 v0x5896c1f2e200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2e200_0, 0, 32;
T_14.16 ;
    %end;
t_5 ;
T_14.17 ;
    %load/vec4 v0x5896c1f2da10_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_14.18, 6;
    %wait E_0x5896c1e7a9f0;
    %jmp T_14.17;
T_14.18 ;
    %pushi/vec4 3, 0, 32;
T_14.19 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.20, 5;
    %jmp/1 T_14.20, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5896c1e7b620;
    %jmp T_14.19;
T_14.20 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5896c1f086b0;
t_3 ;
    %vpi_call/w 4 411 "$display", "\012=== Test 9: Comprehensive Integration Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2e360, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2d510, 4, 0;
    %pushi/vec4 4096, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2e360, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2d510, 4, 0;
    %pushi/vec4 8192, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2e360, 4, 0;
    %pushi/vec4 301989895, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2d510, 4, 0;
    %pushi/vec4 12288, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2e360, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2d510, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2e360, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2d510, 4, 0;
    %pushi/vec4 2048, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2e360, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2d510, 4, 0;
    %pushi/vec4 6144, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2e360, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2d510, 4, 0;
    %pushi/vec4 3221225472, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2e360, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896c1f2d510, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2d5d0_0, 0, 32;
T_14.21 ;
    %load/vec4 v0x5896c1f2d5d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.22, 5;
    %ix/getv/s 4, v0x5896c1f2d5d0_0;
    %load/vec4a v0x5896c1f2e360, 4;
    %store/vec4 v0x5896c1ea8c20_0, 0, 32;
    %fork TD_test_integration_memory_ptw.integrated_translate, S_0x5896c1f09670;
    %join;
    %load/vec4 v0x5896c1ea61c0_0;
    %store/vec4 v0x5896c1f2e070_0, 0, 32;
    %load/vec4 v0x5896c1f2e070_0;
    %ix/getv/s 4, v0x5896c1f2d5d0_0;
    %load/vec4a v0x5896c1f2d510, 4;
    %cmp/ne;
    %jmp/0xz  T_14.23, 6;
    %vpi_call/w 4 425 "$display", "ERROR: Comprehensive test %d failed", v0x5896c1f2d5d0_0 {0 0 0};
    %vpi_call/w 4 426 "$display", "  vaddr=0x%08h, exp=0x%08h, got=0x%08h", &A<v0x5896c1f2e360, v0x5896c1f2d5d0_0 >, &A<v0x5896c1f2d510, v0x5896c1f2d5d0_0 >, v0x5896c1f2e070_0 {0 0 0};
    %load/vec4 v0x5896c1f2e200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2e200_0, 0, 32;
    %jmp T_14.24;
T_14.23 ;
    %vpi_call/w 4 430 "$display", "PASS: Comprehensive test %d: 0x%08h -> 0x%08h", v0x5896c1f2d5d0_0, &A<v0x5896c1f2e360, v0x5896c1f2d5d0_0 >, v0x5896c1f2e070_0 {0 0 0};
    %load/vec4 v0x5896c1f2e2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2e2a0_0, 0, 32;
T_14.24 ;
    %load/vec4 v0x5896c1f2d5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2d5d0_0, 0, 32;
    %jmp T_14.21;
T_14.22 ;
    %delay 100, 0;
    %vpi_call/w 4 438 "$display", "\012================================================" {0 0 0};
    %vpi_call/w 4 439 "$display", "Memory-PTW Integrated Test Summary:" {0 0 0};
    %vpi_call/w 4 440 "$display", "  Tests Passed: %d", v0x5896c1f2e2a0_0 {0 0 0};
    %vpi_call/w 4 441 "$display", "  Tests Failed: %d", v0x5896c1f2e200_0 {0 0 0};
    %load/vec4 v0x5896c1f2e2a0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5896c1f2e2a0_0;
    %load/vec4 v0x5896c1f2e200_0;
    %add;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 442 "$display", "  Success Rate: %0.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x5896c1f2e200_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.25, 4;
    %vpi_call/w 4 445 "$display", "ALL TESTS PASSED! " {0 0 0};
    %vpi_call/w 4 446 "$display", "The Memory and PTW modules work perfectly together!" {0 0 0};
    %jmp T_14.26;
T_14.25 ;
    %vpi_call/w 4 448 "$display", "SOME TESTS FAILED!" {0 0 0};
    %vpi_call/w 4 449 "$display", "Please check the module interactions." {0 0 0};
T_14.26 ;
    %vpi_call/w 4 451 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 453 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5896c1f086b0;
T_15 ;
    %delay 200000, 0;
    %vpi_call/w 4 459 "$display", "ERROR: Integrated test timeout!" {0 0 0};
    %vpi_call/w 4 460 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5896c1f086b0;
T_16 ;
    %wait E_0x5896c1e7b620;
    %load/vec4 v0x5896c1f2bd20_0;
    %load/vec4 v0x5896c1f2b750_0;
    %cmp/ne;
    %jmp/0xz  T_16.0, 4;
    %vpi_call/w 4 467 "$display", "[%0t] PTW State: %d -> %d", $time, v0x5896c1f2bd20_0, v0x5896c1f2b750_0 {0 0 0};
T_16.0 ;
    %load/vec4 v0x5896c1f29910_0;
    %load/vec4 v0x5896c1f29660_0;
    %cmp/ne;
    %jmp/0xz  T_16.2, 4;
    %vpi_call/w 4 472 "$display", "[%0t] Memory State: %d -> %d", $time, v0x5896c1f29910_0, v0x5896c1f29660_0 {0 0 0};
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5896c1f086b0;
T_17 ;
    %wait E_0x5896c1e7b620;
    %load/vec4 v0x5896c1f2ddf0_0;
    %load/vec4 v0x5896c1f2dd50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call/w 4 479 "$display", "[%0t] [TRANSACTION] PTW request: vaddr=0x%08h", $time, v0x5896c1f2dfd0_0 {0 0 0};
T_17.0 ;
    %load/vec4 v0x5896c1f2da10_0;
    %load/vec4 v0x5896c1f2d920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %vpi_call/w 4 482 "$display", "[%0t] [TRANSACTION] Memory request: addr=0x%08h", $time, v0x5896c1f2d700_0 {0 0 0};
T_17.2 ;
    %load/vec4 v0x5896c1f2dba0_0;
    %load/vec4 v0x5896c1f2dab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %vpi_call/w 4 485 "$display", "[%0t] [TRANSACTION] Memory response: data=0x%08h", $time, v0x5896c1f2d810_0 {0 0 0};
T_17.4 ;
    %load/vec4 v0x5896c1f2df30_0;
    %load/vec4 v0x5896c1f2de90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %vpi_call/w 4 488 "$display", "[%0t] [TRANSACTION] PTW response: pte=0x%08h", $time, v0x5896c1f2dc90_0 {0 0 0};
T_17.6 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5896c1f086b0;
T_18 ;
    %wait E_0x5896c1e7b620;
    %load/vec4 v0x5896c1f2e110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2e420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f2d260_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5896c1f2e420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2e420_0, 0, 32;
    %load/vec4 v0x5896c1f2ddf0_0;
    %load/vec4 v0x5896c1f2dd50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5896c1f2d260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f2d260_0, 0, 32;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5896c1f086b0;
T_19 ;
    %wait E_0x5896c1e7b620;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5896c1f2e2a0_0;
    %load/vec4 v0x5896c1f2e200_0;
    %add;
    %cmp/s;
    %flag_get/vec4 5;
    %pushi/vec4 1000, 0, 32;
    %load/vec4 v0x5896c1f2e420_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %vpi_call/w 4 510 "$display", "[PERF] Total cycles: %d, Active translations: %d", v0x5896c1f2e420_0, v0x5896c1f2d260_0 {0 0 0};
    %load/vec4 v0x5896c1f2d260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v0x5896c1f2e420_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4066; load=1.00000
    %mul/wr;
    %load/vec4 v0x5896c1f2d260_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 513 "$display", "[PERF] Average cycles per translation: %0.1f", W<0,r> {0 1 0};
T_19.2 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5896c1f2e500;
T_20 ;
    %wait E_0x5896c1f143e0;
    %load/vec4 v0x5896c1f2f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5896c1f2f510_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5896c1f2ec60_0;
    %assign/vec4 v0x5896c1f2f510_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5896c1f2e500;
T_21 ;
    %wait E_0x5896c1f2e8e0;
    %load/vec4 v0x5896c1f2f510_0;
    %store/vec4 v0x5896c1f2ec60_0, 0, 3;
    %load/vec4 v0x5896c1f2f510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5896c1f2ec60_0, 0, 3;
    %jmp T_21.7;
T_21.0 ;
    %load/vec4 v0x5896c1f2f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5896c1f2ec60_0, 0, 3;
T_21.8 ;
    %jmp T_21.7;
T_21.1 ;
    %load/vec4 v0x5896c1f2ea40_0;
    %load/vec4 v0x5896c1f2ed90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5896c1f2ec60_0, 0, 3;
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0x5896c1f2ea40_0;
    %load/vec4 v0x5896c1f2ed90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5896c1f2ec60_0, 0, 3;
    %jmp T_21.13;
T_21.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5896c1f2ec60_0, 0, 3;
T_21.13 ;
T_21.11 ;
    %jmp T_21.7;
T_21.2 ;
    %load/vec4 v0x5896c1f2ee50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5896c1f2ec60_0, 0, 3;
T_21.14 ;
    %jmp T_21.7;
T_21.3 ;
    %load/vec4 v0x5896c1f2f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5896c1f2ec60_0, 0, 3;
T_21.16 ;
    %jmp T_21.7;
T_21.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5896c1f2ec60_0, 0, 3;
    %jmp T_21.7;
T_21.5 ;
    %load/vec4 v0x5896c1f2f2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5896c1f2ec60_0, 0, 3;
T_21.18 ;
    %jmp T_21.7;
T_21.7 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5896c1f2e500;
T_22 ;
    %wait E_0x5896c1f143e0;
    %load/vec4 v0x5896c1f2f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2f150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2f390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2ef10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2efd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2eb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2f5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2eba0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5896c1f2f510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2f150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2f390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2ef10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2efd0_0, 0;
    %jmp T_22.9;
T_22.2 ;
    %load/vec4 v0x5896c1f2f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2f150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2eb00_0, 0;
    %jmp T_22.11;
T_22.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2f150_0, 0;
T_22.11 ;
    %jmp T_22.9;
T_22.3 ;
    %load/vec4 v0x5896c1f2ea40_0;
    %load/vec4 v0x5896c1f2ed90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2f390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2eba0_0, 0;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0x5896c1f2ea40_0;
    %load/vec4 v0x5896c1f2ed90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2f390_0, 0;
    %jmp T_22.15;
T_22.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2ef10_0, 0;
T_22.15 ;
T_22.13 ;
    %jmp T_22.9;
T_22.4 ;
    %load/vec4 v0x5896c1f2ee50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2ef10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2efd0_0, 0;
T_22.16 ;
    %jmp T_22.9;
T_22.5 ;
    %load/vec4 v0x5896c1f2f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2efd0_0, 0;
T_22.18 ;
    %jmp T_22.9;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2f5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2f390_0, 0;
    %jmp T_22.9;
T_22.7 ;
    %load/vec4 v0x5896c1f2f2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f2f390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f2f150_0, 0;
T_22.20 ;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5896c1f34b30;
T_23 ;
    %fork t_7, S_0x5896c1f35950;
    %jmp t_6;
    .scope S_0x5896c1f35950;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f35b50_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x5896c1f35b50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f35c50_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x5896c1f35c50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5896c1f35b50_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5896c1f35c50_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5896c1f38ea0, 4, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5896c1f35b50_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5896c1f35c50_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5896c1f39950, 4, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5896c1f35b50_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5896c1f35c50_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5896c1f383d0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5896c1f35b50_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5896c1f35c50_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5896c1f37900, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5896c1f35b50_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5896c1f35c50_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5896c1f36e50, 4, 0;
    %load/vec4 v0x5896c1f35c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f35c50_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %load/vec4 v0x5896c1f35b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f35b50_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .scope S_0x5896c1f34b30;
t_6 %join;
    %end;
    .thread T_23;
    .scope S_0x5896c1f34b30;
T_24 ;
    %wait E_0x5896c1f34f00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f36520_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x5896c1f36520_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.1, 5;
    %load/vec4 v0x5896c1f36a30_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5896c1f36520_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5896c1f38ea0, 4;
    %ix/getv/s 4, v0x5896c1f36520_0;
    %store/vec4a v0x5896c1f36af0, 4, 0;
    %load/vec4 v0x5896c1f36a30_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5896c1f36520_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5896c1f39950, 4;
    %ix/getv/s 4, v0x5896c1f36520_0;
    %store/vec4a v0x5896c1f36c10, 4, 0;
    %load/vec4 v0x5896c1f36a30_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5896c1f36520_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5896c1f383d0, 4;
    %ix/getv/s 4, v0x5896c1f36520_0;
    %store/vec4a v0x5896c1f368c0, 4, 0;
    %load/vec4 v0x5896c1f36a30_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5896c1f36520_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5896c1f37900, 4;
    %ix/getv/s 4, v0x5896c1f36520_0;
    %store/vec4a v0x5896c1f36750, 4, 0;
    %load/vec4 v0x5896c1f36a30_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5896c1f36520_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5896c1f36e50, 4;
    %ix/getv/s 4, v0x5896c1f36520_0;
    %store/vec4a v0x5896c1f365e0, 4, 0;
    %load/vec4 v0x5896c1f36520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f36520_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5896c1f34b30;
T_25 ;
    %wait E_0x5896c1f143e0;
    %load/vec4 v0x5896c1f36d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %fork t_9, S_0x5896c1f35d30;
    %jmp t_8;
    .scope S_0x5896c1f35d30;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f35f30_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x5896c1f35f30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896c1f36010_0, 0, 32;
T_25.4 ;
    %load/vec4 v0x5896c1f36010_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5896c1f35f30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5896c1f36010_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896c1f38ea0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5896c1f35f30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5896c1f36010_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896c1f39950, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5896c1f35f30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5896c1f36010_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896c1f383d0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5896c1f35f30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5896c1f36010_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896c1f37900, 0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5896c1f35f30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5896c1f36010_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896c1f36e50, 0, 4;
    %load/vec4 v0x5896c1f36010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f36010_0, 0, 32;
    %jmp T_25.4;
T_25.5 ;
    %load/vec4 v0x5896c1f35f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f35f30_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %end;
    .scope S_0x5896c1f34b30;
t_8 %join;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5896c1f3a420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x5896c1f3a840_0;
    %load/vec4 v0x5896c1f3a780_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5896c1f3a9e0_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896c1f38ea0, 0, 4;
    %load/vec4 v0x5896c1f3a900_0;
    %load/vec4 v0x5896c1f3a780_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5896c1f3a9e0_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896c1f39950, 0, 4;
    %load/vec4 v0x5896c1f3a6a0_0;
    %load/vec4 v0x5896c1f3a780_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5896c1f3a9e0_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896c1f383d0, 0, 4;
    %load/vec4 v0x5896c1f3a5c0_0;
    %load/vec4 v0x5896c1f3a780_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5896c1f3a9e0_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896c1f37900, 0, 4;
    %load/vec4 v0x5896c1f3a4e0_0;
    %load/vec4 v0x5896c1f3a780_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5896c1f3a9e0_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896c1f36e50, 0, 4;
T_25.6 ;
    %load/vec4 v0x5896c1f36280_0;
    %load/vec4 v0x5896c1f3a420_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %load/vec4 v0x5896c1f36350_0;
    %load/vec4 v0x5896c1f361b0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5896c1f36410_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896c1f36e50, 0, 4;
T_25.8 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5896c1f34290;
T_26 ;
    %wait E_0x5896c1f344a0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5896c1f34980_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5896c1f34640, 4;
    %store/vec4 v0x5896c1f348a0_0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5896c1f34640, 4;
    %store/vec4 v0x5896c1f347b0_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5896c1f34540_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x5896c1f34540_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_26.1, 5;
    %ix/getv/s 4, v0x5896c1f34540_0;
    %load/vec4a v0x5896c1f34640, 4;
    %load/vec4 v0x5896c1f348a0_0;
    %cmp/u;
    %jmp/0xz  T_26.2, 5;
    %ix/getv/s 4, v0x5896c1f34540_0;
    %load/vec4a v0x5896c1f34640, 4;
    %store/vec4 v0x5896c1f348a0_0, 0, 4;
    %load/vec4 v0x5896c1f34540_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x5896c1f34980_0, 0, 2;
T_26.2 ;
    %load/vec4 v0x5896c1f347b0_0;
    %ix/getv/s 4, v0x5896c1f34540_0;
    %load/vec4a v0x5896c1f34640, 4;
    %cmp/u;
    %jmp/0xz  T_26.4, 5;
    %ix/getv/s 4, v0x5896c1f34540_0;
    %load/vec4a v0x5896c1f34640, 4;
    %store/vec4 v0x5896c1f347b0_0, 0, 4;
T_26.4 ;
    %load/vec4 v0x5896c1f34540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896c1f34540_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5896c1ef7110;
T_27 ;
    %wait E_0x5896c1f143e0;
    %load/vec4 v0x5896c1f3d260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f3d600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f3b380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f3c000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f3c4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f3bd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f3b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f3b4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f3d7a0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f3d7a0_0, 0;
    %load/vec4 v0x5896c1f3d3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %jmp T_27.7;
T_27.2 ;
    %load/vec4 v0x5896c1f3cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %load/vec4 v0x5896c1f3d560_0;
    %assign/vec4 v0x5896c1f3d600_0, 0;
    %load/vec4 v0x5896c1f3b2c0_0;
    %assign/vec4 v0x5896c1f3b380_0, 0;
T_27.8 ;
    %jmp T_27.7;
T_27.3 ;
    %load/vec4 v0x5896c1f3b560_0;
    %load/vec4 v0x5896c1f3bf10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %load/vec4 v0x5896c1f3b7d0_0;
    %load/vec4 v0x5896c1f3be20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5896c1f3bd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f3b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f3b4c0_0, 0;
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x5896c1f3b560_0;
    %load/vec4 v0x5896c1f3bf10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f3bd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f3b650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f3b4c0_0, 0;
    %jmp T_27.13;
T_27.12 ;
    %load/vec4 v0x5896c1f3d600_0;
    %assign/vec4 v0x5896c1f3c4b0_0, 0;
T_27.13 ;
T_27.11 ;
    %jmp T_27.7;
T_27.4 ;
    %load/vec4 v0x5896c1f3c3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.14, 8;
    %load/vec4 v0x5896c1f3c0c0_0;
    %assign/vec4 v0x5896c1f3c000_0, 0;
T_27.14 ;
    %jmp T_27.7;
T_27.5 ;
    %load/vec4 v0x5896c1f3b380_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5896c1f3c000_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5896c1f3b380_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5896c1f3c000_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_27.16, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896c1f3bd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f3b4c0_0, 0;
    %jmp T_27.17;
T_27.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f3d7a0_0, 0;
    %load/vec4 v0x5896c1f3ce30_0;
    %assign/vec4 v0x5896c1f3dc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5896c1f3dae0_0, 0;
    %load/vec4 v0x5896c1f3d6d0_0;
    %assign/vec4 v0x5896c1f3dbb0_0, 0;
    %load/vec4 v0x5896c1f3c000_0;
    %parti/s 20, 12, 5;
    %assign/vec4 v0x5896c1f3da10_0, 0;
    %load/vec4 v0x5896c1f3c000_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x5896c1f3d940_0, 0;
    %load/vec4 v0x5896c1f3bbe0_0;
    %assign/vec4 v0x5896c1f3d870_0, 0;
    %load/vec4 v0x5896c1f3c000_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x5896c1f3be20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5896c1f3bd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f3b4c0_0, 0;
T_27.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f3b650_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x5896c1f3d0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f3b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5896c1f3b4c0_0, 0;
T_27.18 ;
    %jmp T_27.7;
T_27.7 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "./tlb_params.vh";
    "test_integration_memory_ptw.v";
    "memory.v";
    "ptw.v";
    "tlb.v";
    "tlb_controller.v";
    "tlb_lookup.v";
    "tlb_lru.v";
    "tlb_storage.v";
