Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 16 11:16:38 2024
| Host         : DESKTOP-1V0CU1G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        5420        
TIMING-18  Warning           Missing input or output delay                       3           
TIMING-20  Warning           Non-clocked latch                                   1000        
ULMTCS-2   Warning           Control Sets use limits require reduction           1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25108)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20488)
5. checking no_input_delay (6)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25108)
----------------------------
 There are 8537 register/latch pins with no clock driven by root clock pin: Inst_Clock_Converter/clk_temp_reg/Q (HIGH)

 There are 3621 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q (HIGH)

 There are 3621 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/Q (HIGH)

 There are 3621 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/FSM_sequential_cur_state_reg[2]/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__0/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__1/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__10/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__11/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__2/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__3/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__4/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__5/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__6/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__7/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__8/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__9/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__0/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__1/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__10/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__11/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__2/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__3/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__4/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__5/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__6/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__8/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__9/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__0/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__1/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__10/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__11/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__2/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__3/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__4/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__5/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__6/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__7/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__8/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__9/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__0/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__1/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__10/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__11/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__2/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__3/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__4/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__5/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__6/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__8/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__9/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_length_input_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_length_input_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_length_input_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_length_input_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_length_input_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20488)
----------------------------------------------------
 There are 20488 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.844        0.000                      0                  117        0.140        0.000                      0                  117        2.633        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Inst_PLL/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_out1_PLL100to108  {0.000 4.630}        9.259           108.000         
  clkfbout_PLL100to108  {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Inst_PLL/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_PLL100to108        3.844        0.000                      0                   58        0.140        0.000                      0                   58        4.130        0.000                       0                    49  
  clkfbout_PLL100to108                                                                                                                                                    2.633        0.000                       0                     3  
sys_clk_pin                   5.688        0.000                      0                   59        0.190        0.000                      0                   59        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_PLL100to108                        
(none)                clkfbout_PLL100to108                        
(none)                sys_clk_pin                                 
(none)                                      sys_clk_pin           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Inst_PLL/inst/clk_in1
  To Clock:  Inst_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL100to108
  To Clock:  clk_out1_PLL100to108

Setup :            0  Failing Endpoints,  Worst Slack        3.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.126ns (23.748%)  route 3.615ns (76.252%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.473ns = ( 5.786 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.613    -3.916    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X46Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDRE (Prop_fdre_C_Q)         0.518    -3.398 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.991    -2.407    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[1]
    SLICE_X40Y136        LUT3 (Prop_lut3_I0_O)        0.152    -2.255 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=8, routed)           0.705    -1.550    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X37Y136        LUT5 (Prop_lut5_I3_O)        0.332    -1.218 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=13, routed)          0.633    -0.585    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X39Y135        LUT6 (Prop_lut6_I2_O)        0.124    -0.461 r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_i_1/O
                         net (fo=1, routed)           1.286     0.825    Inst_VGA_Manager/Inst_VGA_Sync/v_sync0
    SLICE_X55Y120        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.477     5.786    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X55Y120        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
                         clock pessimism             -0.571     5.215    
                         clock uncertainty           -0.116     5.099    
    SLICE_X55Y120        FDRE (Setup_fdre_C_R)       -0.429     4.670    Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg
  -------------------------------------------------------------------
                         required time                          4.670    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  3.844    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.120ns (25.834%)  route 3.215ns (74.166%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 5.801 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.613    -3.916    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X46Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDRE (Prop_fdre_C_Q)         0.518    -3.398 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.991    -2.407    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[1]
    SLICE_X40Y136        LUT3 (Prop_lut3_I0_O)        0.152    -2.255 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=8, routed)           0.766    -1.488    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X36Y135        LUT6 (Prop_lut6_I1_O)        0.332    -1.156 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=6, routed)           0.443    -0.713    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X39Y135        LUT5 (Prop_lut5_I2_O)        0.118    -0.595 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1/O
                         net (fo=2, routed)           1.014     0.419    Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1_n_1
    SLICE_X47Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.492     5.801    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X47Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/C
                         clock pessimism             -0.480     5.321    
                         clock uncertainty           -0.116     5.205    
    SLICE_X47Y136        FDRE (Setup_fdre_C_D)       -0.310     4.895    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.126ns (25.329%)  route 3.320ns (74.671%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 5.801 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.613    -3.916    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X46Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDRE (Prop_fdre_C_Q)         0.518    -3.398 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.991    -2.407    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[1]
    SLICE_X40Y136        LUT3 (Prop_lut3_I0_O)        0.152    -2.255 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=8, routed)           0.766    -1.488    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X36Y135        LUT6 (Prop_lut6_I1_O)        0.332    -1.156 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=6, routed)           0.443    -0.713    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X39Y135        LUT3 (Prop_lut3_I1_O)        0.124    -0.589 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[2]_i_1/O
                         net (fo=2, routed)           1.119     0.530    Inst_VGA_Manager/Inst_VGA_Sync/v_count[2]_i_1_n_1
    SLICE_X44Y133        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.492     5.801    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X44Y133        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[2]/C
                         clock pessimism             -0.500     5.301    
                         clock uncertainty           -0.116     5.185    
    SLICE_X44Y133        FDRE (Setup_fdre_C_D)       -0.101     5.084    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.084    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.126ns (25.356%)  route 3.315ns (74.644%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 5.801 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.613    -3.916    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X46Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDRE (Prop_fdre_C_Q)         0.518    -3.398 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.991    -2.407    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[1]
    SLICE_X40Y136        LUT3 (Prop_lut3_I0_O)        0.152    -2.255 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=8, routed)           0.766    -1.488    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X36Y135        LUT6 (Prop_lut6_I1_O)        0.332    -1.156 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=6, routed)           0.613    -0.544    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X39Y135        LUT6 (Prop_lut6_I4_O)        0.124    -0.420 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[5]_i_1/O
                         net (fo=2, routed)           0.944     0.525    Inst_VGA_Manager/Inst_VGA_Sync/v_count[5]_i_1_n_1
    SLICE_X47Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.492     5.801    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X47Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[5]/C
                         clock pessimism             -0.480     5.321    
                         clock uncertainty           -0.116     5.205    
    SLICE_X47Y136        FDRE (Setup_fdre_C_D)       -0.101     5.104    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[5]
  -------------------------------------------------------------------
                         required time                          5.104    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.126ns (25.756%)  route 3.246ns (74.244%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 5.801 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.613    -3.916    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X46Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDRE (Prop_fdre_C_Q)         0.518    -3.398 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.991    -2.407    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[1]
    SLICE_X40Y136        LUT3 (Prop_lut3_I0_O)        0.152    -2.255 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=8, routed)           0.766    -1.488    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X36Y135        LUT6 (Prop_lut6_I1_O)        0.332    -1.156 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=6, routed)           0.327    -0.829    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X36Y136        LUT6 (Prop_lut6_I4_O)        0.124    -0.705 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_1/O
                         net (fo=2, routed)           1.161     0.456    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_1_n_1
    SLICE_X47Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.492     5.801    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X47Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]/C
                         clock pessimism             -0.480     5.321    
                         clock uncertainty           -0.116     5.205    
    SLICE_X47Y136        FDRE (Setup_fdre_C_D)       -0.105     5.100    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.126ns (26.436%)  route 3.133ns (73.564%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.461ns = ( 5.798 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.613    -3.916    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X46Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDRE (Prop_fdre_C_Q)         0.518    -3.398 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.991    -2.407    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[1]
    SLICE_X40Y136        LUT3 (Prop_lut3_I0_O)        0.152    -2.255 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=8, routed)           0.766    -1.488    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X36Y135        LUT6 (Prop_lut6_I1_O)        0.332    -1.156 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=6, routed)           0.443    -0.713    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X39Y135        LUT3 (Prop_lut3_I1_O)        0.124    -0.589 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[2]_i_1/O
                         net (fo=2, routed)           0.932     0.343    Inst_VGA_Manager/Inst_VGA_Sync/v_count[2]_i_1_n_1
    SLICE_X48Y132        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.489     5.798    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X48Y132        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]/C
                         clock pessimism             -0.483     5.315    
                         clock uncertainty           -0.116     5.199    
    SLICE_X48Y132        FDRE (Setup_fdre_C_D)       -0.081     5.118    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.916ns (22.842%)  route 3.094ns (77.158%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 5.803 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.613    -3.916    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X46Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDRE (Prop_fdre_C_Q)         0.518    -3.398 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           1.440    -1.957    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[1]
    SLICE_X35Y136        LUT6 (Prop_lut6_I3_O)        0.124    -1.833 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_4/O
                         net (fo=2, routed)           0.552    -1.281    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_4_n_1
    SLICE_X37Y135        LUT6 (Prop_lut6_I1_O)        0.124    -1.157 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.792    -0.365    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X42Y136        LUT5 (Prop_lut5_I3_O)        0.150    -0.215 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1/O
                         net (fo=2, routed)           0.310     0.094    Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1_n_1
    SLICE_X43Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.494     5.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/C
                         clock pessimism             -0.500     5.303    
                         clock uncertainty           -0.116     5.187    
    SLICE_X43Y136        FDRE (Setup_fdre_C_D)       -0.317     4.870    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]
  -------------------------------------------------------------------
                         required time                          4.870    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 1.126ns (29.608%)  route 2.677ns (70.392%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 5.797 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.613    -3.916    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X46Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDRE (Prop_fdre_C_Q)         0.518    -3.398 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.991    -2.407    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[1]
    SLICE_X40Y136        LUT3 (Prop_lut3_I0_O)        0.152    -2.255 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=8, routed)           0.601    -1.654    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X37Y137        LUT6 (Prop_lut6_I4_O)        0.332    -1.322 r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_i_2/O
                         net (fo=1, routed)           0.149    -1.173    Inst_VGA_Manager/Inst_VGA_Sync/h_sync_i_2_n_1
    SLICE_X37Y137        LUT4 (Prop_lut4_I0_O)        0.124    -1.049 r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_i_1/O
                         net (fo=1, routed)           0.936    -0.113    Inst_VGA_Manager/Inst_VGA_Sync/h_sync0
    SLICE_X52Y144        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.488     5.797    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X52Y144        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
                         clock pessimism             -0.571     5.226    
                         clock uncertainty           -0.116     5.110    
    SLICE_X52Y144        FDRE (Setup_fdre_C_R)       -0.429     4.681    Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg
  -------------------------------------------------------------------
                         required time                          4.681    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.890ns (21.114%)  route 3.325ns (78.886%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 5.803 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.613    -3.916    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X46Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDRE (Prop_fdre_C_Q)         0.518    -3.398 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           1.440    -1.957    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[1]
    SLICE_X35Y136        LUT6 (Prop_lut6_I3_O)        0.124    -1.833 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_4/O
                         net (fo=2, routed)           0.552    -1.281    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_4_n_1
    SLICE_X37Y135        LUT6 (Prop_lut6_I1_O)        0.124    -1.157 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.792    -0.365    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X42Y136        LUT4 (Prop_lut4_I2_O)        0.124    -0.241 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1/O
                         net (fo=2, routed)           0.541     0.299    Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1_n_1
    SLICE_X43Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.494     5.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/C
                         clock pessimism             -0.500     5.303    
                         clock uncertainty           -0.116     5.187    
    SLICE_X43Y136        FDRE (Setup_fdre_C_D)       -0.093     5.094    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]
  -------------------------------------------------------------------
                         required time                          5.094    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.890ns (20.920%)  route 3.364ns (79.080%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 5.803 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.613    -3.916    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X46Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDRE (Prop_fdre_C_Q)         0.518    -3.398 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           1.440    -1.957    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[1]
    SLICE_X35Y136        LUT6 (Prop_lut6_I3_O)        0.124    -1.833 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_4/O
                         net (fo=2, routed)           0.552    -1.281    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_4_n_1
    SLICE_X37Y135        LUT6 (Prop_lut6_I1_O)        0.124    -1.157 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.792    -0.365    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X42Y136        LUT4 (Prop_lut4_I2_O)        0.124    -0.241 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1/O
                         net (fo=2, routed)           0.580     0.338    Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1_n_1
    SLICE_X43Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.494     5.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/C
                         clock pessimism             -0.500     5.303    
                         clock uncertainty           -0.116     5.187    
    SLICE_X43Y136        FDRE (Setup_fdre_C_D)       -0.043     5.144    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.144    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  4.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.558    -0.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/Q
                         net (fo=8, routed)           0.088    -0.575    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[9]
    SLICE_X38Y136        LUT6 (Prop_lut6_I3_O)        0.045    -0.530 r  Inst_VGA_Manager/Inst_VGA_Sync/col[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.530    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X38Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.829    -0.761    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X38Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                         clock pessimism             -0.030    -0.791    
    SLICE_X38Y136        FDRE (Hold_fdre_C_D)         0.121    -0.670    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.217%)  route 0.151ns (44.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.558    -0.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.663 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/Q
                         net (fo=14, routed)          0.151    -0.512    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[7]
    SLICE_X38Y136        LUT5 (Prop_lut5_I1_O)        0.045    -0.467 r  Inst_VGA_Manager/Inst_VGA_Sync/col[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.467    Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]
    SLICE_X38Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.829    -0.761    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X38Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
                         clock pessimism             -0.030    -0.791    
    SLICE_X38Y136        FDRE (Hold_fdre_C_D)         0.121    -0.670    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.558    -0.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/Q
                         net (fo=21, routed)          0.156    -0.507    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[3]
    SLICE_X38Y136        LUT6 (Prop_lut6_I4_O)        0.045    -0.462 r  Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.462    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]
    SLICE_X38Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.829    -0.761    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X38Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/C
                         clock pessimism             -0.030    -0.791    
    SLICE_X38Y136        FDRE (Hold_fdre_C_D)         0.120    -0.671    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.558    -0.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/Q
                         net (fo=21, routed)          0.160    -0.503    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[3]
    SLICE_X38Y136        LUT6 (Prop_lut6_I4_O)        0.045    -0.458 r  Inst_VGA_Manager/Inst_VGA_Sync/col[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.458    Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]
    SLICE_X38Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.829    -0.761    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X38Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/C
                         clock pessimism             -0.030    -0.791    
    SLICE_X38Y136        FDRE (Hold_fdre_C_D)         0.121    -0.670    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.226ns (60.579%)  route 0.147ns (39.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.558    -0.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.128    -0.676 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=15, routed)          0.147    -0.529    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[5]
    SLICE_X39Y136        LUT6 (Prop_lut6_I2_O)        0.098    -0.431 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.431    Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]_i_1_n_1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.829    -0.761    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                         clock pessimism             -0.043    -0.804    
    SLICE_X39Y136        FDRE (Hold_fdre_C_D)         0.092    -0.712    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.183ns (44.869%)  route 0.225ns (55.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.558    -0.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/Q
                         net (fo=21, routed)          0.225    -0.438    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[3]
    SLICE_X39Y136        LUT5 (Prop_lut5_I0_O)        0.042    -0.396 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.396    Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]_i_1_n_1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.829    -0.761    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/C
                         clock pessimism             -0.043    -0.804    
    SLICE_X39Y136        FDRE (Hold_fdre_C_D)         0.107    -0.697    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.625%)  route 0.213ns (53.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.558    -0.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/Q
                         net (fo=21, routed)          0.213    -0.450    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[3]
    SLICE_X39Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.405 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.405    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_1_n_1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.829    -0.761    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                         clock pessimism             -0.043    -0.804    
    SLICE_X39Y136        FDRE (Hold_fdre_C_D)         0.092    -0.712    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.272%)  route 0.225ns (54.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.558    -0.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/Q
                         net (fo=21, routed)          0.225    -0.438    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[3]
    SLICE_X39Y136        LUT4 (Prop_lut4_I3_O)        0.045    -0.393 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.393    Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]_i_1_n_1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.829    -0.761    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                         clock pessimism             -0.043    -0.804    
    SLICE_X39Y136        FDRE (Hold_fdre_C_D)         0.091    -0.713    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.322%)  route 0.243ns (56.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.558    -0.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/Q
                         net (fo=6, routed)           0.243    -0.419    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_1_[10]
    SLICE_X39Y136        LUT4 (Prop_lut4_I0_O)        0.045    -0.374 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.374    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]_i_2_n_1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.829    -0.761    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X39Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                         clock pessimism             -0.043    -0.804    
    SLICE_X39Y136        FDRE (Hold_fdre_C_D)         0.092    -0.712    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.071%)  route 0.330ns (63.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.558    -0.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/Q
                         net (fo=7, routed)           0.206    -0.457    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg_n_1_[4]
    SLICE_X42Y136        LUT6 (Prop_lut6_I2_O)        0.045    -0.412 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1/O
                         net (fo=2, routed)           0.124    -0.288    Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1_n_1
    SLICE_X43Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.826    -0.763    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/C
                         clock pessimism             -0.006    -0.769    
    SLICE_X43Y136        FDRE (Hold_fdre_C_D)         0.047    -0.722    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.434    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL100to108
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y17  Inst_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X48Y132   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X38Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X44Y133   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X41Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X38Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X38Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X38Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X41Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X48Y132   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X48Y132   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X38Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X38Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X44Y133   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X44Y133   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X38Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X38Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X48Y132   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X48Y132   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X38Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X38Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X44Y133   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X44Y133   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X38Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X38Y136   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL100to108
  To Clock:  clkfbout_PLL100to108

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL100to108
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  Inst_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.704ns (18.296%)  route 3.144ns (81.704%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.626     5.229    Inst_Clock_Converter/CLK
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.103     6.788    Inst_Clock_Converter/counter[18]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.912 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=2, routed)           0.802     7.714    Inst_Clock_Converter/counter[19]_i_4_n_1
    SLICE_X52Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          1.238     9.076    Inst_Clock_Converter/clk_temp
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.505    14.928    Inst_Clock_Converter/CLK
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.429    14.764    Inst_Clock_Converter/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.704ns (18.296%)  route 3.144ns (81.704%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.626     5.229    Inst_Clock_Converter/CLK
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.103     6.788    Inst_Clock_Converter/counter[18]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.912 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=2, routed)           0.802     7.714    Inst_Clock_Converter/counter[19]_i_4_n_1
    SLICE_X52Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          1.238     9.076    Inst_Clock_Converter/clk_temp
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.505    14.928    Inst_Clock_Converter/CLK
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.429    14.764    Inst_Clock_Converter/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.704ns (18.296%)  route 3.144ns (81.704%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.626     5.229    Inst_Clock_Converter/CLK
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.103     6.788    Inst_Clock_Converter/counter[18]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.912 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=2, routed)           0.802     7.714    Inst_Clock_Converter/counter[19]_i_4_n_1
    SLICE_X52Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          1.238     9.076    Inst_Clock_Converter/clk_temp
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.505    14.928    Inst_Clock_Converter/CLK
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.429    14.764    Inst_Clock_Converter/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.704ns (18.931%)  route 3.015ns (81.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.626     5.229    Inst_Clock_Converter/CLK
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.103     6.788    Inst_Clock_Converter/counter[18]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.912 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=2, routed)           0.802     7.714    Inst_Clock_Converter/counter[19]_i_4_n_1
    SLICE_X52Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          1.109     8.948    Inst_Clock_Converter/clk_temp
    SLICE_X53Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.505    14.928    Inst_Clock_Converter/CLK
    SLICE_X53Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDRE (Setup_fdre_C_R)       -0.429    14.739    Inst_Clock_Converter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.704ns (18.931%)  route 3.015ns (81.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.626     5.229    Inst_Clock_Converter/CLK
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.103     6.788    Inst_Clock_Converter/counter[18]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.912 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=2, routed)           0.802     7.714    Inst_Clock_Converter/counter[19]_i_4_n_1
    SLICE_X52Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          1.109     8.948    Inst_Clock_Converter/clk_temp
    SLICE_X53Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.505    14.928    Inst_Clock_Converter/CLK
    SLICE_X53Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDRE (Setup_fdre_C_R)       -0.429    14.739    Inst_Clock_Converter/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.704ns (18.931%)  route 3.015ns (81.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.626     5.229    Inst_Clock_Converter/CLK
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.103     6.788    Inst_Clock_Converter/counter[18]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.912 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=2, routed)           0.802     7.714    Inst_Clock_Converter/counter[19]_i_4_n_1
    SLICE_X52Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          1.109     8.948    Inst_Clock_Converter/clk_temp
    SLICE_X53Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.505    14.928    Inst_Clock_Converter/CLK
    SLICE_X53Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDRE (Setup_fdre_C_R)       -0.429    14.739    Inst_Clock_Converter/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.704ns (18.931%)  route 3.015ns (81.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.626     5.229    Inst_Clock_Converter/CLK
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.103     6.788    Inst_Clock_Converter/counter[18]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.912 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=2, routed)           0.802     7.714    Inst_Clock_Converter/counter[19]_i_4_n_1
    SLICE_X52Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          1.109     8.948    Inst_Clock_Converter/clk_temp
    SLICE_X53Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.505    14.928    Inst_Clock_Converter/CLK
    SLICE_X53Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDRE (Setup_fdre_C_R)       -0.429    14.739    Inst_Clock_Converter/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.704ns (20.534%)  route 2.724ns (79.466%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.626     5.229    Inst_Clock_Converter/CLK
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.103     6.788    Inst_Clock_Converter/counter[18]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.912 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=2, routed)           0.802     7.714    Inst_Clock_Converter/counter[19]_i_4_n_1
    SLICE_X52Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.819     8.657    Inst_Clock_Converter/clk_temp
    SLICE_X53Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.504    14.927    Inst_Clock_Converter/CLK
    SLICE_X53Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[10]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.429    14.738    Inst_Clock_Converter/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.704ns (20.534%)  route 2.724ns (79.466%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.626     5.229    Inst_Clock_Converter/CLK
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.103     6.788    Inst_Clock_Converter/counter[18]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.912 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=2, routed)           0.802     7.714    Inst_Clock_Converter/counter[19]_i_4_n_1
    SLICE_X52Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.819     8.657    Inst_Clock_Converter/clk_temp
    SLICE_X53Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.504    14.927    Inst_Clock_Converter/CLK
    SLICE_X53Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.429    14.738    Inst_Clock_Converter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.704ns (20.534%)  route 2.724ns (79.466%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.626     5.229    Inst_Clock_Converter/CLK
    SLICE_X53Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.103     6.788    Inst_Clock_Converter/counter[18]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.912 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=2, routed)           0.802     7.714    Inst_Clock_Converter/counter[19]_i_4_n_1
    SLICE_X52Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.838 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.819     8.657    Inst_Clock_Converter/clk_temp
    SLICE_X53Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.504    14.927    Inst_Clock_Converter/CLK
    SLICE_X53Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.429    14.738    Inst_Clock_Converter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  6.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[0].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.552     1.471    Inst_ScaledString/scaling[0].Inst_Scaler/CLK
    SLICE_X45Y121        FDRE                                         r  Inst_ScaledString/scaling[0].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.128     1.599 r  Inst_ScaledString/scaling[0].Inst_Scaler/en_reg/Q
                         net (fo=1, routed)           0.054     1.654    Inst_ScaledString/scaling[0].Inst_Scaler/en
    SLICE_X45Y121        LUT2 (Prop_lut2_I0_O)        0.099     1.753 r  Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled[0][20]_i_1/O
                         net (fo=1, routed)           0.000     1.753    Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled[0][20]_i_1_n_1
    SLICE_X45Y121        FDRE                                         r  Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.820     1.985    Inst_ScaledString/scaling[0].Inst_Scaler/CLK
    SLICE_X45Y121        FDRE                                         r  Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][20]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X45Y121        FDRE (Hold_fdre_C_D)         0.091     1.562    Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[7].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.553     1.472    Inst_ScaledString/scaling[7].Inst_Scaler/CLK
    SLICE_X53Y116        FDRE                                         r  Inst_ScaledString/scaling[7].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_fdre_C_Q)         0.128     1.600 r  Inst_ScaledString/scaling[7].Inst_Scaler/en_reg/Q
                         net (fo=1, routed)           0.054     1.655    Inst_ScaledString/scaling[7].Inst_Scaler/en_reg_n_1
    SLICE_X53Y116        LUT2 (Prop_lut2_I0_O)        0.099     1.754 r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled[15][54]_i_1/O
                         net (fo=1, routed)           0.000     1.754    Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled[15][54]_i_1_n_1
    SLICE_X53Y116        FDRE                                         r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.821     1.986    Inst_ScaledString/scaling[7].Inst_Scaler/CLK
    SLICE_X53Y116        FDRE                                         r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X53Y116        FDRE (Hold_fdre_C_D)         0.091     1.563    Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.555     1.474    Inst_ScaledString/scaling[4].Inst_Scaler/CLK
    SLICE_X40Y118        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDRE (Prop_fdre_C_Q)         0.128     1.602 r  Inst_ScaledString/scaling[4].Inst_Scaler/en_reg/Q
                         net (fo=1, routed)           0.062     1.664    Inst_ScaledString/scaling[4].Inst_Scaler/en_reg_n_1
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.099     1.763 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled[25][74]_i_1/O
                         net (fo=1, routed)           0.000     1.763    Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled[25][74]_i_1_n_1
    SLICE_X40Y118        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.825     1.990    Inst_ScaledString/scaling[4].Inst_Scaler/CLK
    SLICE_X40Y118        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X40Y118        FDRE (Hold_fdre_C_D)         0.091     1.565    Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.549     1.468    Inst_edge/CLK
    SLICE_X41Y124        FDRE                                         r  Inst_edge/sreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Inst_edge/sreg_reg[4]/Q
                         net (fo=2, routed)           0.170     1.780    Inst_edge/sreg[4]
    SLICE_X41Y124        FDRE                                         r  Inst_edge/sreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.818     1.983    Inst_edge/CLK
    SLICE_X41Y124        FDRE                                         r  Inst_edge/sreg_reg[7]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X41Y124        FDRE (Hold_fdre_C_D)         0.061     1.529    Inst_edge/sreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.564     1.483    Inst_Clock_Converter/CLK
    SLICE_X53Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  Inst_Clock_Converter/counter_reg[12]/Q
                         net (fo=2, routed)           0.118     1.742    Inst_Clock_Converter/counter[12]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  Inst_Clock_Converter/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.850    Inst_Clock_Converter/p_1_in[12]
    SLICE_X53Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.834     1.999    Inst_Clock_Converter/CLK
    SLICE_X53Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    Inst_Clock_Converter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.565     1.484    Inst_Clock_Converter/CLK
    SLICE_X53Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Inst_Clock_Converter/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.743    Inst_Clock_Converter/counter[16]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  Inst_Clock_Converter/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.851    Inst_Clock_Converter/p_1_in[16]
    SLICE_X53Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.835     2.000    Inst_Clock_Converter/CLK
    SLICE_X53Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    Inst_Clock_Converter/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.564     1.483    Inst_Clock_Converter/CLK
    SLICE_X53Y94         FDRE                                         r  Inst_Clock_Converter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  Inst_Clock_Converter/counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.744    Inst_Clock_Converter/counter[4]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  Inst_Clock_Converter/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.852    Inst_Clock_Converter/p_1_in[4]
    SLICE_X53Y94         FDRE                                         r  Inst_Clock_Converter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.834     1.999    Inst_Clock_Converter/CLK
    SLICE_X53Y94         FDRE                                         r  Inst_Clock_Converter/counter_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    Inst_Clock_Converter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.550     1.469    Inst_ScaledString/scaling[6].Inst_Scaler/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/Q
                         net (fo=11, routed)          0.170     1.781    Inst_ScaledString/scaling[6].Inst_Scaler/start[0][0][0]
    SLICE_X49Y122        LUT2 (Prop_lut2_I1_O)        0.045     1.826 r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled[60][74]_i_1/O
                         net (fo=1, routed)           0.000     1.826    Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled[60][74]_i_1_n_1
    SLICE_X49Y122        FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.817     1.983    Inst_ScaledString/scaling[6].Inst_Scaler/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X49Y122        FDRE (Hold_fdre_C_D)         0.092     1.561    Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.564     1.483    Inst_Clock_Converter/CLK
    SLICE_X53Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  Inst_Clock_Converter/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.745    Inst_Clock_Converter/counter[8]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  Inst_Clock_Converter/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.853    Inst_Clock_Converter/p_1_in[8]
    SLICE_X53Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.834     1.999    Inst_Clock_Converter/CLK
    SLICE_X53Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    Inst_Clock_Converter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.564     1.483    Inst_Clock_Converter/CLK
    SLICE_X53Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  Inst_Clock_Converter/counter_reg[9]/Q
                         net (fo=2, routed)           0.116     1.740    Inst_Clock_Converter/counter[9]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.855 r  Inst_Clock_Converter/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.855    Inst_Clock_Converter/p_1_in[9]
    SLICE_X53Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.834     1.999    Inst_Clock_Converter/CLK
    SLICE_X53Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[9]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    Inst_Clock_Converter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Inst_ClockDistributor/bufg_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    Inst_Clock_Converter/clk_temp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    Inst_Clock_Converter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    Inst_Clock_Converter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    Inst_Clock_Converter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    Inst_Clock_Converter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    Inst_Clock_Converter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    Inst_Clock_Converter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    Inst_Clock_Converter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    Inst_Clock_Converter/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         20492 Endpoints
Min Delay         20492 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[3][18]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.351ns  (logic 0.704ns (1.789%)  route 38.647ns (98.211%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X45Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=739, routed)        10.223    10.679    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0][31]_P_0[0]
    SLICE_X35Y183        LUT3 (Prop_lut3_I1_O)        0.124    10.803 r  Inst_GAME_Play/Inst_Move_Up/inited_reg_i_3/O
                         net (fo=2719, routed)        2.654    13.457    Inst_GAME_Play/Inst_Move_Up/up_en
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.581 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i[0][15]_C_i_1/O
                         net (fo=638, routed)        25.770    39.351    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0]0
    SLICE_X3Y159         FDPE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[3][18]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[2][18]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.042ns  (logic 0.704ns (1.803%)  route 38.338ns (98.197%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X45Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=739, routed)        10.223    10.679    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0][31]_P_0[0]
    SLICE_X35Y183        LUT3 (Prop_lut3_I1_O)        0.124    10.803 r  Inst_GAME_Play/Inst_Move_Up/inited_reg_i_3/O
                         net (fo=2719, routed)        2.654    13.457    Inst_GAME_Play/Inst_Move_Up/up_en
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.581 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i[0][15]_C_i_1/O
                         net (fo=638, routed)        25.461    39.042    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0]0
    SLICE_X2Y160         FDPE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[2][18]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[2][25]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.701ns  (logic 0.704ns (1.819%)  route 37.997ns (98.181%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X45Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=739, routed)        10.223    10.679    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0][31]_P_0[0]
    SLICE_X35Y183        LUT3 (Prop_lut3_I1_O)        0.124    10.803 r  Inst_GAME_Play/Inst_Move_Up/inited_reg_i_3/O
                         net (fo=2719, routed)        2.654    13.457    Inst_GAME_Play/Inst_Move_Up/up_en
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.581 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i[0][15]_C_i_1/O
                         net (fo=638, routed)        25.120    38.701    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0]0
    SLICE_X1Y165         FDPE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[2][25]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[1][25]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.164ns  (logic 0.704ns (1.845%)  route 37.460ns (98.155%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X45Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=739, routed)        10.223    10.679    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0][31]_P_0[0]
    SLICE_X35Y183        LUT3 (Prop_lut3_I1_O)        0.124    10.803 r  Inst_GAME_Play/Inst_Move_Up/inited_reg_i_3/O
                         net (fo=2719, routed)        2.654    13.457    Inst_GAME_Play/Inst_Move_Up/up_en
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.581 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i[0][15]_C_i_1/O
                         net (fo=638, routed)        24.583    38.164    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0]0
    SLICE_X0Y175         FDPE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[1][25]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[1][27]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.861ns  (logic 0.704ns (1.859%)  route 37.157ns (98.141%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X45Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=739, routed)        10.223    10.679    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0][31]_P_0[0]
    SLICE_X35Y183        LUT3 (Prop_lut3_I1_O)        0.124    10.803 r  Inst_GAME_Play/Inst_Move_Up/inited_reg_i_3/O
                         net (fo=2719, routed)        2.654    13.457    Inst_GAME_Play/Inst_Move_Up/up_en
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.581 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i[0][15]_C_i_1/O
                         net (fo=638, routed)        24.280    37.861    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0]0
    SLICE_X4Y176         FDPE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[1][27]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[3][22]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.715ns  (logic 0.704ns (1.867%)  route 37.011ns (98.133%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X45Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=739, routed)        10.223    10.679    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0][31]_P_0[0]
    SLICE_X35Y183        LUT3 (Prop_lut3_I1_O)        0.124    10.803 r  Inst_GAME_Play/Inst_Move_Up/inited_reg_i_3/O
                         net (fo=2719, routed)        2.654    13.457    Inst_GAME_Play/Inst_Move_Up/up_en
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.581 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i[0][15]_C_i_1/O
                         net (fo=638, routed)        24.134    37.715    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0]0
    SLICE_X0Y180         FDPE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[3][22]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[1][28]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.472ns  (logic 0.704ns (1.879%)  route 36.768ns (98.121%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X45Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=739, routed)        10.223    10.679    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0][31]_P_0[0]
    SLICE_X35Y183        LUT3 (Prop_lut3_I1_O)        0.124    10.803 r  Inst_GAME_Play/Inst_Move_Up/inited_reg_i_3/O
                         net (fo=2719, routed)        2.654    13.457    Inst_GAME_Play/Inst_Move_Up/up_en
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.581 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i[0][15]_C_i_1/O
                         net (fo=638, routed)        23.891    37.472    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0]0
    SLICE_X0Y198         FDPE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[1][28]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[5][22]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.409ns  (logic 0.704ns (1.882%)  route 36.705ns (98.118%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X45Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=739, routed)        10.223    10.679    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0][31]_P_0[0]
    SLICE_X35Y183        LUT3 (Prop_lut3_I1_O)        0.124    10.803 r  Inst_GAME_Play/Inst_Move_Up/inited_reg_i_3/O
                         net (fo=2719, routed)        2.654    13.457    Inst_GAME_Play/Inst_Move_Up/up_en
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.581 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i[0][15]_C_i_1/O
                         net (fo=638, routed)        23.828    37.409    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0]0
    SLICE_X5Y182         FDPE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[5][22]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[2][22]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.331ns  (logic 0.704ns (1.886%)  route 36.627ns (98.114%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X45Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=739, routed)        10.223    10.679    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0][31]_P_0[0]
    SLICE_X35Y183        LUT3 (Prop_lut3_I1_O)        0.124    10.803 r  Inst_GAME_Play/Inst_Move_Up/inited_reg_i_3/O
                         net (fo=2719, routed)        2.654    13.457    Inst_GAME_Play/Inst_Move_Up/up_en
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.581 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i[0][15]_C_i_1/O
                         net (fo=638, routed)        23.750    37.331    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0]0
    SLICE_X3Y180         FDPE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[2][22]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[4][22]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.181ns  (logic 0.704ns (1.893%)  route 36.477ns (98.107%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X45Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=739, routed)        10.223    10.679    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0][31]_P_0[0]
    SLICE_X35Y183        LUT3 (Prop_lut3_I1_O)        0.124    10.803 r  Inst_GAME_Play/Inst_Move_Up/inited_reg_i_3/O
                         net (fo=2719, routed)        2.654    13.457    Inst_GAME_Play/Inst_Move_Up/up_en
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.581 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i[0][15]_C_i_1/O
                         net (fo=638, routed)        23.600    37.181    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0]0
    SLICE_X11Y182        FDPE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[4][22]_P/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Left/random_xy_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/food_xy_i_reg[30]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y196        FDRE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Left/random_xy_reg[30]/C
    SLICE_X37Y196        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Left/random_xy_reg[30]/Q
                         net (fo=2, routed)           0.111     0.252    Inst_GAME_Play/Inst_Move_Left/random_xy[30]
    SLICE_X34Y195        FDPE                                         r  Inst_GAME_Play/Inst_Move_Left/food_xy_i_reg[30]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Left/random_xy_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/food_xy_i_reg[14]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.195%)  route 0.114ns (44.805%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y196        FDRE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Left/random_xy_reg[14]/C
    SLICE_X48Y196        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Left/random_xy_reg[14]/Q
                         net (fo=2, routed)           0.114     0.255    Inst_GAME_Play/Inst_Move_Left/random_xy[14]
    SLICE_X46Y196        FDPE                                         r  Inst_GAME_Play/Inst_Move_Left/food_xy_i_reg[14]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][17]/G
                            (positive level-sensitive latch)
  Destination:            Inst_GAME_Play/Inst_Move_Right/snake_mesh_xy_reg[15][17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.203ns (75.380%)  route 0.066ns (24.620%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y130        LDCE                         0.000     0.000 r  Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][17]/G
    SLICE_X13Y130        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][17]/Q
                         net (fo=12, routed)          0.066     0.224    Inst_GAME_Play/Inst_Move_Right/snake_mesh_xy_reg[15][31]_1[17]
    SLICE_X12Y130        LUT5 (Prop_lut5_I3_O)        0.045     0.269 r  Inst_GAME_Play/Inst_Move_Right/snake_mesh_xy[15][17]_i_1__2/O
                         net (fo=1, routed)           0.000     0.269    Inst_GAME_Play/Inst_Move_Right/snake_mesh_xy[15][17]_i_1__2_n_1
    SLICE_X12Y130        FDRE                                         r  Inst_GAME_Play/Inst_Move_Right/snake_mesh_xy_reg[15][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Down/random_xy_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/Inst_Move_Down/food_xy_i_reg[14]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.146%)  route 0.129ns (47.854%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y197        FDRE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Down/random_xy_reg[14]/C
    SLICE_X51Y197        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Down/random_xy_reg[14]/Q
                         net (fo=2, routed)           0.129     0.270    Inst_GAME_Play/Inst_Move_Down/random_xy[14]
    SLICE_X49Y196        FDPE                                         r  Inst_GAME_Play/Inst_Move_Down/food_xy_i_reg[14]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][30]/G
                            (positive level-sensitive latch)
  Destination:            Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_reg[5][30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.203ns (74.824%)  route 0.068ns (25.176%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y182        LDCE                         0.000     0.000 r  Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][30]/G
    SLICE_X35Y182        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][30]/Q
                         net (fo=12, routed)          0.068     0.226    Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_reg[5][31]_1[30]
    SLICE_X34Y182        LUT5 (Prop_lut5_I3_O)        0.045     0.271 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy[5][30]_i_1__0/O
                         net (fo=1, routed)           0.000     0.271    Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy[5][30]_i_1__0_n_1
    SLICE_X34Y182        FDRE                                         r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Down/food_xy_i_reg[28]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/Inst_Move_Down/food_xy_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y198        FDPE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Down/food_xy_i_reg[28]_P/C
    SLICE_X43Y198        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Down/food_xy_i_reg[28]_P/Q
                         net (fo=1, routed)           0.087     0.228    Inst_GAME_Play/Inst_Move_Down/food_xy_i_reg[28]_P_n_1
    SLICE_X42Y198        LUT5 (Prop_lut5_I0_O)        0.045     0.273 r  Inst_GAME_Play/Inst_Move_Down/food_xy[28]_i_1__0/O
                         net (fo=1, routed)           0.000     0.273    Inst_GAME_Play/Inst_Move_Down/food_xy[28]_i_1__0_n_1
    SLICE_X42Y198        FDRE                                         r  Inst_GAME_Play/Inst_Move_Down/food_xy_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Right/random_xy_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/Inst_Move_Right/food_xy_i_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDRE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Right/random_xy_reg[7]/C
    SLICE_X46Y191        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_GAME_Play/Inst_Move_Right/random_xy_reg[7]/Q
                         net (fo=2, routed)           0.111     0.275    Inst_GAME_Play/Inst_Move_Right/random_xy[7]
    SLICE_X49Y191        FDPE                                         r  Inst_GAME_Play/Inst_Move_Right/food_xy_i_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Down/random_xy_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/Inst_Move_Down/food_xy_i_reg[17]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.164ns (58.417%)  route 0.117ns (41.583%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y198        FDRE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Down/random_xy_reg[17]/C
    SLICE_X42Y198        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_GAME_Play/Inst_Move_Down/random_xy_reg[17]/Q
                         net (fo=2, routed)           0.117     0.281    Inst_GAME_Play/Inst_Move_Down/random_xy[17]
    SLICE_X44Y198        FDPE                                         r  Inst_GAME_Play/Inst_Move_Down/food_xy_i_reg[17]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Left/food_xy_i_reg[13]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/food_xy_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDCE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Left/food_xy_i_reg[13]_C/C
    SLICE_X48Y198        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Left/food_xy_i_reg[13]_C/Q
                         net (fo=2, routed)           0.097     0.238    Inst_GAME_Play/Inst_Move_Left/food_xy_i_reg[13]_C_n_1
    SLICE_X49Y198        LUT5 (Prop_lut5_I2_O)        0.045     0.283 r  Inst_GAME_Play/Inst_Move_Left/food_xy[13]_i_1__1/O
                         net (fo=1, routed)           0.000     0.283    Inst_GAME_Play/Inst_Move_Left/food_xy[13]_i_1__1_n_1
    SLICE_X49Y198        FDRE                                         r  Inst_GAME_Play/Inst_Move_Left/food_xy_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[12][12]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_reg[12][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y154        FDPE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[12][12]_P/C
    SLICE_X64Y154        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[12][12]_P/Q
                         net (fo=3, routed)           0.098     0.239    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[12][12]_P_n_1
    SLICE_X65Y154        LUT5 (Prop_lut5_I0_O)        0.045     0.284 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy[12][12]_i_1__1/O
                         net (fo=1, routed)           0.000     0.284    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy[12][12]_i_1__1_n_1
    SLICE_X65Y154        FDRE                                         r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_reg[12][12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_PLL100to108
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.362ns  (logic 10.660ns (25.772%)  route 30.702ns (74.228%))
  Logic Levels:           39  (CARRY4=17 LUT1=1 LUT2=1 LUT3=1 LUT4=7 LUT5=7 LUT6=5)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.618    -3.911    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.419    -3.492 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.187    -2.305    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X34Y129        LUT1 (Prop_lut1_I0_O)        0.299    -2.006 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_123/O
                         net (fo=1, routed)           0.000    -2.006    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_123_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -1.473 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    -1.473    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_65_n_1
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.356 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    -1.356    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_28_n_1
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.239 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -1.239    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_13_n_1
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.122 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_5/CO[3]
                         net (fo=373, routed)         3.997     2.875    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_5_n_1
    SLICE_X36Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528     3.403 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000     3.403    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_553_n_1
    SLICE_X36Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.517 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000     3.517    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_391_n_1
    SLICE_X36Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.851 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_238/O[1]
                         net (fo=29, routed)          1.730     5.581    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/START[0][0]4[26]
    SLICE_X38Y132        LUT4 (Prop_lut4_I2_O)        0.332     5.913 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_970/O
                         net (fo=4, routed)           1.167     7.080    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_970_n_1
    SLICE_X38Y128        LUT5 (Prop_lut5_I0_O)        0.331     7.411 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_974/O
                         net (fo=1, routed)           0.000     7.411    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_974_n_1
    SLICE_X38Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.787 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000     7.787    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_821_n_1
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_817/CO[3]
                         net (fo=1, routed)           0.000     7.904    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_817_n_1
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.133 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_833/CO[2]
                         net (fo=36, routed)          1.527     9.660    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_833_n_2
    SLICE_X38Y131        LUT4 (Prop_lut4_I0_O)        0.310     9.970 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1074/O
                         net (fo=2, routed)           1.110    11.080    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1074_n_1
    SLICE_X40Y129        LUT5 (Prop_lut5_I4_O)        0.124    11.204 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1078/O
                         net (fo=1, routed)           0.000    11.204    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1078_n_1
    SLICE_X40Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.602 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    11.602    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1019_n_1
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.936 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_877/O[1]
                         net (fo=2, routed)           1.145    13.081    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_877_n_7
    SLICE_X46Y130        LUT3 (Prop_lut3_I0_O)        0.303    13.384 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_752/O
                         net (fo=2, routed)           1.074    14.458    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_752_n_1
    SLICE_X41Y130        LUT4 (Prop_lut4_I3_O)        0.124    14.582 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_756/O
                         net (fo=1, routed)           0.000    14.582    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_756_n_1
    SLICE_X41Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.114 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    15.114    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_555_n_1
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.448 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_393/O[1]
                         net (fo=3, routed)           1.130    16.579    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_393_n_7
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.303    16.882 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_397/O
                         net (fo=1, routed)           0.000    16.882    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_397_n_1
    SLICE_X45Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.414 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_239/CO[3]
                         net (fo=1, routed)           0.000    17.414    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_239_n_1
    SLICE_X45Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.748 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_141/O[1]
                         net (fo=7, routed)           0.654    18.402    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_141_n_7
    SLICE_X44Y133        LUT5 (Prop_lut5_I4_O)        0.303    18.705 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_236/O
                         net (fo=1, routed)           0.000    18.705    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_236_n_1
    SLICE_X44Y133        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.196 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139/CO[1]
                         net (fo=6, routed)           1.607    20.802    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139_n_3
    SLICE_X46Y122        LUT4 (Prop_lut4_I0_O)        0.329    21.131 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_143/O
                         net (fo=5, routed)           0.310    21.441    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_143_n_1
    SLICE_X46Y122        LUT6 (Prop_lut6_I4_O)        0.124    21.565 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_193/O
                         net (fo=91, routed)          3.128    24.693    Inst_ScaledString/scaling[8].Inst_Scaler/rout_reg[0]_i_289_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.150    24.843 r  Inst_ScaledString/scaling[8].Inst_Scaler/rout_reg[0]_i_702/O
                         net (fo=3, routed)           0.982    25.825    Inst_ScaledString/scaling[5].Inst_Scaler/rout_reg[0]_i_301
    SLICE_X42Y114        LUT5 (Prop_lut5_I2_O)        0.326    26.151 r  Inst_ScaledString/scaling[5].Inst_Scaler/rout_reg[0]_i_480/O
                         net (fo=5, routed)           1.365    27.517    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_307_0
    SLICE_X42Y117        LUT4 (Prop_lut4_I1_O)        0.124    27.641 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_301/O
                         net (fo=3, routed)           1.029    28.670    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_301_n_1
    SLICE_X40Y117        LUT6 (Prop_lut6_I1_O)        0.124    28.794 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_288/O
                         net (fo=4, routed)           1.072    29.866    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_288_n_1
    SLICE_X39Y121        LUT5 (Prop_lut5_I4_O)        0.124    29.990 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_175/O
                         net (fo=1, routed)           0.669    30.659    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_175_n_1
    SLICE_X38Y121        LUT6 (Prop_lut6_I1_O)        0.124    30.783 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_94/O
                         net (fo=1, routed)           0.436    31.219    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_94_n_1
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.124    31.343 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_45/O
                         net (fo=1, routed)           0.644    31.986    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_45_n_1
    SLICE_X47Y121        LUT6 (Prop_lut6_I1_O)        0.124    32.111 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_18/O
                         net (fo=1, routed)           0.788    32.899    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_18_n_1
    SLICE_X47Y123        LUT5 (Prop_lut5_I4_O)        0.124    33.023 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7/O
                         net (fo=1, routed)           0.665    33.688    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7_n_1
    SLICE_X47Y123        LUT4 (Prop_lut4_I0_O)        0.152    33.840 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2/O
                         net (fo=1, routed)           0.830    34.670    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2_n_1
    SLICE_X47Y132        LUT5 (Prop_lut5_I0_O)        0.326    34.996 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           2.455    37.451    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X87Y122        LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.164ns  (logic 10.812ns (26.266%)  route 30.352ns (73.734%))
  Logic Levels:           40  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=7 LUT5=7 LUT6=5)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.618    -3.911    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.419    -3.492 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.187    -2.305    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X34Y129        LUT1 (Prop_lut1_I0_O)        0.299    -2.006 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_123/O
                         net (fo=1, routed)           0.000    -2.006    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_123_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -1.473 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    -1.473    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_65_n_1
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.356 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    -1.356    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_28_n_1
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.239 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -1.239    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_13_n_1
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.122 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_5/CO[3]
                         net (fo=373, routed)         3.997     2.875    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_5_n_1
    SLICE_X36Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528     3.403 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000     3.403    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_553_n_1
    SLICE_X36Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.517 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000     3.517    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_391_n_1
    SLICE_X36Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.851 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_238/O[1]
                         net (fo=29, routed)          1.730     5.581    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/START[0][0]4[26]
    SLICE_X38Y132        LUT4 (Prop_lut4_I2_O)        0.332     5.913 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_970/O
                         net (fo=4, routed)           1.167     7.080    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_970_n_1
    SLICE_X38Y128        LUT5 (Prop_lut5_I0_O)        0.331     7.411 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_974/O
                         net (fo=1, routed)           0.000     7.411    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_974_n_1
    SLICE_X38Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.787 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000     7.787    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_821_n_1
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_817/CO[3]
                         net (fo=1, routed)           0.000     7.904    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_817_n_1
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.133 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_833/CO[2]
                         net (fo=36, routed)          1.527     9.660    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_833_n_2
    SLICE_X38Y131        LUT4 (Prop_lut4_I0_O)        0.310     9.970 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1074/O
                         net (fo=2, routed)           1.110    11.080    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1074_n_1
    SLICE_X40Y129        LUT5 (Prop_lut5_I4_O)        0.124    11.204 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1078/O
                         net (fo=1, routed)           0.000    11.204    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1078_n_1
    SLICE_X40Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.602 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    11.602    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1019_n_1
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.936 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_877/O[1]
                         net (fo=2, routed)           1.145    13.081    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_877_n_7
    SLICE_X46Y130        LUT3 (Prop_lut3_I0_O)        0.303    13.384 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_752/O
                         net (fo=2, routed)           1.074    14.458    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_752_n_1
    SLICE_X41Y130        LUT4 (Prop_lut4_I3_O)        0.124    14.582 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_756/O
                         net (fo=1, routed)           0.000    14.582    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_756_n_1
    SLICE_X41Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.114 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    15.114    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_555_n_1
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.448 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_393/O[1]
                         net (fo=3, routed)           1.130    16.579    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_393_n_7
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.303    16.882 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_397/O
                         net (fo=1, routed)           0.000    16.882    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_397_n_1
    SLICE_X45Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.414 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_239/CO[3]
                         net (fo=1, routed)           0.000    17.414    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_239_n_1
    SLICE_X45Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.748 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_141/O[1]
                         net (fo=7, routed)           0.654    18.402    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_141_n_7
    SLICE_X44Y133        LUT5 (Prop_lut5_I4_O)        0.303    18.705 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_236/O
                         net (fo=1, routed)           0.000    18.705    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_236_n_1
    SLICE_X44Y133        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.196 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139/CO[1]
                         net (fo=6, routed)           1.607    20.802    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139_n_3
    SLICE_X46Y122        LUT4 (Prop_lut4_I0_O)        0.329    21.131 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_143/O
                         net (fo=5, routed)           0.310    21.441    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_143_n_1
    SLICE_X46Y122        LUT6 (Prop_lut6_I4_O)        0.124    21.565 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_193/O
                         net (fo=91, routed)          3.128    24.693    Inst_ScaledString/scaling[8].Inst_Scaler/rout_reg[0]_i_289_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.150    24.843 r  Inst_ScaledString/scaling[8].Inst_Scaler/rout_reg[0]_i_702/O
                         net (fo=3, routed)           0.982    25.825    Inst_ScaledString/scaling[5].Inst_Scaler/rout_reg[0]_i_301
    SLICE_X42Y114        LUT5 (Prop_lut5_I2_O)        0.326    26.151 r  Inst_ScaledString/scaling[5].Inst_Scaler/rout_reg[0]_i_480/O
                         net (fo=5, routed)           1.365    27.517    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_307_0
    SLICE_X42Y117        LUT4 (Prop_lut4_I1_O)        0.124    27.641 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_301/O
                         net (fo=3, routed)           1.029    28.670    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_301_n_1
    SLICE_X40Y117        LUT6 (Prop_lut6_I1_O)        0.124    28.794 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_288/O
                         net (fo=4, routed)           1.072    29.866    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_288_n_1
    SLICE_X39Y121        LUT5 (Prop_lut5_I4_O)        0.124    29.990 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_175/O
                         net (fo=1, routed)           0.669    30.659    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_175_n_1
    SLICE_X38Y121        LUT6 (Prop_lut6_I1_O)        0.124    30.783 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_94/O
                         net (fo=1, routed)           0.436    31.219    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_94_n_1
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.124    31.343 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_45/O
                         net (fo=1, routed)           0.644    31.986    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_45_n_1
    SLICE_X47Y121        LUT6 (Prop_lut6_I1_O)        0.124    32.111 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_18/O
                         net (fo=1, routed)           0.788    32.899    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_18_n_1
    SLICE_X47Y123        LUT5 (Prop_lut5_I4_O)        0.124    33.023 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7/O
                         net (fo=1, routed)           0.665    33.688    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7_n_1
    SLICE_X47Y123        LUT4 (Prop_lut4_I0_O)        0.152    33.840 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2/O
                         net (fo=1, routed)           0.830    34.670    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2_n_1
    SLICE_X47Y132        LUT5 (Prop_lut5_I0_O)        0.326    34.996 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           1.238    36.234    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.152    36.386 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1/O
                         net (fo=2, routed)           0.867    37.253    Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1_n_1
    SLICE_X53Y120        LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.975ns  (logic 10.812ns (26.387%)  route 30.163ns (73.613%))
  Logic Levels:           40  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=7 LUT5=7 LUT6=5)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.618    -3.911    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.419    -3.492 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.187    -2.305    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X34Y129        LUT1 (Prop_lut1_I0_O)        0.299    -2.006 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_123/O
                         net (fo=1, routed)           0.000    -2.006    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_123_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -1.473 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    -1.473    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_65_n_1
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.356 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    -1.356    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_28_n_1
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.239 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -1.239    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_13_n_1
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.122 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_5/CO[3]
                         net (fo=373, routed)         3.997     2.875    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_5_n_1
    SLICE_X36Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528     3.403 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000     3.403    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_553_n_1
    SLICE_X36Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.517 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000     3.517    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_391_n_1
    SLICE_X36Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.851 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_238/O[1]
                         net (fo=29, routed)          1.730     5.581    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/START[0][0]4[26]
    SLICE_X38Y132        LUT4 (Prop_lut4_I2_O)        0.332     5.913 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_970/O
                         net (fo=4, routed)           1.167     7.080    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_970_n_1
    SLICE_X38Y128        LUT5 (Prop_lut5_I0_O)        0.331     7.411 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_974/O
                         net (fo=1, routed)           0.000     7.411    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_974_n_1
    SLICE_X38Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.787 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000     7.787    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_821_n_1
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_817/CO[3]
                         net (fo=1, routed)           0.000     7.904    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_817_n_1
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.133 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_833/CO[2]
                         net (fo=36, routed)          1.527     9.660    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_833_n_2
    SLICE_X38Y131        LUT4 (Prop_lut4_I0_O)        0.310     9.970 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1074/O
                         net (fo=2, routed)           1.110    11.080    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1074_n_1
    SLICE_X40Y129        LUT5 (Prop_lut5_I4_O)        0.124    11.204 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1078/O
                         net (fo=1, routed)           0.000    11.204    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1078_n_1
    SLICE_X40Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.602 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    11.602    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1019_n_1
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.936 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_877/O[1]
                         net (fo=2, routed)           1.145    13.081    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_877_n_7
    SLICE_X46Y130        LUT3 (Prop_lut3_I0_O)        0.303    13.384 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_752/O
                         net (fo=2, routed)           1.074    14.458    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_752_n_1
    SLICE_X41Y130        LUT4 (Prop_lut4_I3_O)        0.124    14.582 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_756/O
                         net (fo=1, routed)           0.000    14.582    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_756_n_1
    SLICE_X41Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.114 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    15.114    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_555_n_1
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.448 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_393/O[1]
                         net (fo=3, routed)           1.130    16.579    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_393_n_7
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.303    16.882 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_397/O
                         net (fo=1, routed)           0.000    16.882    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_397_n_1
    SLICE_X45Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.414 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_239/CO[3]
                         net (fo=1, routed)           0.000    17.414    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_239_n_1
    SLICE_X45Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.748 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_141/O[1]
                         net (fo=7, routed)           0.654    18.402    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_141_n_7
    SLICE_X44Y133        LUT5 (Prop_lut5_I4_O)        0.303    18.705 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_236/O
                         net (fo=1, routed)           0.000    18.705    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_236_n_1
    SLICE_X44Y133        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.196 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139/CO[1]
                         net (fo=6, routed)           1.607    20.802    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139_n_3
    SLICE_X46Y122        LUT4 (Prop_lut4_I0_O)        0.329    21.131 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_143/O
                         net (fo=5, routed)           0.310    21.441    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_143_n_1
    SLICE_X46Y122        LUT6 (Prop_lut6_I4_O)        0.124    21.565 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_193/O
                         net (fo=91, routed)          3.128    24.693    Inst_ScaledString/scaling[8].Inst_Scaler/rout_reg[0]_i_289_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.150    24.843 r  Inst_ScaledString/scaling[8].Inst_Scaler/rout_reg[0]_i_702/O
                         net (fo=3, routed)           0.982    25.825    Inst_ScaledString/scaling[5].Inst_Scaler/rout_reg[0]_i_301
    SLICE_X42Y114        LUT5 (Prop_lut5_I2_O)        0.326    26.151 r  Inst_ScaledString/scaling[5].Inst_Scaler/rout_reg[0]_i_480/O
                         net (fo=5, routed)           1.365    27.517    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_307_0
    SLICE_X42Y117        LUT4 (Prop_lut4_I1_O)        0.124    27.641 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_301/O
                         net (fo=3, routed)           1.029    28.670    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_301_n_1
    SLICE_X40Y117        LUT6 (Prop_lut6_I1_O)        0.124    28.794 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_288/O
                         net (fo=4, routed)           1.072    29.866    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_288_n_1
    SLICE_X39Y121        LUT5 (Prop_lut5_I4_O)        0.124    29.990 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_175/O
                         net (fo=1, routed)           0.669    30.659    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_175_n_1
    SLICE_X38Y121        LUT6 (Prop_lut6_I1_O)        0.124    30.783 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_94/O
                         net (fo=1, routed)           0.436    31.219    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_94_n_1
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.124    31.343 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_45/O
                         net (fo=1, routed)           0.644    31.986    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_45_n_1
    SLICE_X47Y121        LUT6 (Prop_lut6_I1_O)        0.124    32.111 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_18/O
                         net (fo=1, routed)           0.788    32.899    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_18_n_1
    SLICE_X47Y123        LUT5 (Prop_lut5_I4_O)        0.124    33.023 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7/O
                         net (fo=1, routed)           0.665    33.688    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7_n_1
    SLICE_X47Y123        LUT4 (Prop_lut4_I0_O)        0.152    33.840 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2/O
                         net (fo=1, routed)           0.830    34.670    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2_n_1
    SLICE_X47Y132        LUT5 (Prop_lut5_I0_O)        0.326    34.996 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           1.238    36.234    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.152    36.386 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1/O
                         net (fo=2, routed)           0.678    37.064    Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1_n_1
    SLICE_X53Y120        LDPE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.911ns  (logic 10.784ns (26.360%)  route 30.127ns (73.640%))
  Logic Levels:           40  (CARRY4=17 LUT1=1 LUT2=2 LUT3=1 LUT4=7 LUT5=7 LUT6=5)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.618    -3.911    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.419    -3.492 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.187    -2.305    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X34Y129        LUT1 (Prop_lut1_I0_O)        0.299    -2.006 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_123/O
                         net (fo=1, routed)           0.000    -2.006    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_123_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -1.473 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    -1.473    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_65_n_1
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.356 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    -1.356    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_28_n_1
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.239 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -1.239    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_13_n_1
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.122 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_5/CO[3]
                         net (fo=373, routed)         3.997     2.875    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_5_n_1
    SLICE_X36Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528     3.403 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000     3.403    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_553_n_1
    SLICE_X36Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.517 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000     3.517    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_391_n_1
    SLICE_X36Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.851 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_238/O[1]
                         net (fo=29, routed)          1.730     5.581    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/START[0][0]4[26]
    SLICE_X38Y132        LUT4 (Prop_lut4_I2_O)        0.332     5.913 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_970/O
                         net (fo=4, routed)           1.167     7.080    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_970_n_1
    SLICE_X38Y128        LUT5 (Prop_lut5_I0_O)        0.331     7.411 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_974/O
                         net (fo=1, routed)           0.000     7.411    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_974_n_1
    SLICE_X38Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.787 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000     7.787    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_821_n_1
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_817/CO[3]
                         net (fo=1, routed)           0.000     7.904    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_817_n_1
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.133 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_833/CO[2]
                         net (fo=36, routed)          1.527     9.660    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_833_n_2
    SLICE_X38Y131        LUT4 (Prop_lut4_I0_O)        0.310     9.970 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1074/O
                         net (fo=2, routed)           1.110    11.080    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1074_n_1
    SLICE_X40Y129        LUT5 (Prop_lut5_I4_O)        0.124    11.204 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1078/O
                         net (fo=1, routed)           0.000    11.204    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1078_n_1
    SLICE_X40Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.602 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    11.602    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1019_n_1
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.936 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_877/O[1]
                         net (fo=2, routed)           1.145    13.081    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_877_n_7
    SLICE_X46Y130        LUT3 (Prop_lut3_I0_O)        0.303    13.384 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_752/O
                         net (fo=2, routed)           1.074    14.458    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_752_n_1
    SLICE_X41Y130        LUT4 (Prop_lut4_I3_O)        0.124    14.582 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_756/O
                         net (fo=1, routed)           0.000    14.582    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_756_n_1
    SLICE_X41Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.114 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    15.114    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_555_n_1
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.448 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_393/O[1]
                         net (fo=3, routed)           1.130    16.579    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_393_n_7
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.303    16.882 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_397/O
                         net (fo=1, routed)           0.000    16.882    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_397_n_1
    SLICE_X45Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.414 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_239/CO[3]
                         net (fo=1, routed)           0.000    17.414    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_239_n_1
    SLICE_X45Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.748 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_141/O[1]
                         net (fo=7, routed)           0.654    18.402    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_141_n_7
    SLICE_X44Y133        LUT5 (Prop_lut5_I4_O)        0.303    18.705 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_236/O
                         net (fo=1, routed)           0.000    18.705    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_236_n_1
    SLICE_X44Y133        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.196 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139/CO[1]
                         net (fo=6, routed)           1.607    20.802    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_139_n_3
    SLICE_X46Y122        LUT4 (Prop_lut4_I0_O)        0.329    21.131 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_143/O
                         net (fo=5, routed)           0.310    21.441    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_143_n_1
    SLICE_X46Y122        LUT6 (Prop_lut6_I4_O)        0.124    21.565 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_193/O
                         net (fo=91, routed)          3.128    24.693    Inst_ScaledString/scaling[8].Inst_Scaler/rout_reg[0]_i_289_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.150    24.843 r  Inst_ScaledString/scaling[8].Inst_Scaler/rout_reg[0]_i_702/O
                         net (fo=3, routed)           0.982    25.825    Inst_ScaledString/scaling[5].Inst_Scaler/rout_reg[0]_i_301
    SLICE_X42Y114        LUT5 (Prop_lut5_I2_O)        0.326    26.151 r  Inst_ScaledString/scaling[5].Inst_Scaler/rout_reg[0]_i_480/O
                         net (fo=5, routed)           1.365    27.517    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_307_0
    SLICE_X42Y117        LUT4 (Prop_lut4_I1_O)        0.124    27.641 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_301/O
                         net (fo=3, routed)           1.029    28.670    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_301_n_1
    SLICE_X40Y117        LUT6 (Prop_lut6_I1_O)        0.124    28.794 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_288/O
                         net (fo=4, routed)           1.072    29.866    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_288_n_1
    SLICE_X39Y121        LUT5 (Prop_lut5_I4_O)        0.124    29.990 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_175/O
                         net (fo=1, routed)           0.669    30.659    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_175_n_1
    SLICE_X38Y121        LUT6 (Prop_lut6_I1_O)        0.124    30.783 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_94/O
                         net (fo=1, routed)           0.436    31.219    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_94_n_1
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.124    31.343 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_45/O
                         net (fo=1, routed)           0.644    31.986    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_45_n_1
    SLICE_X47Y121        LUT6 (Prop_lut6_I1_O)        0.124    32.111 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_18/O
                         net (fo=1, routed)           0.788    32.899    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_18_n_1
    SLICE_X47Y123        LUT5 (Prop_lut5_I4_O)        0.124    33.023 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7/O
                         net (fo=1, routed)           0.665    33.688    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7_n_1
    SLICE_X47Y123        LUT4 (Prop_lut4_I0_O)        0.152    33.840 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2/O
                         net (fo=1, routed)           0.830    34.670    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2_n_1
    SLICE_X47Y132        LUT5 (Prop_lut5_I0_O)        0.326    34.996 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           1.238    36.234    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X48Y123        LUT2 (Prop_lut2_I1_O)        0.124    36.358 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]_i_1/O
                         net (fo=1, routed)           0.642    37.000    Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]_i_1_n_1
    SLICE_X53Y120        LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_shape_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.125ns  (logic 3.666ns (19.169%)  route 15.459ns (80.831%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.618    -3.911    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X38Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y136        FDRE (Prop_fdre_C_Q)         0.478    -3.433 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/Q
                         net (fo=44, routed)          7.365     3.932    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[3]
    SLICE_X15Y189        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556     4.488 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_914/CO[3]
                         net (fo=1, routed)           0.000     4.488    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_914_n_1
    SLICE_X15Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.822 f  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_912/O[1]
                         net (fo=3, routed)           1.006     5.828    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_912_n_7
    SLICE_X16Y190        LUT1 (Prop_lut1_I0_O)        0.303     6.131 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_933/O
                         net (fo=1, routed)           0.000     6.131    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_933_n_1
    SLICE_X16Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.663 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000     6.663    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_423_n_1
    SLICE_X16Y191        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.902 f  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_421/O[2]
                         net (fo=1, routed)           0.812     7.714    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_421_n_6
    SLICE_X17Y191        LUT5 (Prop_lut5_I1_O)        0.302     8.016 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_150/O
                         net (fo=1, routed)           0.000     8.016    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_150_n_1
    SLICE_X17Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.566 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_45/CO[3]
                         net (fo=1, routed)           1.841    10.407    Inst_GAME_Play/Inst_Move_Up/drawSnake.is_shape_reg_i_4_6[0]
    SLICE_X34Y181        LUT6 (Prop_lut6_I2_O)        0.124    10.531 r  Inst_GAME_Play/Inst_Move_Up/drawSnake.is_shape_reg_i_11/O
                         net (fo=1, routed)           0.593    11.124    Inst_GAME_Play/Inst_Move_Up/drawSnake.is_shape_reg_i_11_n_1
    SLICE_X34Y180        LUT6 (Prop_lut6_I1_O)        0.124    11.248 r  Inst_GAME_Play/Inst_Move_Up/drawSnake.is_shape_reg_i_4/O
                         net (fo=1, routed)           1.172    12.420    Inst_GAME_Play/Inst_Move_Up/drawSnake.is_shape_reg_i_4_n_1
    SLICE_X35Y172        LUT6 (Prop_lut6_I2_O)        0.124    12.544 r  Inst_GAME_Play/Inst_Move_Up/drawSnake.is_shape_reg_i_1/O
                         net (fo=1, routed)           2.670    15.214    Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1_1
    SLICE_X47Y123        LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_shape_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_food_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.058ns  (logic 3.116ns (18.267%)  route 13.942ns (81.733%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=2)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.618    -3.911    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.456    -3.455 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/Q
                         net (fo=43, routed)          7.510     4.055    Inst_GAME_Play/Inst_Move_Up/drawSnake.is_shape_reg_i_506[6]
    SLICE_X34Y192        LUT4 (Prop_lut4_I3_O)        0.124     4.179 r  Inst_GAME_Play/Inst_Move_Up/drawSnake.is_food_reg_i_106/O
                         net (fo=1, routed)           0.000     4.179    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_31_0[2]
    SLICE_X34Y192        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.559 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.559    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_63_n_1
    SLICE_X34Y193        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.798 f  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_37/O[2]
                         net (fo=2, routed)           0.946     5.744    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_37_n_6
    SLICE_X35Y194        LUT1 (Prop_lut1_I0_O)        0.301     6.045 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_73/O
                         net (fo=1, routed)           0.000     6.045    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_73_n_1
    SLICE_X35Y194        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.595 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.595    Inst_GAME_Play/Inst_Move_Up/drawSnake.is_food_reg_i_14_1[0]
    SLICE_X35Y195        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.834 f  Inst_GAME_Play/Inst_Move_Up/drawSnake.is_food_reg_i_35/O[2]
                         net (fo=2, routed)           0.823     7.656    Inst_GAME_Play/Inst_Move_Up/drawSnake.is_food_reg_i_35_n_6
    SLICE_X36Y194        LUT4 (Prop_lut4_I0_O)        0.302     7.958 r  Inst_GAME_Play/Inst_Move_Up/drawSnake.is_food_reg_i_13/O
                         net (fo=1, routed)           0.000     7.958    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_1_1[1]
    SLICE_X36Y194        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.359 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_4/CO[3]
                         net (fo=1, routed)           1.459     9.819    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/is_food162_in
    SLICE_X48Y192        LUT2 (Prop_lut2_I1_O)        0.124     9.943 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_1/O
                         net (fo=1, routed)           3.204    13.147    Inst_VGA_Manager/Inst_VGA_Draw/is_food0
    SLICE_X47Y123        LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_food_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.650ns  (logic 4.021ns (52.565%)  route 3.629ns (47.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.596    -3.933    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X55Y120        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.456    -3.477 r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/Q
                         net (fo=1, routed)           3.629     0.152    VSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     3.717 r  VSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.717    VSync
    B12                                                               r  VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.021ns (57.318%)  route 2.994ns (42.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.609    -3.920    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X52Y144        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y144        FDRE (Prop_fdre_C_Q)         0.456    -3.464 r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/Q
                         net (fo=1, routed)           2.994    -0.470    HSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     3.094 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.094    HSync
    B11                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 0.231ns (13.066%)  route 1.537ns (86.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.829    -0.761    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.175    -0.586 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           0.584    -0.002    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X46Y122        LUT1 (Prop_lut1_I0_O)        0.056     0.054 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[2]_i_3/O
                         net (fo=5, routed)           0.953     1.007    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X87Y122        LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.152ns  (logic 0.231ns (20.050%)  route 0.921ns (79.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.829    -0.761    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.175    -0.586 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           0.584    -0.002    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X46Y122        LUT1 (Prop_lut1_I0_O)        0.056     0.054 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[2]_i_3/O
                         net (fo=5, routed)           0.337     0.391    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X53Y120        LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.229ns  (logic 0.467ns (20.950%)  route 1.762ns (79.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.497    -3.453    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.367    -3.086 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           1.047    -2.039    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X46Y122        LUT1 (Prop_lut1_I0_O)        0.100    -1.939 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[2]_i_3/O
                         net (fo=5, routed)           0.715    -1.224    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X53Y120        LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.229ns  (logic 0.467ns (20.950%)  route 1.762ns (79.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.497    -3.453    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.367    -3.086 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           1.047    -2.039    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X46Y122        LUT1 (Prop_lut1_I0_O)        0.100    -1.939 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[2]_i_3/O
                         net (fo=5, routed)           0.715    -1.224    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X53Y120        LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.229ns  (logic 0.467ns (20.950%)  route 1.762ns (79.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.497    -3.453    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.367    -3.086 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           1.047    -2.039    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X46Y122        LUT1 (Prop_lut1_I0_O)        0.100    -1.939 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[2]_i_3/O
                         net (fo=5, routed)           0.715    -1.224    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X53Y120        LDPE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.229ns  (logic 0.467ns (20.950%)  route 1.762ns (79.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.497    -3.453    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.367    -3.086 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           1.047    -2.039    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X46Y122        LUT1 (Prop_lut1_I0_O)        0.100    -1.939 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[2]_i_3/O
                         net (fo=5, routed)           0.715    -1.224    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X53Y120        LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.215ns  (logic 0.467ns (14.526%)  route 2.748ns (85.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.497    -3.453    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.367    -3.086 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           1.047    -2.039    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X46Y122        LUT1 (Prop_lut1_I0_O)        0.100    -1.939 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[2]_i_3/O
                         net (fo=5, routed)           1.701    -0.238    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X87Y122        LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 1.383ns (35.261%)  route 2.539ns (64.739%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.494    -3.456    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDRE (Prop_fdre_C_Q)         0.337    -3.119 r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/Q
                         net (fo=44, routed)          0.305    -2.814    Inst_VGA_Manager/Inst_VGA_Sync/Q[9]
    SLICE_X47Y136        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.462    -2.352 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    -2.352    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_31_n_1
    SLICE_X47Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -2.260 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -2.260    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_14_n_1
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127    -2.133 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_6/CO[1]
                         net (fo=3, routed)           0.664    -1.469    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_6_n_3
    SLICE_X47Y132        LUT5 (Prop_lut5_I4_O)        0.265    -1.204 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           1.030    -0.174    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X48Y123        LUT2 (Prop_lut2_I1_O)        0.100    -0.074 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]_i_1/O
                         net (fo=1, routed)           0.540     0.466    Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]_i_1_n_1
    SLICE_X53Y120        LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.976ns  (logic 1.405ns (35.335%)  route 2.571ns (64.665%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.494    -3.456    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDRE (Prop_fdre_C_Q)         0.337    -3.119 r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/Q
                         net (fo=44, routed)          0.305    -2.814    Inst_VGA_Manager/Inst_VGA_Sync/Q[9]
    SLICE_X47Y136        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.462    -2.352 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    -2.352    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_31_n_1
    SLICE_X47Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -2.260 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -2.260    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_14_n_1
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127    -2.133 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_6/CO[1]
                         net (fo=3, routed)           0.664    -1.469    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_6_n_3
    SLICE_X47Y132        LUT5 (Prop_lut5_I4_O)        0.265    -1.204 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           1.030    -0.174    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.122    -0.052 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1/O
                         net (fo=2, routed)           0.572     0.520    Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1_n_1
    SLICE_X53Y120        LDPE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        4.134ns  (logic 1.405ns (33.982%)  route 2.729ns (66.018%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.494    -3.456    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDRE (Prop_fdre_C_Q)         0.337    -3.119 r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/Q
                         net (fo=44, routed)          0.305    -2.814    Inst_VGA_Manager/Inst_VGA_Sync/Q[9]
    SLICE_X47Y136        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.462    -2.352 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    -2.352    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_31_n_1
    SLICE_X47Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -2.260 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -2.260    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_14_n_1
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127    -2.133 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_6/CO[1]
                         net (fo=3, routed)           0.664    -1.469    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_6_n_3
    SLICE_X47Y132        LUT5 (Prop_lut5_I4_O)        0.265    -1.204 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           1.030    -0.174    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.122    -0.052 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1/O
                         net (fo=2, routed)           0.730     0.678    Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1_n_1
    SLICE_X53Y120        LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        4.361ns  (logic 1.283ns (29.418%)  route 3.078ns (70.582%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.494    -3.456    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDRE (Prop_fdre_C_Q)         0.337    -3.119 r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/Q
                         net (fo=44, routed)          0.305    -2.814    Inst_VGA_Manager/Inst_VGA_Sync/Q[9]
    SLICE_X47Y136        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.462    -2.352 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    -2.352    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_31_n_1
    SLICE_X47Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -2.260 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -2.260    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_14_n_1
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127    -2.133 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_6/CO[1]
                         net (fo=3, routed)           0.664    -1.469    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_6_n_3
    SLICE_X47Y132        LUT5 (Prop_lut5_I4_O)        0.265    -1.204 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           2.109     0.905    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X87Y122        LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.406ns (60.950%)  route 0.901ns (39.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.558    -0.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X52Y144        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/Q
                         net (fo=1, routed)           0.901     0.238    HSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.503 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     1.503    HSync
    B11                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL100to108
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 fall edge)
                                                     25.000    25.000 f  
    E3                   IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    22.822 f  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    23.382    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    23.411 f  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    24.239    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -3.422    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.177ns  (logic 2.916ns (19.213%)  route 12.261ns (80.787%))
  Logic Levels:           11  (LUT3=3 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.601     5.203    Inst_ScaledString/scaling[5].Inst_Scaler/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.419     5.622 r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/Q
                         net (fo=70, routed)          2.729     8.352    Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I0_O)        0.327     8.679 r  Inst_ScaledString/scaling[5].Inst_Scaler/rout_reg[0]_i_674/O
                         net (fo=2, routed)           0.695     9.374    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_284_0
    SLICE_X49Y115        LUT5 (Prop_lut5_I4_O)        0.326     9.700 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438/O
                         net (fo=6, routed)           1.308    11.008    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438_n_1
    SLICE_X42Y117        LUT3 (Prop_lut3_I2_O)        0.150    11.158 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_455/O
                         net (fo=1, routed)           0.309    11.467    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_455_n_1
    SLICE_X42Y119        LUT6 (Prop_lut6_I5_O)        0.328    11.795 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_278/O
                         net (fo=5, routed)           1.125    12.920    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_278_n_1
    SLICE_X38Y120        LUT3 (Prop_lut3_I2_O)        0.124    13.044 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_164/O
                         net (fo=1, routed)           0.845    13.889    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_164_n_1
    SLICE_X39Y120        LUT6 (Prop_lut6_I0_O)        0.124    14.013 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_91/O
                         net (fo=1, routed)           0.000    14.013    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_91_n_1
    SLICE_X39Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    14.230 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_43/O
                         net (fo=1, routed)           1.145    15.375    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_43_n_1
    SLICE_X47Y123        LUT6 (Prop_lut6_I5_O)        0.299    15.674 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_17/O
                         net (fo=1, routed)           0.154    15.828    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_17_n_1
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.124    15.952 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7/O
                         net (fo=1, routed)           0.665    16.617    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7_n_1
    SLICE_X47Y123        LUT4 (Prop_lut4_I0_O)        0.152    16.769 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2/O
                         net (fo=1, routed)           0.830    17.599    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2_n_1
    SLICE_X47Y132        LUT5 (Prop_lut5_I0_O)        0.326    17.925 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           2.455    20.380    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X87Y122        LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.979ns  (logic 3.068ns (20.481%)  route 11.911ns (79.519%))
  Logic Levels:           12  (LUT3=4 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.601     5.203    Inst_ScaledString/scaling[5].Inst_Scaler/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.419     5.622 r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/Q
                         net (fo=70, routed)          2.729     8.352    Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I0_O)        0.327     8.679 r  Inst_ScaledString/scaling[5].Inst_Scaler/rout_reg[0]_i_674/O
                         net (fo=2, routed)           0.695     9.374    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_284_0
    SLICE_X49Y115        LUT5 (Prop_lut5_I4_O)        0.326     9.700 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438/O
                         net (fo=6, routed)           1.308    11.008    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438_n_1
    SLICE_X42Y117        LUT3 (Prop_lut3_I2_O)        0.150    11.158 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_455/O
                         net (fo=1, routed)           0.309    11.467    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_455_n_1
    SLICE_X42Y119        LUT6 (Prop_lut6_I5_O)        0.328    11.795 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_278/O
                         net (fo=5, routed)           1.125    12.920    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_278_n_1
    SLICE_X38Y120        LUT3 (Prop_lut3_I2_O)        0.124    13.044 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_164/O
                         net (fo=1, routed)           0.845    13.889    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_164_n_1
    SLICE_X39Y120        LUT6 (Prop_lut6_I0_O)        0.124    14.013 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_91/O
                         net (fo=1, routed)           0.000    14.013    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_91_n_1
    SLICE_X39Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    14.230 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_43/O
                         net (fo=1, routed)           1.145    15.375    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_43_n_1
    SLICE_X47Y123        LUT6 (Prop_lut6_I5_O)        0.299    15.674 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_17/O
                         net (fo=1, routed)           0.154    15.828    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_17_n_1
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.124    15.952 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7/O
                         net (fo=1, routed)           0.665    16.617    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7_n_1
    SLICE_X47Y123        LUT4 (Prop_lut4_I0_O)        0.152    16.769 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2/O
                         net (fo=1, routed)           0.830    17.599    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2_n_1
    SLICE_X47Y132        LUT5 (Prop_lut5_I0_O)        0.326    17.925 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           1.238    19.163    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.152    19.315 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1/O
                         net (fo=2, routed)           0.867    20.183    Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1_n_1
    SLICE_X53Y120        LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.790ns  (logic 3.068ns (20.744%)  route 11.722ns (79.256%))
  Logic Levels:           12  (LUT3=4 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.601     5.203    Inst_ScaledString/scaling[5].Inst_Scaler/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.419     5.622 r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/Q
                         net (fo=70, routed)          2.729     8.352    Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I0_O)        0.327     8.679 r  Inst_ScaledString/scaling[5].Inst_Scaler/rout_reg[0]_i_674/O
                         net (fo=2, routed)           0.695     9.374    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_284_0
    SLICE_X49Y115        LUT5 (Prop_lut5_I4_O)        0.326     9.700 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438/O
                         net (fo=6, routed)           1.308    11.008    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438_n_1
    SLICE_X42Y117        LUT3 (Prop_lut3_I2_O)        0.150    11.158 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_455/O
                         net (fo=1, routed)           0.309    11.467    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_455_n_1
    SLICE_X42Y119        LUT6 (Prop_lut6_I5_O)        0.328    11.795 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_278/O
                         net (fo=5, routed)           1.125    12.920    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_278_n_1
    SLICE_X38Y120        LUT3 (Prop_lut3_I2_O)        0.124    13.044 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_164/O
                         net (fo=1, routed)           0.845    13.889    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_164_n_1
    SLICE_X39Y120        LUT6 (Prop_lut6_I0_O)        0.124    14.013 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_91/O
                         net (fo=1, routed)           0.000    14.013    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_91_n_1
    SLICE_X39Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    14.230 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_43/O
                         net (fo=1, routed)           1.145    15.375    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_43_n_1
    SLICE_X47Y123        LUT6 (Prop_lut6_I5_O)        0.299    15.674 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_17/O
                         net (fo=1, routed)           0.154    15.828    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_17_n_1
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.124    15.952 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7/O
                         net (fo=1, routed)           0.665    16.617    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7_n_1
    SLICE_X47Y123        LUT4 (Prop_lut4_I0_O)        0.152    16.769 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2/O
                         net (fo=1, routed)           0.830    17.599    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2_n_1
    SLICE_X47Y132        LUT5 (Prop_lut5_I0_O)        0.326    17.925 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           1.238    19.163    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.152    19.315 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1/O
                         net (fo=2, routed)           0.678    19.993    Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1_n_1
    SLICE_X53Y120        LDPE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.726ns  (logic 3.040ns (20.644%)  route 11.686ns (79.356%))
  Logic Levels:           12  (LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.601     5.203    Inst_ScaledString/scaling[5].Inst_Scaler/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.419     5.622 r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/Q
                         net (fo=70, routed)          2.729     8.352    Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I0_O)        0.327     8.679 r  Inst_ScaledString/scaling[5].Inst_Scaler/rout_reg[0]_i_674/O
                         net (fo=2, routed)           0.695     9.374    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_284_0
    SLICE_X49Y115        LUT5 (Prop_lut5_I4_O)        0.326     9.700 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438/O
                         net (fo=6, routed)           1.308    11.008    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_438_n_1
    SLICE_X42Y117        LUT3 (Prop_lut3_I2_O)        0.150    11.158 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_455/O
                         net (fo=1, routed)           0.309    11.467    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_455_n_1
    SLICE_X42Y119        LUT6 (Prop_lut6_I5_O)        0.328    11.795 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_278/O
                         net (fo=5, routed)           1.125    12.920    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_278_n_1
    SLICE_X38Y120        LUT3 (Prop_lut3_I2_O)        0.124    13.044 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_164/O
                         net (fo=1, routed)           0.845    13.889    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_164_n_1
    SLICE_X39Y120        LUT6 (Prop_lut6_I0_O)        0.124    14.013 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_91/O
                         net (fo=1, routed)           0.000    14.013    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_91_n_1
    SLICE_X39Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    14.230 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_43/O
                         net (fo=1, routed)           1.145    15.375    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_43_n_1
    SLICE_X47Y123        LUT6 (Prop_lut6_I5_O)        0.299    15.674 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_17/O
                         net (fo=1, routed)           0.154    15.828    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_17_n_1
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.124    15.952 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7/O
                         net (fo=1, routed)           0.665    16.617    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7_n_1
    SLICE_X47Y123        LUT4 (Prop_lut4_I0_O)        0.152    16.769 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2/O
                         net (fo=1, routed)           0.830    17.599    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2_n_1
    SLICE_X47Y132        LUT5 (Prop_lut5_I0_O)        0.326    17.925 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           1.238    19.163    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X48Y123        LUT2 (Prop_lut2_I1_O)        0.124    19.287 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]_i_1/O
                         net (fo=1, routed)           0.642    19.929    Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]_i_1_n_1
    SLICE_X53Y120        LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.932ns  (logic 4.149ns (41.775%)  route 5.783ns (58.225%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.602     5.204    Inst_MainFSM/CLK
    SLICE_X51Y121        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.456     5.660 r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=15, routed)          1.054     6.715    Inst_MainFSM/mode[1]
    SLICE_X39Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.839 r  Inst_MainFSM/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.728    11.567    LED_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.569    15.136 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.136    LED[0]
    V11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.863ns  (logic 4.378ns (44.392%)  route 5.485ns (55.608%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.602     5.204    Inst_MainFSM/CLK
    SLICE_X51Y121        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.456     5.660 f  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=15, routed)          1.054     6.715    Inst_MainFSM/mode[1]
    SLICE_X39Y121        LUT2 (Prop_lut2_I1_O)        0.150     6.865 r  Inst_MainFSM/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.430    11.295    LED_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.772    15.067 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.067    LED[1]
    V12                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.775ns  (logic 4.134ns (42.291%)  route 5.641ns (57.709%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.602     5.204    Inst_MainFSM/CLK
    SLICE_X51Y121        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.456     5.660 f  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=15, routed)          0.860     6.520    Inst_MainFSM/mode[1]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.644 r  Inst_MainFSM/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.781    11.426    LED_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         3.554    14.980 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.980    LED[2]
    V14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.668ns  (logic 0.580ns (34.762%)  route 1.088ns (65.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.601     5.203    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.456     5.659 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=20, routed)          0.608     6.268    Inst_Buttons_Lock/mode[0]
    SLICE_X47Y123        LUT1 (Prop_lut1_I0_O)        0.124     6.392 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.480     6.872    Inst_Buttons_Lock/cur_state[2]_i_1_n_1
    SLICE_X43Y123        FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.668ns  (logic 0.580ns (34.762%)  route 1.088ns (65.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.601     5.203    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.456     5.659 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=20, routed)          0.608     6.268    Inst_Buttons_Lock/mode[0]
    SLICE_X47Y123        LUT1 (Prop_lut1_I0_O)        0.124     6.392 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.480     6.872    Inst_Buttons_Lock/cur_state[2]_i_1_n_1
    SLICE_X43Y123        FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.668ns  (logic 0.580ns (34.762%)  route 1.088ns (65.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.601     5.203    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.456     5.659 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=20, routed)          0.608     6.268    Inst_Buttons_Lock/mode[0]
    SLICE_X47Y123        LUT1 (Prop_lut1_I0_O)        0.124     6.392 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.480     6.872    Inst_Buttons_Lock/cur_state[2]_i_1_n_1
    SLICE_X43Y123        FDPE                                         f  Inst_Buttons_Lock/cur_state_reg[2]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.727%)  route 0.167ns (54.273%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.550     1.469    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=20, routed)          0.167     1.778    Inst_GAME_Play/mode[0]
    SLICE_X46Y122        FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.727%)  route 0.167ns (54.273%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.550     1.469    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=20, routed)          0.167     1.778    Inst_GAME_Play/mode[0]
    SLICE_X46Y122        FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.389%)  route 0.177ns (55.611%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.550     1.469    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=20, routed)          0.177     1.787    Inst_GAME_Play/mode[0]
    SLICE_X45Y122        FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.186ns (30.719%)  route 0.419ns (69.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.550     1.469    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=20, routed)          0.255     1.866    Inst_Buttons_Lock/mode[0]
    SLICE_X47Y123        LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.164     2.075    Inst_Buttons_Lock/cur_state[2]_i_1_n_1
    SLICE_X43Y123        FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.186ns (30.719%)  route 0.419ns (69.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.550     1.469    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=20, routed)          0.255     1.866    Inst_Buttons_Lock/mode[0]
    SLICE_X47Y123        LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.164     2.075    Inst_Buttons_Lock/cur_state[2]_i_1_n_1
    SLICE_X43Y123        FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.186ns (30.719%)  route 0.419ns (69.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.550     1.469    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=20, routed)          0.255     1.866    Inst_Buttons_Lock/mode[0]
    SLICE_X47Y123        LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.164     2.075    Inst_Buttons_Lock/cur_state[2]_i_1_n_1
    SLICE_X43Y123        FDPE                                         f  Inst_Buttons_Lock/cur_state_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.632ns  (logic 0.341ns (20.897%)  route 1.291ns (79.103%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.550     1.469    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=20, routed)          0.255     1.866    Inst_VGA_Manager/Inst_VGA_Sync/mode[0]
    SLICE_X47Y123        LUT4 (Prop_lut4_I1_O)        0.048     1.914 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2/O
                         net (fo=1, routed)           0.335     2.249    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2_n_1
    SLICE_X47Y132        LUT5 (Prop_lut5_I0_O)        0.107     2.356 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           0.470     2.826    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X48Y123        LUT2 (Prop_lut2_I1_O)        0.045     2.871 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]_i_1/O
                         net (fo=1, routed)           0.230     3.101    Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]_i_1_n_1
    SLICE_X53Y120        LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.656ns  (logic 0.339ns (20.473%)  route 1.317ns (79.527%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.550     1.469    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=20, routed)          0.255     1.866    Inst_VGA_Manager/Inst_VGA_Sync/mode[0]
    SLICE_X47Y123        LUT4 (Prop_lut4_I1_O)        0.048     1.914 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2/O
                         net (fo=1, routed)           0.335     2.249    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2_n_1
    SLICE_X47Y132        LUT5 (Prop_lut5_I0_O)        0.107     2.356 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           0.470     2.826    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.043     2.869 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1/O
                         net (fo=2, routed)           0.256     3.125    Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1_n_1
    SLICE_X53Y120        LDPE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 0.339ns (19.754%)  route 1.377ns (80.246%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.550     1.469    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=20, routed)          0.255     1.866    Inst_VGA_Manager/Inst_VGA_Sync/mode[0]
    SLICE_X47Y123        LUT4 (Prop_lut4_I1_O)        0.048     1.914 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2/O
                         net (fo=1, routed)           0.335     2.249    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2_n_1
    SLICE_X47Y132        LUT5 (Prop_lut5_I0_O)        0.107     2.356 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           0.470     2.826    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X48Y123        LUT3 (Prop_lut3_I0_O)        0.043     2.869 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1/O
                         net (fo=2, routed)           0.316     3.186    Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[2]_i_1_n_1
    SLICE_X53Y120        LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 0.296ns (14.846%)  route 1.698ns (85.154%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.550     1.469    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=20, routed)          0.255     1.866    Inst_VGA_Manager/Inst_VGA_Sync/mode[0]
    SLICE_X47Y123        LUT4 (Prop_lut4_I1_O)        0.048     1.914 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2/O
                         net (fo=1, routed)           0.335     2.249    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2_n_1
    SLICE_X47Y132        LUT5 (Prop_lut5_I0_O)        0.107     2.356 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=3, routed)           1.107     3.463    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X87Y122        LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.723ns  (logic 0.820ns (8.434%)  route 8.903ns (91.566%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X45Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=739, routed)         4.618     5.074    Inst_GAME_Play/Inst_Move_Down/lose_reg_1[0]
    SLICE_X37Y185        LUT5 (Prop_lut5_I3_O)        0.124     5.198 r  Inst_GAME_Play/Inst_Move_Down/FSM_onehot_cur_state[2]_i_5/O
                         net (fo=1, routed)           1.098     6.296    Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state_reg[0]
    SLICE_X41Y182        LUT3 (Prop_lut3_I2_O)        0.124     6.420 r  Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           2.702     9.122    Inst_MainFSM/lose
    SLICE_X50Y122        LUT5 (Prop_lut5_I1_O)        0.116     9.238 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.484     9.723    Inst_MainFSM/FSM_onehot_cur_state[2]_i_1_n_1
    SLICE_X51Y121        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.483     4.905    Inst_MainFSM/CLK
    SLICE_X51Y121        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.267ns  (logic 0.828ns (8.935%)  route 8.439ns (91.065%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X45Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=739, routed)         4.618     5.074    Inst_GAME_Play/Inst_Move_Down/lose_reg_1[0]
    SLICE_X37Y185        LUT5 (Prop_lut5_I3_O)        0.124     5.198 f  Inst_GAME_Play/Inst_Move_Down/FSM_onehot_cur_state[2]_i_5/O
                         net (fo=1, routed)           1.098     6.296    Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state_reg[0]
    SLICE_X41Y182        LUT3 (Prop_lut3_I2_O)        0.124     6.420 f  Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           2.723     9.143    Inst_MainFSM/lose
    SLICE_X49Y122        LUT5 (Prop_lut5_I2_O)        0.124     9.267 r  Inst_MainFSM/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.267    Inst_MainFSM/FSM_onehot_cur_state[1]_i_1_n_1
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.483     4.905    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.263ns  (logic 0.828ns (8.939%)  route 8.435ns (91.061%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X45Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=739, routed)         4.618     5.074    Inst_GAME_Play/Inst_Move_Down/lose_reg_1[0]
    SLICE_X37Y185        LUT5 (Prop_lut5_I3_O)        0.124     5.198 r  Inst_GAME_Play/Inst_Move_Down/FSM_onehot_cur_state[2]_i_5/O
                         net (fo=1, routed)           1.098     6.296    Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state_reg[0]
    SLICE_X41Y182        LUT3 (Prop_lut3_I2_O)        0.124     6.420 r  Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           2.719     9.139    Inst_MainFSM/lose
    SLICE_X49Y122        LUT6 (Prop_lut6_I2_O)        0.124     9.263 r  Inst_MainFSM/FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.263    Inst_MainFSM/FSM_onehot_cur_state[0]_i_1_n_1
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.483     4.905    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.655ns  (logic 0.518ns (31.290%)  route 1.137ns (68.710%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           1.137     1.655    Inst_edge/D[1]
    SLICE_X44Y123        FDRE                                         r  Inst_edge/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.484     4.906    Inst_edge/CLK
    SLICE_X44Y123        FDRE                                         r  Inst_edge/sreg_reg[1]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.423ns  (logic 0.518ns (36.397%)  route 0.905ns (63.603%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=2, routed)           0.905     1.423    Inst_edge/D[2]
    SLICE_X44Y123        FDRE                                         r  Inst_edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.484     4.906    Inst_edge/CLK
    SLICE_X44Y123        FDRE                                         r  Inst_edge/sreg_reg[2]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.415ns  (logic 0.518ns (36.610%)  route 0.897ns (63.390%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=3, routed)           0.897     1.415    Inst_edge/D[0]
    SLICE_X44Y123        FDRE                                         r  Inst_edge/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.484     4.906    Inst_edge/CLK
    SLICE_X44Y123        FDRE                                         r  Inst_edge/sreg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.286%)  route 0.360ns (68.714%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=2, routed)           0.360     0.524    Inst_edge/D[2]
    SLICE_X44Y123        FDRE                                         r  Inst_edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.817     1.982    Inst_edge/CLK
    SLICE_X44Y123        FDRE                                         r  Inst_edge/sreg_reg[2]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.948%)  route 0.366ns (69.052%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=3, routed)           0.366     0.530    Inst_edge/D[0]
    SLICE_X44Y123        FDRE                                         r  Inst_edge/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.817     1.982    Inst_edge/CLK
    SLICE_X44Y123        FDRE                                         r  Inst_edge/sreg_reg[0]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.164ns (26.952%)  route 0.444ns (73.048%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.444     0.608    Inst_edge/D[1]
    SLICE_X44Y123        FDRE                                         r  Inst_edge/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.817     1.982    Inst_edge/CLK
    SLICE_X44Y123        FDRE                                         r  Inst_edge/sreg_reg[1]/C

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Up/lose_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.641ns  (logic 0.271ns (16.510%)  route 1.370ns (83.490%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y181        FDRE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Up/lose_reg/C
    SLICE_X41Y181        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_GAME_Play/Inst_Move_Up/lose_reg/Q
                         net (fo=1, routed)           0.216     0.344    Inst_GAME_Play/Inst_Move_Up/lose_up_sig
    SLICE_X41Y182        LUT3 (Prop_lut3_I0_O)        0.098     0.442 r  Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           1.155     1.596    Inst_MainFSM/lose
    SLICE_X49Y122        LUT6 (Prop_lut6_I2_O)        0.045     1.641 r  Inst_MainFSM/FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.641    Inst_MainFSM/FSM_onehot_cur_state[0]_i_1_n_1
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.817     1.983    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Up/lose_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.642ns  (logic 0.271ns (16.500%)  route 1.371ns (83.500%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y181        FDRE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Up/lose_reg/C
    SLICE_X41Y181        FDRE (Prop_fdre_C_Q)         0.128     0.128 f  Inst_GAME_Play/Inst_Move_Up/lose_reg/Q
                         net (fo=1, routed)           0.216     0.344    Inst_GAME_Play/Inst_Move_Up/lose_up_sig
    SLICE_X41Y182        LUT3 (Prop_lut3_I0_O)        0.098     0.442 f  Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           1.156     1.597    Inst_MainFSM/lose
    SLICE_X49Y122        LUT5 (Prop_lut5_I2_O)        0.045     1.642 r  Inst_MainFSM/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.642    Inst_MainFSM/FSM_onehot_cur_state[1]_i_1_n_1
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.817     1.983    Inst_MainFSM/CLK
    SLICE_X49Y122        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Up/lose_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.274ns (15.305%)  route 1.516ns (84.695%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y181        FDRE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Up/lose_reg/C
    SLICE_X41Y181        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_GAME_Play/Inst_Move_Up/lose_reg/Q
                         net (fo=1, routed)           0.216     0.344    Inst_GAME_Play/Inst_Move_Up/lose_up_sig
    SLICE_X41Y182        LUT3 (Prop_lut3_I0_O)        0.098     0.442 r  Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           1.130     1.572    Inst_MainFSM/lose
    SLICE_X50Y122        LUT5 (Prop_lut5_I1_O)        0.048     1.620 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.170     1.790    Inst_MainFSM/FSM_onehot_cur_state[2]_i_1_n_1
    SLICE_X51Y121        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.817     1.982    Inst_MainFSM/CLK
    SLICE_X51Y121        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C





