

================================================================
== Vitis HLS Report for 'two_complement_adder'
================================================================
* Date:           Mon Apr  1 07:18:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        two_complement_adder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.282 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 7 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%carry_loc = alloca i64 1"   --->   Operation 8 'alloca' 'carry_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_sum = alloca i64 1" [two_complement_adder.cpp:4]   --->   Operation 9 'alloca' 'temp_sum' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a"   --->   Operation 10 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %b"   --->   Operation 11 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.82ns)   --->   "%call_ln0 = call void @two_complement_adder_Pipeline_VITIS_LOOP_8_1, i8 %a_read, i8 %b_read, i1 %temp_sum, i1 %carry_loc"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %a_read, i32 7" [two_complement_adder.cpp:21]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.46>
ST_2 : Operation 14 [1/2] (0.46ns)   --->   "%call_ln0 = call void @two_complement_adder_Pipeline_VITIS_LOOP_8_1, i8 %a_read, i8 %b_read, i1 %temp_sum, i1 %carry_loc"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%carry_loc_load = load i1 %carry_loc"   --->   Operation 15 'load' 'carry_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%this_addr = getelementptr i1 %temp_sum, i64 0, i64 8" [C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->two_complement_adder.cpp:13]   --->   Operation 16 'getelementptr' 'this_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.73ns)   --->   "%store_ln13 = store i1 %carry_loc_load, i4 %this_addr" [two_complement_adder.cpp:13]   --->   Operation 17 'store' 'store_ln13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 0.46>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%s_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %s" [two_complement_adder.cpp:17]   --->   Operation 18 'read' 's_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [2/2] (0.46ns)   --->   "%call_ln17 = call void @two_complement_adder_Pipeline_VITIS_LOOP_16_2, i8 %s_read, i1 %temp_sum, i8 %p_loc" [two_complement_adder.cpp:17]   --->   Operation 19 'call' 'call_ln17' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.26>
ST_5 : Operation 20 [1/2] (1.26ns)   --->   "%call_ln17 = call void @two_complement_adder_Pipeline_VITIS_LOOP_16_2, i8 %s_read, i1 %temp_sum, i8 %p_loc" [two_complement_adder.cpp:17]   --->   Operation 20 'call' 'call_ln17' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.14>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [two_complement_adder.cpp:3]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %s"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %overflow"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %overflow, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 30 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %s, i8 %p_loc_load" [two_complement_adder.cpp:17]   --->   Operation 31 'write' 'write_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %b_read, i32 7" [two_complement_adder.cpp:21]   --->   Operation 32 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%xor_ln21 = xor i1 %tmp, i1 %tmp_1" [two_complement_adder.cpp:21]   --->   Operation 33 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%xor_ln21_1 = xor i1 %xor_ln21, i1 1" [two_complement_adder.cpp:21]   --->   Operation 34 'xor' 'xor_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_loc_load, i32 7" [two_complement_adder.cpp:21]   --->   Operation 35 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%xor_ln21_2 = xor i1 %tmp, i1 %tmp_2" [two_complement_adder.cpp:21]   --->   Operation 36 'xor' 'xor_ln21_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln21 = and i1 %xor_ln21_2, i1 %xor_ln21_1" [two_complement_adder.cpp:21]   --->   Operation 37 'and' 'and_ln21' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %overflow, i1 %and_ln21" [two_complement_adder.cpp:21]   --->   Operation 38 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [two_complement_adder.cpp:22]   --->   Operation 39 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.822ns
The critical path consists of the following:
	'alloca' operation 1 bit ('carry_loc') [6]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'two_complement_adder_Pipeline_VITIS_LOOP_8_1' [19]  (1.822 ns)

 <State 2>: 0.460ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'two_complement_adder_Pipeline_VITIS_LOOP_8_1' [19]  (0.460 ns)

 <State 3>: 0.730ns
The critical path consists of the following:
	'load' operation 1 bit ('carry_loc_load') on local variable 'carry_loc' [20]  (0.000 ns)
	'store' operation 0 bit ('store_ln13', two_complement_adder.cpp:13) of variable 'carry_loc_load' on array 'temp_sum', two_complement_adder.cpp:4 [22]  (0.730 ns)

 <State 4>: 0.460ns
The critical path consists of the following:
	wire read operation ('s_read', two_complement_adder.cpp:17) on port 's' (two_complement_adder.cpp:17) [23]  (0.000 ns)
	'call' operation 0 bit ('call_ln17', two_complement_adder.cpp:17) to 'two_complement_adder_Pipeline_VITIS_LOOP_16_2' [24]  (0.460 ns)

 <State 5>: 1.269ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln17', two_complement_adder.cpp:17) to 'two_complement_adder_Pipeline_VITIS_LOOP_16_2' [24]  (1.269 ns)

 <State 6>: 0.148ns
The critical path consists of the following:
	'load' operation 8 bit ('p_loc_load') on local variable 'p_loc' [25]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln21_2', two_complement_adder.cpp:21) [32]  (0.000 ns)
	'and' operation 1 bit ('and_ln21', two_complement_adder.cpp:21) [33]  (0.148 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
