{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1473708990368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473708990378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 13:36:30 2016 " "Processing started: Mon Sep 12 13:36:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473708990378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708990378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off a2dv2 -c a2dv2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off a2dv2 -c a2dv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708990378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1473708990888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1473708990888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptive_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptive_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptive_fir " "Found entity 1: adaptive_fir" {  } { { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708998758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708998758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nco-behavior " "Found design unit 1: nco-behavior" {  } { { "nco.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999078 ""} { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "nco.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_data_a.v 1 1 " "Found 1 design units, including 1 entities, in source file a2d_data_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2d_data_a " "Found entity 1: a2d_data_a" {  } { { "a2d_data_a.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2dv2.v 1 1 " "Found 1 design units, including 1 entities, in source file a2dv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2dv2 " "Found entity 1: a2dv2" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_IP " "Found entity 1: fir_IP" {  } { { "fir_IP.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_ip/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_ip) " "Found design unit 1: dspba_library_package (fir_ip)" {  } { { "fir_IP/dspba_library_package.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fir_ip/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999088 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999088 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999088 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_ip/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_ip) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_ip)" {  } { { "fir_IP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999088 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "fir_IP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_ip/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_ip) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_ip)" {  } { { "fir_IP/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999088 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999088 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999098 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "fir_IP/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999098 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "fir_IP/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_ip/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fir_IP/altera_avalon_sc_fifo.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/fir_ip_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_IP_0002_rtl_core-normal " "Found design unit 1: fir_IP_0002_rtl_core-normal" {  } { { "fir_IP/fir_IP_0002_rtl_core.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999098 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_IP_0002_rtl_core " "Found entity 1: fir_IP_0002_rtl_core" {  } { { "fir_IP/fir_IP_0002_rtl_core.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/fir_ip_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_IP_0002_ast-struct " "Found design unit 1: fir_IP_0002_ast-struct" {  } { { "fir_IP/fir_IP_0002_ast.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999098 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_IP_0002_ast " "Found entity 1: fir_IP_0002_ast" {  } { { "fir_IP/fir_IP_0002_ast.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/fir_ip_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_IP_0002-syn " "Found design unit 1: fir_IP_0002-syn" {  } { { "fir_IP/fir_IP_0002.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999098 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_IP_0002 " "Found entity 1: fir_IP_0002" {  } { { "fir_IP/fir_IP_0002.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behavior " "Found design unit 1: debouncer-behavior" {  } { { "debouncer.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999098 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_200mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_200mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_200MHz " "Found entity 1: PLL_200MHz" {  } { { "PLL_200MHz.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "just_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file just_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 just_fir " "Found entity 1: just_fir" {  } { { "just_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-behavior " "Found design unit 1: lfsr-behavior" {  } { { "lfsr.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999108 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "filter_change_sw a2dv2.v(222) " "Verilog HDL Implicit Net warning at a2dv2.v(222): created implicit net for \"filter_change_sw\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 222 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FPGA_CLK_A_P a2dv2.v(341) " "Verilog HDL Implicit Net warning at a2dv2.v(341): created implicit net for \"FPGA_CLK_A_P\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 341 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FPGA_CLK_A_N a2dv2.v(342) " "Verilog HDL Implicit Net warning at a2dv2.v(342): created implicit net for \"FPGA_CLK_A_N\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 342 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AD_SCLK a2dv2.v(345) " "Verilog HDL Implicit Net warning at a2dv2.v(345): created implicit net for \"AD_SCLK\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 345 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AD_SDIO a2dv2.v(346) " "Verilog HDL Implicit Net warning at a2dv2.v(346): created implicit net for \"AD_SDIO\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADA_OE a2dv2.v(347) " "Verilog HDL Implicit Net warning at a2dv2.v(347): created implicit net for \"ADA_OE\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADA_SPI_CS a2dv2.v(348) " "Verilog HDL Implicit Net warning at a2dv2.v(348): created implicit net for \"ADA_SPI_CS\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 348 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "a2dv2 " "Elaborating entity \"a2dv2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "filter_change_sw a2dv2.v(222) " "Verilog HDL or VHDL warning at a2dv2.v(222): object \"filter_change_sw\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_CLK_A_P a2dv2.v(341) " "Verilog HDL or VHDL warning at a2dv2.v(341): object \"FPGA_CLK_A_P\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_CLK_A_N a2dv2.v(342) " "Verilog HDL or VHDL warning at a2dv2.v(342): object \"FPGA_CLK_A_N\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD_SCLK a2dv2.v(345) " "Verilog HDL or VHDL warning at a2dv2.v(345): object \"AD_SCLK\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD_SDIO a2dv2.v(346) " "Verilog HDL or VHDL warning at a2dv2.v(346): object \"AD_SDIO\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADA_OE a2dv2.v(347) " "Verilog HDL or VHDL warning at a2dv2.v(347): object \"ADA_OE\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 347 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADA_SPI_CS a2dv2.v(348) " "Verilog HDL or VHDL warning at a2dv2.v(348): object \"ADA_SPI_CS\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 "|a2dv2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sys_clk a2dv2.v(204) " "Verilog HDL warning at a2dv2.v(204): object sys_clk used but never assigned" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 204 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter a2dv2.v(212) " "Verilog HDL or VHDL warning at a2dv2.v(212): object \"counter\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NCO_FREQ_UP a2dv2.v(216) " "Verilog HDL or VHDL warning at a2dv2.v(216): object \"NCO_FREQ_UP\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NCO_FREQ_DOWN a2dv2.v(217) " "Verilog HDL or VHDL warning at a2dv2.v(217): object \"NCO_FREQ_DOWN\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ast_sink_error a2dv2.v(234) " "Verilog HDL or VHDL warning at a2dv2.v(234): object \"ast_sink_error\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i a2dv2.v(253) " "Verilog HDL or VHDL warning at a2dv2.v(253): object \"i\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK a2dv2.v(147) " "Output port \"SD_CLK\" at a2dv2.v(147) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK a2dv2.v(153) " "Output port \"I2C_SCLK\" at a2dv2.v(153) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1473708999208 "|a2dv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a2d_data_a a2d_data_a:a2d_data_a_inst " "Elaborating entity \"a2d_data_a\" for hierarchy \"a2d_data_a:a2d_data_a_inst\"" {  } { { "a2dv2.v" "a2d_data_a_inst" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\"" {  } { { "a2d_data_a.v" "altsource_probe_component" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\"" {  } { { "a2d_data_a.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id a2da " "Parameter \"instance_id\" = \"a2da\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 14 " "Parameter \"probe_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999268 ""}  } { { "a2d_data_a.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473708999268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_200MHz PLL_200MHz:PLL_200MHz_inst " "Elaborating entity \"PLL_200MHz\" for hierarchy \"PLL_200MHz:PLL_200MHz_inst\"" {  } { { "a2dv2.v" "PLL_200MHz_inst" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\"" {  } { { "PLL_200MHz.v" "altpll_component" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\"" {  } { { "PLL_200MHz.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7 " "Parameter \"clk0_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_200MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_200MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708999848 ""}  } { { "PLL_200MHz.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473708999848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_200mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_200mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_200MHz_altpll " "Found entity 1: PLL_200MHz_altpll" {  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708999878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708999878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_200MHz_altpll PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated " "Elaborating entity \"PLL_200MHz_altpll\" for hierarchy \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "just_fir just_fir:just_fir_inst " "Elaborating entity \"just_fir\" for hierarchy \"just_fir:just_fir_inst\"" {  } { { "a2dv2.v" "just_fir_inst" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:lfsrs_inst " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:lfsrs_inst\"" {  } { { "a2dv2.v" "lfsrs_inst" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptive_fir adaptive_fir:adaptive_fir_inst " "Elaborating entity \"adaptive_fir\" for hierarchy \"adaptive_fir:adaptive_fir_inst\"" {  } { { "a2dv2.v" "adaptive_fir_inst" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708999948 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_3 adaptive_fir.v(24) " "Verilog HDL or VHDL warning at adaptive_fir.v(24): object \"x_3\" assigned a value but never read" {  } { { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708999948 "|a2dv2|adaptive_fir:adaptive_fir_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8224 " "Found entity 1: altsyncram_8224" {  } { { "db/altsyncram_8224.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_8224.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709003328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709003328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709003618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709003618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709003678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709003678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gii " "Found entity 1: cntr_gii" {  } { { "db/cntr_gii.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_gii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709003788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709003788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709003828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709003828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709003888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709003888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709003988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709003988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709004028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709004028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709004088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709004088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709004128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709004128 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "lfsr_20_26_20adaptive " "Analysis and Synthesis generated SignalTap II or debug node instance \"lfsr_20_26_20adaptive\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709004598 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1473709004828 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.09.12.13:36:48 Progress: Loading sld56d4e773/alt_sld_fab_wrapper_hw.tcl " "2016.09.12.13:36:48 Progress: Loading sld56d4e773/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709008638 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709010648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709010798 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709011982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709012111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709012241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709012381 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709012391 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709012391 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1473709013061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld56d4e773/alt_sld_fab.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709013331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709013331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709013431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709013431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709013431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709013431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709013511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709013511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709013611 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709013611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709013611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709013701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709013701 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult16\"" {  } { { "adaptive_fir.v" "Mult16" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult26\"" {  } { { "adaptive_fir.v" "Mult26" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult27\"" {  } { { "adaptive_fir.v" "Mult27" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult28\"" {  } { { "adaptive_fir.v" "Mult28" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult29\"" {  } { { "adaptive_fir.v" "Mult29" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult30\"" {  } { { "adaptive_fir.v" "Mult30" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult31\"" {  } { { "adaptive_fir.v" "Mult31" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult17\"" {  } { { "adaptive_fir.v" "Mult17" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult18\"" {  } { { "adaptive_fir.v" "Mult18" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult19\"" {  } { { "adaptive_fir.v" "Mult19" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult20\"" {  } { { "adaptive_fir.v" "Mult20" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult21\"" {  } { { "adaptive_fir.v" "Mult21" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult22\"" {  } { { "adaptive_fir.v" "Mult22" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult23\"" {  } { { "adaptive_fir.v" "Mult23" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult24\"" {  } { { "adaptive_fir.v" "Mult24" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult25\"" {  } { { "adaptive_fir.v" "Mult25" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult3\"" {  } { { "adaptive_fir.v" "Mult3" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult2\"" {  } { { "adaptive_fir.v" "Mult2" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult12\"" {  } { { "adaptive_fir.v" "Mult12" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult13\"" {  } { { "adaptive_fir.v" "Mult13" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult14\"" {  } { { "adaptive_fir.v" "Mult14" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult15\"" {  } { { "adaptive_fir.v" "Mult15" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult4\"" {  } { { "adaptive_fir.v" "Mult4" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult5\"" {  } { { "adaptive_fir.v" "Mult5" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult6\"" {  } { { "adaptive_fir.v" "Mult6" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult7\"" {  } { { "adaptive_fir.v" "Mult7" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult8\"" {  } { { "adaptive_fir.v" "Mult8" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult9\"" {  } { { "adaptive_fir.v" "Mult9" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult10\"" {  } { { "adaptive_fir.v" "Mult10" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult11\"" {  } { { "adaptive_fir.v" "Mult11" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult0\"" {  } { { "adaptive_fir.v" "Mult0" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult1\"" {  } { { "adaptive_fir.v" "Mult1" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709016231 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1473709016231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709016281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Instantiated megafunction \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016281 ""}  } { { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473709016281 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709016321 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 299 9 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709016351 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 311 10 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709016361 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 408 9 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709016381 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 110 8 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709016411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kpf " "Found entity 1: add_sub_kpf" {  } { { "db/add_sub_kpf.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_kpf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709016441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709016441 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709016471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t5h " "Found entity 1: add_sub_t5h" {  } { { "db/add_sub_t5h.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_t5h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473709016511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709016511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00031 adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00031\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 959 39 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709016531 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00033 adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00033\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 971 44 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709016531 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00035 adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00035\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 1015 54 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709016541 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00037 adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00037\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 1026 59 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709016551 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|altshift:external_latency_ffs adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709016561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult3\"" {  } { { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709016871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult3 " "Instantiated megafunction \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473709016871 ""}  } { { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473709016871 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 148 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473709017831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473709017831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473709017831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473709017831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473709017831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473709017831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473709017831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473709017831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473709017831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473709017831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473709017831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473709017831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473709017831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473709017831 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1473709017831 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_1khz GND " "Pin \"clk_1khz\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|clk_1khz"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[0\] GND " "Pin \"test_out_data\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|test_out_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[19\] GND " "Pin \"test_out_data\[19\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|test_out_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[20\] GND " "Pin \"test_out_data\[20\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|test_out_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[21\] GND " "Pin \"test_out_data\[21\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|test_out_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[22\] GND " "Pin \"test_out_data\[22\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|test_out_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[23\] GND " "Pin \"test_out_data\[23\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|test_out_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[24\] GND " "Pin \"test_out_data\[24\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|test_out_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[25\] GND " "Pin \"test_out_data\[25\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|test_out_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[26\] GND " "Pin \"test_out_data\[26\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|test_out_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[27\] GND " "Pin \"test_out_data\[27\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|test_out_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[28\] GND " "Pin \"test_out_data\[28\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|test_out_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[29\] GND " "Pin \"test_out_data\[29\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|test_out_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[30\] GND " "Pin \"test_out_data\[30\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|test_out_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[31\] GND " "Pin \"test_out_data\[31\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|test_out_data[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adaptive_out_data\[0\] GND " "Pin \"adaptive_out_data\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|adaptive_out_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adaptive_out_data\[1\] GND " "Pin \"adaptive_out_data\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473709018121 "|a2dv2|adaptive_out_data[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1473709018121 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709018321 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_IP 16 " "Ignored 16 assignments for entity \"fir_IP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473709019271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473709019271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473709019271 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1473709019271 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_IP_0002 71 " "Ignored 71 assignments for entity \"fir_IP_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1473709019271 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "lfsr_20_26_20adaptive 1125 1221 0 0 96 " "Partially connected in-system debug instance \"lfsr_20_26_20adaptive\" to 1125 of its 1221 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 96 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1473709021361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1473709021561 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473709021561 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473709022431 "|a2dv2|FL_RY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1473709022431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10079 " "Implemented 10079 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1473709022431 ""} { "Info" "ICUT_CUT_TM_OPINS" "101 " "Implemented 101 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1473709022431 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "14 " "Implemented 14 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1473709022431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9535 " "Implemented 9535 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1473709022431 ""} { "Info" "ICUT_CUT_TM_RAMS" "397 " "Implemented 397 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1473709022431 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1473709022431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1473709022431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "992 " "Peak virtual memory: 992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473709022531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 13:37:02 2016 " "Processing ended: Mon Sep 12 13:37:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473709022531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473709022531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473709022531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1473709022531 ""}
