$date
	Tue Jun 17 22:33:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_tb $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module DUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " cout $end
$var wire 1 ! s $end
$var wire 1 & t1 $end
$var wire 1 ' t2 $end
$var wire 1 ( t3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#50
0"
0'
0!
0&
0(
0%
0$
0#
#100
1!
1%
#150
0%
1$
#200
1"
0!
1'
1%
#250
0"
0'
1!
0%
0$
1#
#300
1"
0!
1(
1%
#350
0(
1&
0%
1$
#400
1!
1'
1(
1%
#450
