Timing Analyzer report for top_module
Wed Dec 04 15:41:30 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'CLK'
 23. Slow 1200mV 0C Model Hold: 'CLK'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'CLK'
 31. Fast 1200mV 0C Model Hold: 'CLK'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top_module                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.30        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.7%      ;
;     Processor 3            ;   8.8%      ;
;     Processor 4            ;   8.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; db/SDC3.sdc   ; OK     ; Wed Dec 04 15:41:27 2024 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 114.51 MHz ; 114.51 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; CLK   ; 1.267 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.437 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; CLK   ; 4.594 ; 0.000                             ;
+-------+-------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.267 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.302      ; 9.103      ;
; 1.344 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.100     ; 8.577      ;
; 1.607 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.297      ; 8.758      ;
; 1.612 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.099     ; 8.310      ;
; 1.614 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.297      ; 8.751      ;
; 1.617 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.300      ; 8.751      ;
; 1.636 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.303      ; 8.735      ;
; 1.637 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.304      ; 8.735      ;
; 1.653 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.296      ; 8.711      ;
; 1.658 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.088     ; 8.275      ;
; 1.661 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.298      ; 8.705      ;
; 1.663 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.105     ; 8.253      ;
; 1.663 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.301      ; 8.706      ;
; 1.671 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.295      ; 8.692      ;
; 1.676 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.105     ; 8.240      ;
; 1.714 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.098     ; 8.209      ;
; 1.759 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.297      ; 8.606      ;
; 1.764 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.105     ; 8.152      ;
; 1.771 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.296      ; 8.593      ;
; 1.780 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.297      ; 8.585      ;
; 1.798 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.296      ; 8.566      ;
; 1.806 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.298      ; 8.560      ;
; 1.816 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.295      ; 8.547      ;
; 1.818 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[2]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.304      ; 8.554      ;
; 1.823 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.100     ; 8.098      ;
; 1.825 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.297      ; 8.540      ;
; 1.829 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.304      ; 8.543      ;
; 1.836 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.105     ; 8.080      ;
; 1.844 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[4]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.304      ; 8.528      ;
; 1.844 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[0]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.304      ; 8.528      ;
; 1.864 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.296      ; 8.500      ;
; 1.872 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.298      ; 8.494      ;
; 1.880 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]         ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.088     ; 8.053      ;
; 1.882 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.295      ; 8.481      ;
; 1.895 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[2]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.098     ; 8.028      ;
; 1.903 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]         ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.088     ; 8.030      ;
; 1.906 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.098     ; 8.017      ;
; 1.909 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.105     ; 8.007      ;
; 1.916 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.088     ; 8.017      ;
; 1.920 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[8]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.104     ; 7.997      ;
; 1.921 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[4]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.098     ; 8.002      ;
; 1.921 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[0]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.098     ; 8.002      ;
; 1.944 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.296      ; 8.420      ;
; 1.952 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[16]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.105     ; 7.964      ;
; 1.975 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.105     ; 7.941      ;
; 1.982 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.097     ; 7.942      ;
; 1.987 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.298      ; 8.379      ;
; 1.987 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.302      ; 8.383      ;
; 1.993 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.297      ; 8.372      ;
; 2.000 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.104     ; 7.917      ;
; 2.003 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a8~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.315      ; 8.380      ;
; 2.006 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.305      ; 8.367      ;
; 2.009 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[7]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.297      ; 8.356      ;
; 2.025 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.295      ; 8.338      ;
; 2.028 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]                                                                      ; CLK          ; CLK         ; 10.000       ; -0.086     ; 7.907      ;
; 2.031 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a23~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.313      ; 8.350      ;
; 2.033 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.303      ; 8.338      ;
; 2.040 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a6~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.315      ; 8.343      ;
; 2.041 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[9]                                                                            ; CLK          ; CLK         ; 10.000       ; -0.079     ; 7.901      ;
; 2.043 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.104     ; 7.874      ;
; 2.049 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.296      ; 8.315      ;
; 2.049 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.105     ; 7.867      ;
; 2.053 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]         ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.088     ; 7.880      ;
; 2.054 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.105     ; 7.862      ;
; 2.057 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.298      ; 8.309      ;
; 2.058 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[9]                                                                            ; CLK          ; CLK         ; 10.000       ; -0.079     ; 7.884      ;
; 2.067 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.295      ; 8.296      ;
; 2.076 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]         ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.088     ; 7.857      ;
; 2.079 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.105     ; 7.837      ;
; 2.082 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[8]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.083     ; 7.856      ;
; 2.086 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[7]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.105     ; 7.830      ;
; 2.095 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.315      ; 8.288      ;
; 2.096 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.105     ; 7.820      ;
; 2.097 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[10]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.105     ; 7.819      ;
; 2.114 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a8~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.320      ; 8.274      ;
; 2.143 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[2]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.294      ; 8.219      ;
; 2.144 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[6]         ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.088     ; 7.789      ;
; 2.152 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.100     ; 7.769      ;
; 2.160 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.105     ; 7.756      ;
; 2.160 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.298      ; 8.206      ;
; 2.162 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[1]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.304      ; 8.210      ;
; 2.168 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[2]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.302      ; 8.202      ;
; 2.174 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[16]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.105     ; 7.742      ;
; 2.179 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.302      ; 8.191      ;
; 2.185 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[2]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.097     ; 7.739      ;
; 2.187 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[2]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.305      ; 8.186      ;
; 2.189 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[4]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.097     ; 7.735      ;
; 2.193 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.097     ; 7.731      ;
; 2.193 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.098     ; 7.730      ;
; 2.194 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[4]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.302      ; 8.176      ;
; 2.194 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[0]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.302      ; 8.176      ;
; 2.198 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.295      ; 8.165      ;
; 2.198 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.305      ; 8.175      ;
; 2.198 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[5]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.304      ; 8.174      ;
; 2.199 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[2]         ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.108     ; 7.714      ;
; 2.200 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[8]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.304      ; 8.172      ;
; 2.211 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[0]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.097     ; 7.713      ;
; 2.213 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[4]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.305      ; 8.160      ;
; 2.213 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[0]    ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.305      ; 8.160      ;
; 2.214 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0] ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.104     ; 7.703      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.437 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|y_real_i[9]               ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.483      ; 1.174      ;
; 0.441 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|index_wr[8]               ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.476      ; 1.171      ;
; 0.442 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|y_real_i[19]              ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.485      ; 1.181      ;
; 0.448 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|x_real_i[9]               ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.483      ; 1.185      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]      ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]      ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3]      ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_tx:UART_TX|tx_o                                     ; uart_tx:UART_TX|tx_o                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[1][4]        ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[1][4]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[7]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[7]                                                               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[8]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[8]                                                               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[6]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[6]                                                               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[0]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[0]                                                               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[3]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[3]                                                               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[2]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[2]                                                               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[1]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[1]                                                               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[4]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[4]                                                               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[5]  ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[5]                                                               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_tx:UART_TX|state.s_idle                             ; uart_tx:UART_TX|state.s_idle                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_tx:UART_TX|tx_done_o                                ; uart_tx:UART_TX|tx_done_o                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_tx:UART_TX|state.s_start1                           ; uart_tx:UART_TX|state.s_start1                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_tx:UART_TX|state.s_wr                               ; uart_tx:UART_TX|state.s_wr                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_tx:UART_TX|tx_bits[2]                               ; uart_tx:UART_TX|tx_bits[2]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_tx:UART_TX|tx_bits[3]                               ; uart_tx:UART_TX|tx_bits[3]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_tx:UART_TX|tx_bits[1]                               ; uart_tx:UART_TX|tx_bits[1]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_tx:UART_TX|tx_bits[0]                               ; uart_tx:UART_TX|tx_bits[0]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_tx:UART_TX|state.s_stop                             ; uart_tx:UART_TX|state.s_stop                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                       ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                  ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                  ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT             ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                  ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                     ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE             ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[1]              ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[1]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[2]              ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[2]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[3]              ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[3]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[9]              ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[9]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|seg[6]                             ; seg7_data2:SEG7_DATA2|seg[6]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|data[3][3]                         ; seg7_data2:SEG7_DATA2|data[3][3]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|data[3][1]                         ; seg7_data2:SEG7_DATA2|data[3][1]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|data[2][3]                         ; seg7_data2:SEG7_DATA2|data[2][3]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|data[2][2]                         ; seg7_data2:SEG7_DATA2|data[2][2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|data[2][1]                         ; seg7_data2:SEG7_DATA2|data[2][1]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|dig[3]                             ; seg7_data2:SEG7_DATA2|dig[3]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|dig[2]                             ; seg7_data2:SEG7_DATA2|dig[2]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|dig[1]                             ; seg7_data2:SEG7_DATA2|dig[1]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|dig[0]                             ; seg7_data2:SEG7_DATA2|dig[0]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|cur_state.IDLE                     ; seg7_data2:SEG7_DATA2|cur_state.IDLE                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|cur_state.DATA_PROC                ; seg7_data2:SEG7_DATA2|cur_state.DATA_PROC                                                                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|data_out[10]                       ; seg7_data2:SEG7_DATA2|data_out[10]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|data_out[9]                        ; seg7_data2:SEG7_DATA2|data_out[9]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|data_out[8]                        ; seg7_data2:SEG7_DATA2|data_out[8]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|data_out[6]                        ; seg7_data2:SEG7_DATA2|data_out[6]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|data_out[4]                        ; seg7_data2:SEG7_DATA2|data_out[4]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|data_out[3]                        ; seg7_data2:SEG7_DATA2|data_out[3]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|data_out[2]                        ; seg7_data2:SEG7_DATA2|data_out[2]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|count[15]                          ; seg7_data2:SEG7_DATA2|count[15]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|count[14]                          ; seg7_data2:SEG7_DATA2|count[14]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|count[13]                          ; seg7_data2:SEG7_DATA2|count[13]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|count[12]                          ; seg7_data2:SEG7_DATA2|count[12]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|count[11]                          ; seg7_data2:SEG7_DATA2|count[11]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|count[10]                          ; seg7_data2:SEG7_DATA2|count[10]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|count[9]                           ; seg7_data2:SEG7_DATA2|count[9]                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|count[8]                           ; seg7_data2:SEG7_DATA2|count[8]                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|count[6]                           ; seg7_data2:SEG7_DATA2|count[6]                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg7_data2:SEG7_DATA2|cur_state.COUNT                    ; seg7_data2:SEG7_DATA2|cur_state.COUNT                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[6] ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[6]                                                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[3] ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[3]                                                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[2] ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[2]                                                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[8]                 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[8]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[8]                 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[8]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[1]                 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[1]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[1]                 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[1]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[2]                 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[2]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[2]                 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[2]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[7]                 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[7]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[7]                 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[7]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]              ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]              ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[6]              ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[6]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[7]              ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[7]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[8]              ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[8]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[10]             ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[10]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[10]                     ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[10]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[0]                      ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[2]                      ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[3]                      ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[5]                      ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[6]                      ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[7]                      ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[9]                      ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[4]                      ; INVERT_ADDR2:INVERT_ADDR2|wr_ptr[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[1]                      ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[2]                      ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[7]                      ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[8]                      ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[8]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[9]                      ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_done_o    ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_done_o                                                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|en_cnt       ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|en_cnt                                                                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
+-------+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 18
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 15.985 ns




+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 121.33 MHz ; 121.33 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 1.758 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.400 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 4.593 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.758 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.266      ; 8.567      ;
; 1.882 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.089     ; 8.051      ;
; 1.950 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.261      ; 8.370      ;
; 2.007 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.261      ; 8.313      ;
; 2.050 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.267      ; 8.276      ;
; 2.063 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.094     ; 7.865      ;
; 2.100 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.267      ; 8.226      ;
; 2.118 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.261      ; 8.202      ;
; 2.118 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.267      ; 8.208      ;
; 2.120 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.260      ; 8.199      ;
; 2.120 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.094     ; 7.808      ;
; 2.133 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.265      ; 8.191      ;
; 2.142 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.260      ; 8.177      ;
; 2.151 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.262      ; 8.170      ;
; 2.164 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.262      ; 8.157      ;
; 2.173 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.088     ; 7.761      ;
; 2.174 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.088     ; 7.760      ;
; 2.184 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.261      ; 8.136      ;
; 2.224 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.260      ; 8.095      ;
; 2.231 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.094     ; 7.697      ;
; 2.233 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.262      ; 8.088      ;
; 2.246 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.262      ; 8.075      ;
; 2.248 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.079     ; 7.695      ;
; 2.261 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[4]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.267      ; 8.065      ;
; 2.272 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.267      ; 8.054      ;
; 2.283 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.094     ; 7.645      ;
; 2.283 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.261      ; 8.037      ;
; 2.288 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.260      ; 8.031      ;
; 2.297 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.079     ; 7.646      ;
; 2.299 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[2]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.267      ; 8.027      ;
; 2.304 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.079     ; 7.639      ;
; 2.318 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[0]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.267      ; 8.008      ;
; 2.323 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.260      ; 7.996      ;
; 2.332 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.262      ; 7.989      ;
; 2.343 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.262      ; 7.978      ;
; 2.345 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.262      ; 7.976      ;
; 2.349 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.089     ; 7.584      ;
; 2.354 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.079     ; 7.589      ;
; 2.365 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.094     ; 7.563      ;
; 2.366 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.262      ; 7.955      ;
; 2.367 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.261      ; 7.953      ;
; 2.385 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[4]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.088     ; 7.549      ;
; 2.392 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.268      ; 7.935      ;
; 2.396 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.088     ; 7.538      ;
; 2.410 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[7]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.261      ; 7.910      ;
; 2.410 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.268      ; 7.917      ;
; 2.423 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[2]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.088     ; 7.511      ;
; 2.425 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.266      ; 7.900      ;
; 2.442 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[0]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.088     ; 7.492      ;
; 2.464 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.094     ; 7.464      ;
; 2.465 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]           ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.079     ; 7.478      ;
; 2.465 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.087     ; 7.470      ;
; 2.472 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]           ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.079     ; 7.471      ;
; 2.476 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.260      ; 7.843      ;
; 2.480 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.094     ; 7.448      ;
; 2.485 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.262      ; 7.836      ;
; 2.489 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[8]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.093     ; 7.440      ;
; 2.498 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.262      ; 7.823      ;
; 2.501 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.094     ; 7.427      ;
; 2.503 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[2]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.258      ; 7.814      ;
; 2.511 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.262      ; 7.810      ;
; 2.512 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.094     ; 7.416      ;
; 2.513 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]                                                                      ; CLK          ; CLK         ; 10.000       ; -0.078     ; 7.431      ;
; 2.515 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[16]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.094     ; 7.413      ;
; 2.521 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a8~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.277      ; 7.815      ;
; 2.522 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|cur_state.READ ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.267      ; 7.804      ;
; 2.528 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.094     ; 7.400      ;
; 2.528 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.089     ; 7.405      ;
; 2.534 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.262      ; 7.787      ;
; 2.534 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[7]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.094     ; 7.394      ;
; 2.546 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[10]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.094     ; 7.382      ;
; 2.550 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a23~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.275      ; 7.784      ;
; 2.559 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a6~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.277      ; 7.777      ;
; 2.565 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a8~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.282      ; 7.776      ;
; 2.571 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a6~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.277      ; 7.765      ;
; 2.571 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[16]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.094     ; 7.357      ;
; 2.574 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.093     ; 7.355      ;
; 2.577 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a8~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.277      ; 7.759      ;
; 2.578 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a23~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.275      ; 7.756      ;
; 2.600 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[8]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.074     ; 7.348      ;
; 2.601 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[1]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.267      ; 7.725      ;
; 2.603 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[4]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.268      ; 7.724      ;
; 2.606 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.093     ; 7.323      ;
; 2.612 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[5]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.267      ; 7.714      ;
; 2.614 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.268      ; 7.713      ;
; 2.616 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.278      ; 7.721      ;
; 2.616 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.278      ; 7.721      ;
; 2.616 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.088     ; 7.318      ;
; 2.616 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[2]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.097     ; 7.309      ;
; 2.617 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.094     ; 7.311      ;
; 2.621 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[4]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.268      ; 7.706      ;
; 2.625 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[8]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.267      ; 7.701      ;
; 2.632 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[3]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.267      ; 7.694      ;
; 2.632 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.268      ; 7.695      ;
; 2.636 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[4]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.266      ; 7.689      ;
; 2.641 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[2]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.268      ; 7.686      ;
; 2.642 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[9]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.267      ; 7.684      ;
; 2.646 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|cur_state.READ ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.088     ; 7.288      ;
; 2.647 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.266      ; 7.678      ;
; 2.653 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[9]                                                                            ; CLK          ; CLK         ; 10.000       ; -0.070     ; 7.299      ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[7]    ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[7]    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[8]    ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[8]    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[6]    ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[6]    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[3]    ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[3]    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[4]    ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[4]    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[5]    ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[5]    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; seg7_data2:SEG7_DATA2|data[3][2]                           ; seg7_data2:SEG7_DATA2|data[3][2]                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg7_data2:SEG7_DATA2|data[1][1]                           ; seg7_data2:SEG7_DATA2|data[1][1]                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg7_data2:SEG7_DATA2|data[1][3]                           ; seg7_data2:SEG7_DATA2|data[1][3]                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg7_data2:SEG7_DATA2|data[0][1]                           ; seg7_data2:SEG7_DATA2|data[0][1]                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg7_data2:SEG7_DATA2|data[0][3]                           ; seg7_data2:SEG7_DATA2|data[0][3]                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg7_data2:SEG7_DATA2|data[0][2]                           ; seg7_data2:SEG7_DATA2|data[0][2]                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg7_data2:SEG7_DATA2|count[14]                            ; seg7_data2:SEG7_DATA2|count[14]                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[5]   ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[5]   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[6]   ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[6]   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[3]   ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[3]   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[4]   ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[4]   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[1]   ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[1]   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[2]   ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[2]   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[0]   ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[0]   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[7]   ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[7]   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[8]                   ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[8]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[8]                   ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[8]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[1]                   ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[1]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[1]                   ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[1]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[2]                   ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[2]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[2]                   ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[2]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[7]                   ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[7]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[7]                   ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[7]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]        ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]                ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]                ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[6]                ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[6]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[7]                ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[7]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[8]                ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[8]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[10]               ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[10]               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]        ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3]        ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[10]                       ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[10]                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[1]                        ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[1]                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[2]                        ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[2]                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[7]                        ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[7]                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[8]                        ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[8]                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[9]                        ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[9]                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_done_o      ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_done_o      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|en_cnt         ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|en_cnt         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|state.s_idle   ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|state.s_idle   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[4]     ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[4]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[0]     ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[0]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[1]     ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[1]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[2]     ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[2]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[5]     ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[5]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[6]     ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[6]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[7]     ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[7]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[3]     ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[3]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|state.s_start  ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|state.s_start  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:UART_TX|tx_o                                       ; uart_tx:UART_TX|tx_o                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|finish_FFT          ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|finish_FFT          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][0]          ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][0]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[0][0]          ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[0][0]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[2][0]          ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[2][0]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[1][0]          ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[1][0]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][7]          ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][7]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[0][7]          ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[0][7]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[1][7]          ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[1][7]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[2][7]          ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[2][7]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][4]          ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][4]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[0][4]          ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[0][4]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[1][4]          ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[1][4]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[0]    ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[0]    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[2]    ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[2]    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[1]    ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[1]    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[0]                   ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[0]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[0]                   ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[0]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[4]                   ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[4]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[4]                   ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[4]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[6]                   ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[6]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[6]                   ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[6]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|back_mem            ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|back_mem            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|delay               ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|delay               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; INVERT_ADDR2:INVERT_ADDR2|en_o                             ; INVERT_ADDR2:INVERT_ADDR2|en_o                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:UART_TX|state.s_idle                               ; uart_tx:UART_TX|state.s_idle                               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:UART_TX|tx_done_o                                  ; uart_tx:UART_TX|tx_done_o                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:UART_TX|state.s_start1                             ; uart_tx:UART_TX|state.s_start1                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:UART_TX|state.s_wr                                 ; uart_tx:UART_TX|state.s_wr                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:UART_TX|tx_bits[2]                                 ; uart_tx:UART_TX|tx_bits[2]                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:UART_TX|tx_bits[3]                                 ; uart_tx:UART_TX|tx_bits[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:UART_TX|tx_bits[1]                                 ; uart_tx:UART_TX|tx_bits[1]                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:UART_TX|tx_bits[0]                                 ; uart_tx:UART_TX|tx_bits[0]                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:UART_TX|state.s_stop                               ; uart_tx:UART_TX|state.s_stop                               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                         ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                    ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                    ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT               ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                    ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                       ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE               ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_o_data           ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_o_data           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|O_data_ptr_delay[3] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|O_data_ptr_delay[3] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|O_data_ptr_delay[4] ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|O_data_ptr_delay[4] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 18
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.239 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 6.047 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.151 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 4.199 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.047 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.138      ; 4.120      ;
; 6.192 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.042     ; 3.773      ;
; 6.205 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.132      ; 3.956      ;
; 6.205 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.132      ; 3.956      ;
; 6.211 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.140      ; 3.958      ;
; 6.222 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.131      ; 3.938      ;
; 6.222 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.131      ; 3.938      ;
; 6.223 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.139      ; 3.945      ;
; 6.231 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.137      ; 3.935      ;
; 6.232 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.133      ; 3.930      ;
; 6.232 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.133      ; 3.930      ;
; 6.245 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.134      ; 3.918      ;
; 6.245 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.134      ; 3.918      ;
; 6.251 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.139      ; 3.917      ;
; 6.315 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.043     ; 3.649      ;
; 6.319 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[2]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.139      ; 3.849      ;
; 6.319 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.139      ; 3.849      ;
; 6.325 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.048     ; 3.634      ;
; 6.325 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.048     ; 3.634      ;
; 6.327 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.132      ; 3.834      ;
; 6.335 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.132      ; 3.826      ;
; 6.336 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[0]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.139      ; 3.832      ;
; 6.339 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[4]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.139      ; 3.829      ;
; 6.344 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.131      ; 3.816      ;
; 6.344 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.042     ; 3.621      ;
; 6.352 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.131      ; 3.808      ;
; 6.354 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.133      ; 3.808      ;
; 6.362 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.133      ; 3.800      ;
; 6.367 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.134      ; 3.796      ;
; 6.375 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.134      ; 3.788      ;
; 6.383 ; seg7_data2:SEG7_DATA2|count2[8]                       ; seg7_data2:SEG7_DATA2|seg[4]                                                                                           ; CLK          ; CLK         ; 10.000       ; -0.031     ; 3.593      ;
; 6.383 ; seg7_data2:SEG7_DATA2|count2[8]                       ; seg7_data2:SEG7_DATA2|seg[3]                                                                                           ; CLK          ; CLK         ; 10.000       ; -0.031     ; 3.593      ;
; 6.383 ; seg7_data2:SEG7_DATA2|count2[8]                       ; seg7_data2:SEG7_DATA2|seg[2]                                                                                           ; CLK          ; CLK         ; 10.000       ; -0.031     ; 3.593      ;
; 6.396 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.041     ; 3.570      ;
; 6.398 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[8]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.048     ; 3.561      ;
; 6.407 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.131      ; 3.753      ;
; 6.414 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a8~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.140      ; 3.755      ;
; 6.415 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.048     ; 3.544      ;
; 6.415 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.141      ; 3.755      ;
; 6.426 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a23~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.139      ; 3.742      ;
; 6.427 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.140      ; 3.742      ;
; 6.431 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.042     ; 3.534      ;
; 6.435 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.138      ; 3.732      ;
; 6.436 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a6~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.141      ; 3.734      ;
; 6.447 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.048     ; 3.512      ;
; 6.452 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.044     ; 3.511      ;
; 6.454 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.042     ; 3.511      ;
; 6.454 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.037     ; 3.516      ;
; 6.455 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[3]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[20]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.048     ; 3.504      ;
; 6.457 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[4]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.043     ; 3.507      ;
; 6.459 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.132      ; 3.702      ;
; 6.461 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[16]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.048     ; 3.498      ;
; 6.464 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a8~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.146      ; 3.711      ;
; 6.464 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[2]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.041     ; 3.502      ;
; 6.464 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.041     ; 3.502      ;
; 6.468 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.130      ; 3.691      ;
; 6.469 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.141      ; 3.701      ;
; 6.472 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|cur_state.READ ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.139      ; 3.696      ;
; 6.476 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[1]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.139      ; 3.692      ;
; 6.481 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[0]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.041     ; 3.485      ;
; 6.483 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[2]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.141      ; 3.687      ;
; 6.483 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.141      ; 3.687      ;
; 6.484 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.043     ; 3.480      ;
; 6.484 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[4]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.041     ; 3.482      ;
; 6.487 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[5]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.139      ; 3.681      ;
; 6.490 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[8]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.139      ; 3.678      ;
; 6.491 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.133      ; 3.671      ;
; 6.492 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.131      ; 3.668      ;
; 6.495 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[2]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.140      ; 3.674      ;
; 6.495 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.140      ; 3.674      ;
; 6.500 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[0]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.141      ; 3.670      ;
; 6.502 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[6]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.131      ; 3.658      ;
; 6.503 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[2]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.138      ; 3.664      ;
; 6.503 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.138      ; 3.664      ;
; 6.503 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[4]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.141      ; 3.667      ;
; 6.504 ; seg7_data2:SEG7_DATA2|count2[8]                       ; seg7_data2:SEG7_DATA2|seg[0]                                                                                           ; CLK          ; CLK         ; 10.000       ; -0.030     ; 3.473      ;
; 6.504 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[6]           ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.044     ; 3.459      ;
; 6.504 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[3]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.139      ; 3.664      ;
; 6.506 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[9]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.139      ; 3.662      ;
; 6.507 ; seg7_data2:SEG7_DATA2|count2[8]                       ; seg7_data2:SEG7_DATA2|seg[1]                                                                                           ; CLK          ; CLK         ; 10.000       ; -0.030     ; 3.470      ;
; 6.508 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[2]                                                                  ; CLK          ; CLK         ; 10.000       ; -0.043     ; 3.456      ;
; 6.509 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a23~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.145      ; 3.665      ;
; 6.511 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[6]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.132      ; 3.650      ;
; 6.512 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[8]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.037     ; 3.458      ;
; 6.512 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[0]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.140      ; 3.657      ;
; 6.515 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[4]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.140      ; 3.654      ;
; 6.519 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[12]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.048     ; 3.440      ;
; 6.520 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[6]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.130      ; 3.639      ;
; 6.520 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[0]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.138      ; 3.647      ;
; 6.523 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[2]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.048     ; 3.436      ;
; 6.523 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[0]   ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[18]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.048     ; 3.436      ;
; 6.523 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[10]     ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[6]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.037     ; 3.447      ;
; 6.523 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[4]      ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Re_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a29~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.138      ; 3.644      ;
; 6.529 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[7]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.131      ; 3.631      ;
; 6.529 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|mem_Re_rtl_0_bypass[14]                                                                 ; CLK          ; CLK         ; 10.000       ; -0.049     ; 3.429      ;
; 6.537 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]           ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.044     ; 3.426      ;
; 6.540 ; seg7_data2:SEG7_DATA2|count2[8]                       ; seg7_data2:SEG7_DATA2|seg[5]                                                                                           ; CLK          ; CLK         ; 10.000       ; -0.030     ; 3.437      ;
; 6.543 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|stage_FFT[1]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|rd_ptr[7]                                                                       ; CLK          ; CLK         ; 10.000       ; -0.043     ; 3.421      ;
; 6.543 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[6]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~portb_address_reg0  ; CLK          ; CLK         ; 10.000       ; 0.133      ; 3.619      ;
; 6.544 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]           ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a32~portb_address_reg0 ; CLK          ; CLK         ; 10.000       ; 0.132      ; 3.617      ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.151 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|y_real_i[19]               ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.227      ; 0.482      ;
; 0.151 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|y_real_i[9]                ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~porta_datain_reg0   ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.479      ;
; 0.151 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|index_wr[8]                ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~porta_address_reg0  ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.477      ;
; 0.160 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|y_real_i[11]               ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|x_real_i[9]                ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~porta_datain_reg0   ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.488      ;
; 0.164 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|x_real_i[12]               ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.492      ;
; 0.166 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|y_real_i[20]               ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.227      ; 0.497      ;
; 0.168 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|x_real_i[20]               ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.493      ;
; 0.172 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|x_real_i[11]               ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.500      ;
; 0.172 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|index_wr[1]                ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~porta_address_reg0  ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.498      ;
; 0.173 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|x_real_i[5]                ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~porta_datain_reg0   ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.501      ;
; 0.180 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|index_wr[2]                ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a9~porta_address_reg0  ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.508      ;
; 0.181 ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|index_wr[1]                ; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_f5h1:auto_generated|ram_block1a10~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.506      ;
; 0.185 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[0]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[0]                                                                ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[2]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[2]                                                                ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[1]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[1]                                                                ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; seg7_data2:SEG7_DATA2|data[3][3]                          ; seg7_data2:SEG7_DATA2|data[3][3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg7_data2:SEG7_DATA2|data[3][1]                          ; seg7_data2:SEG7_DATA2|data[3][1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg7_data2:SEG7_DATA2|count[14]                           ; seg7_data2:SEG7_DATA2|count[14]                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[6]  ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[6]                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[3]  ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[3]                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[2]  ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|data_temp[2]                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[8]                  ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[8]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[8]                  ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[8]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[1]                  ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[1]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[1]                  ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[1]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[2]                  ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[2]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[2]                  ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[2]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[7]                  ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[7]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[7]                  ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[7]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]               ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[4]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]               ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[5]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[6]               ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[6]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[7]               ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[7]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[8]               ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[8]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[10]              ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[10]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[1]                       ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[1]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[2]                       ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[2]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_done_o     ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_done_o                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|en_cnt        ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|en_cnt                                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|state.s_idle  ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|state.s_idle                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[3]    ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|rx_bits[3]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|state.s_start ; INVERT_ADDR2:INVERT_ADDR2|uart_rx2:UART_RX2|state.s_start                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|tx_o                                      ; uart_tx:UART_TX|tx_o                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[7]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[7]                                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[8]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[8]                                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[6]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[6]                                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[3]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[3]                                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[4]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[4]                                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[5]   ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|tw_ptr_delay1[5]                                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[9]                  ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[9]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[9]                  ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[9]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[3]                  ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[3]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[3]                  ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[3]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[5]                  ; INVERT_ADDR2:INVERT_ADDR2|invert_addr[5]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[5]                  ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr_temp[5]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|back_mem           ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|back_mem                                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|delay              ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|delay                                                                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|state.s_idle                              ; uart_tx:UART_TX|state.s_idle                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|tx_done_o                                 ; uart_tx:UART_TX|tx_done_o                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|state.s_start1                            ; uart_tx:UART_TX|state.s_start1                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|state.s_wr                                ; uart_tx:UART_TX|state.s_wr                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|tx_bits[2]                                ; uart_tx:UART_TX|tx_bits[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|tx_bits[3]                                ; uart_tx:UART_TX|tx_bits[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|tx_bits[1]                                ; uart_tx:UART_TX|tx_bits[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|tx_bits[0]                                ; uart_tx:UART_TX|tx_bits[0]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|state.s_stop                              ; uart_tx:UART_TX|state.s_stop                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_o_data          ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_o_data                                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[3]               ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|i[3]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|cur_state.IDLE     ; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|cur_state.IDLE                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[0]                       ; INVERT_ADDR2:INVERT_ADDR2|rd_ptr[0]                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|seg[6]                              ; seg7_data2:SEG7_DATA2|seg[6]                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[3][2]                          ; seg7_data2:SEG7_DATA2|data[3][2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[2][3]                          ; seg7_data2:SEG7_DATA2|data[2][3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[2][2]                          ; seg7_data2:SEG7_DATA2|data[2][2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[2][1]                          ; seg7_data2:SEG7_DATA2|data[2][1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[1][1]                          ; seg7_data2:SEG7_DATA2|data[1][1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[1][3]                          ; seg7_data2:SEG7_DATA2|data[1][3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[1][2]                          ; seg7_data2:SEG7_DATA2|data[1][2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[0][1]                          ; seg7_data2:SEG7_DATA2|data[0][1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[0][3]                          ; seg7_data2:SEG7_DATA2|data[0][3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[0][2]                          ; seg7_data2:SEG7_DATA2|data[0][2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|dig[3]                              ; seg7_data2:SEG7_DATA2|dig[3]                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|dig[2]                              ; seg7_data2:SEG7_DATA2|dig[2]                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|dig[1]                              ; seg7_data2:SEG7_DATA2|dig[1]                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|dig[0]                              ; seg7_data2:SEG7_DATA2|dig[0]                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data_out[0]                         ; seg7_data2:SEG7_DATA2|data_out[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data_out[8]                         ; seg7_data2:SEG7_DATA2|data_out[8]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data_out[7]                         ; seg7_data2:SEG7_DATA2|data_out[7]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data_out[6]                         ; seg7_data2:SEG7_DATA2|data_out[6]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data_out[5]                         ; seg7_data2:SEG7_DATA2|data_out[5]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data_out[4]                         ; seg7_data2:SEG7_DATA2|data_out[4]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data_out[3]                         ; seg7_data2:SEG7_DATA2|data_out[3]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data_out[2]                         ; seg7_data2:SEG7_DATA2|data_out[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data_out[1]                         ; seg7_data2:SEG7_DATA2|data_out[1]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|count[7]                            ; seg7_data2:SEG7_DATA2|count[7]                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|count[6]                            ; seg7_data2:SEG7_DATA2|count[6]                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|count[5]                            ; seg7_data2:SEG7_DATA2|count[5]                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|count[4]                            ; seg7_data2:SEG7_DATA2|count[4]                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|count[3]                            ; seg7_data2:SEG7_DATA2|count[3]                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 18
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.231 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 1.267 ; 0.151 ; N/A      ; N/A     ; 4.199               ;
;  CLK             ; 1.267 ; 0.151 ; N/A      ; N/A     ; 4.199               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx_o          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RST_N                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_in                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 33988    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 33988    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 764   ; 764  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------+
; Clock Status Summary                                                         ;
+-----------------------------------------------+-------+------+---------------+
; Target                                        ; Clock ; Type ; Status        ;
+-----------------------------------------------+-------+------+---------------+
; CLK                                           ; CLK   ; Base ; Constrained   ;
; MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add ;       ; Base ; Unconstrained ;
; MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2         ;       ; Base ; Unconstrained ;
+-----------------------------------------------+-------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dig[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dig[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Dec 04 15:41:26 2024
Info: Command: quartus_sta top_module -c top_module
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 204 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'db/SDC3.sdc'
Warning (332060): Node: MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[19] is being clocked by MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add
Warning (332060): Node: MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[17] is being clocked by MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.267               0.000 CLK 
Info (332146): Worst-case hold slack is 0.437
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.437               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.594               0.000 CLK 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 18
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 15.985 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[19] is being clocked by MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add
Warning (332060): Node: MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[17] is being clocked by MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.758               0.000 CLK 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.593
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.593               0.000 CLK 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 18
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.239 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK|xout1[19] is being clocked by MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL|en_add
Warning (332060): Node: MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT2:MODIFY_FFT|RAM:RAM|Re_o2[17] is being clocked by MODIFY_FFT2:MODIFY_FFT|RAM:RAM|en_o_2
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 6.047
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.047               0.000 CLK 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.151               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.199               0.000 CLK 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 18
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.231 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4827 megabytes
    Info: Processing ended: Wed Dec 04 15:41:30 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


