Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue May 16 18:15:09 2023
| Host         : KOMPUTER running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fx_processor_control_sets_placed.rpt
| Design       : fx_processor
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              63 |           11 |
| Yes          | No                    | Yes                    |             128 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                             Enable Signal                            |                              Set/Reset Signal                             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+--------------+
|  BCK_IBUF_BUFG |                                                                      |                                                                           |                1 |              1 |         1.00 |
| ~BCK_IBUF_BUFG |                                                                      | fx_processor_inst/design_1_i/i2s_transceiver_0/inst/lrck_i_2_n_0          |                4 |              8 |         2.00 |
|  BCK_IBUF_BUFG | fx_processor_inst/design_1_i/i2s_receiver_0/inst/lrclk_r             |                                                                           |                5 |             31 |         6.20 |
|  BCK_IBUF_BUFG | fx_processor_inst/design_1_i/i2s_receiver_0/inst/p_0_in              |                                                                           |                6 |             32 |         5.33 |
|  BCK_IBUF_BUFG | fx_processor_inst/design_1_i/i2s_receiver_0/inst/lrclk_nedge         | fx_processor_inst/design_1_i/i2s_receiver_0/inst/left_channel[31]_i_2_n_0 |               10 |             64 |         6.40 |
| ~BCK_IBUF_BUFG | fx_processor_inst/design_1_i/i2s_transceiver_0/inst/left[31]_i_1_n_0 | fx_processor_inst/design_1_i/i2s_transceiver_0/inst/lrck_i_2_n_0          |               13 |             64 |         4.92 |
+----------------+----------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+--------------+


