"dimensionality",3,0
"cycle_starting_addr",135,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",62,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
"write","lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_22_ubuf_sram"
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",15,0
"write_data_stride_0",1,0
"read","lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_22_ubuf_0_agg"
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
