;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @6
	DJN -1, @-20
	JMP -1, @-20
	SUB @121, 106
	SUB @121, 106
	SPL 310, 64
	MOV 210, 60
	CMP -1, <-20
	MOV 210, 60
	CMP -1, <-20
	SPL 0, #-12
	SUB -2, @10
	MOV -1, <-20
	SUB @0, @6
	SUB @0, @2
	SUB @0, @2
	MOV 210, 60
	SUB @0, @6
	SUB @0, @6
	JMP 0, #6
	ADD #110, 9
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	MOV 210, 60
	MOV -1, <-20
	SUB #12, 100
	ADD 270, 60
	JMP 100, 600
	MOV -1, <-20
	MOV 210, 60
	MOV 210, 60
	SPL 0, #-12
	JMP -1, @-20
	SUB @121, 106
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 103
	ADD #110, 9
	ADD 3, @521
	SUB @121, 103
	MOV -7, <-20
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMP -1, @-20
	SUB @121, 106
	SUB @121, 106
