v 20130925 2
C 53600 48300 1 0 0 alu.sym
{
T 54200 49300 5 10 1 1 0 0 1
source=alu.sch
T 54200 49600 5 10 1 1 0 0 1
refdes=S?
}
C 46800 43900 1 0 0 sramcell2.sym
{
T 47050 44700 5 10 1 1 0 0 1
source=sramcell2.sch
T 47950 44950 5 10 1 1 0 0 1
refdes=U
}
C 46800 46000 1 0 0 sramcell2.sym
{
T 47050 46800 5 10 1 1 0 0 1
source=sramcell2.sch
T 47950 47050 5 10 1 1 0 0 1
refdes=Y
}
C 46800 48000 1 0 0 sramcell2.sym
{
T 47050 48800 5 10 1 1 0 0 1
source=sramcell2.sch
T 47950 49050 5 10 1 1 0 0 1
refdes=X
}
C 46800 50000 1 0 0 sramcell2.sym
{
T 47050 50800 5 10 1 1 0 0 1
source=sramcell2.sch
T 47950 51050 5 10 1 1 0 0 1
refdes=A
}
C 49700 49600 1 0 0 nor1and.sym
{
T 50250 50050 5 10 1 1 0 0 1
refdes=S?
}
N 48400 50400 49700 50400 4
N 57400 48100 57400 49600 4
N 57400 49800 57400 50200 4
N 50700 50100 53600 50100 4
N 45700 51300 45700 43400 4
N 48700 51300 48700 43500 4
N 45700 51300 46800 51300 4
N 46800 49300 45700 49300 4
N 46800 47300 45700 47300 4
N 46800 45200 45700 45200 4
N 48400 45200 48700 45200 4
N 48400 47300 48700 47300 4
N 48400 49300 48700 49300 4
N 48400 51300 48700 51300 4
N 48700 43500 58100 43500 4
N 58100 43500 58100 50400 4
C 47500 43600 1 0 0 gnd-1.sym
C 47300 45700 1 0 0 gnd-1.sym
C 47300 47700 1 0 0 gnd-1.sym
C 47300 49700 1 0 0 gnd-1.sym
C 47600 45600 1 0 0 vdd-1.sym
C 47600 47700 1 0 0 vdd-1.sym
C 47600 49700 1 0 0 vdd-1.sym
C 47400 51700 1 0 0 vdd-1.sym
N 45700 43400 58000 43400 4
N 58000 43400 58000 48300 4
C 53000 49400 1 0 0 in-1.sym
{
T 53000 49700 5 10 0 0 0 0 1
device=INPUT
T 52800 49400 5 10 1 1 0 0 1
refdes=N
}
C 53000 48900 1 0 0 in-1.sym
{
T 53000 49200 5 10 0 0 0 0 1
device=INPUT
T 53600 49200 5 10 1 1 180 0 1
refdes=AND#
}
C 53000 48700 1 0 0 in-1.sym
{
T 53000 49000 5 10 0 0 0 0 1
device=INPUT
T 53100 48600 5 10 1 1 0 0 1
refdes=OR
}
C 55700 49000 1 0 1 in-1.sym
{
T 55700 49300 5 10 0 0 0 6 1
device=INPUT
T 55200 49300 5 10 1 1 180 6 1
refdes=CS#
}
C 55700 48800 1 0 1 in-1.sym
{
T 55700 49100 5 10 0 0 0 6 1
device=INPUT
T 55500 48700 5 10 1 1 0 6 1
refdes=CR
}
C 54800 47700 1 90 0 in-1.sym
{
T 54500 47700 5 10 0 0 90 0 1
device=INPUT
T 54900 47900 5 10 1 1 90 0 1
refdes=C
}
C 54800 50700 1 90 0 out-1.sym
{
T 54500 50700 5 10 0 0 90 0 1
device=OUTPUT
T 54900 50900 5 10 1 1 90 0 1
refdes=Co
}
C 46200 51000 1 0 0 in-1.sym
{
T 46200 51300 5 10 0 0 0 0 1
device=INPUT
T 45900 51000 5 10 1 1 0 0 1
refdes=WA
}
C 46200 50500 1 0 0 in-1.sym
{
T 46200 50800 5 10 0 0 0 0 1
device=INPUT
T 45900 50500 5 10 1 1 0 0 1
refdes=RA
}
C 46200 49000 1 0 0 in-1.sym
{
T 46200 49300 5 10 0 0 0 0 1
device=INPUT
T 45900 49000 5 10 1 1 0 0 1
refdes=WX
}
C 46200 48500 1 0 0 in-1.sym
{
T 46200 48800 5 10 0 0 0 0 1
device=INPUT
T 45900 48500 5 10 1 1 0 0 1
refdes=RX
}
C 46200 47000 1 0 0 in-1.sym
{
T 46200 47300 5 10 0 0 0 0 1
device=INPUT
T 45900 47000 5 10 1 1 0 0 1
refdes=WY
}
C 46200 46500 1 0 0 in-1.sym
{
T 46200 46800 5 10 0 0 0 0 1
device=INPUT
T 45900 46500 5 10 1 1 0 0 1
refdes=RY
}
C 46200 44900 1 0 0 in-1.sym
{
T 46200 45200 5 10 0 0 0 0 1
device=INPUT
T 45900 44900 5 10 1 1 0 0 1
refdes=WU
}
C 46200 44400 1 0 0 in-1.sym
{
T 46200 44700 5 10 0 0 0 0 1
device=INPUT
T 45900 44400 5 10 1 1 0 0 1
refdes=RU
}
C 54200 48000 1 0 0 gnd-1.sym
C 54100 50700 1 0 0 vdd-1.sym
N 46800 50400 45800 50400 4
N 45800 43500 45800 50400 4
N 46800 48400 45800 48400 4
N 46800 46400 45800 46400 4
N 45800 44300 46800 44300 4
C 49100 49800 1 0 0 in-1.sym
{
T 49100 50100 5 10 0 0 0 0 1
device=INPUT
T 48800 49800 5 10 1 1 0 0 1
refdes=AS
}
N 49700 49900 49900 49900 4
C 49100 50100 1 0 0 in-1.sym
{
T 49100 50400 5 10 0 0 0 0 1
device=INPUT
T 48800 50100 5 10 1 1 0 0 1
refdes=AR#
}
N 47800 49700 47600 49700 4
N 47400 50000 47600 50000 4
N 47800 47700 47600 47700 4
N 47800 45600 47600 45600 4
N 47400 46000 47600 46000 4
N 47400 48000 47600 48000 4
N 45800 43500 48600 43500 4
N 48600 43500 48600 44700 4
C 49000 44400 1 0 0 pdtc124.sym
{
T 49700 44900 5 10 0 1 0 0 1
footprint=sot323-bjt
T 49100 45100 5 10 0 1 0 0 1
value=PDTC124TU
T 48900 44800 5 10 1 1 0 0 1
refdes=Q?
}
C 49500 44200 1 0 1 gnd-1.sym
N 49400 45000 50800 45000 4
N 48600 44700 49000 44700 4
C 52300 48400 1 0 1 gnd-1.sym
N 52700 49700 53600 49700 4
C 52800 48600 1 90 0 in-1.sym
{
T 52500 48600 5 10 0 0 90 0 1
device=INPUT
T 52800 48400 5 10 1 1 90 0 1
refdes=B#
}
C 53700 50600 1 0 0 in-1.sym
{
T 53700 50900 5 10 0 0 0 0 1
device=INPUT
T 53700 50600 5 10 1 1 0 6 1
refdes=Vdd
}
C 53700 48200 1 0 0 in-1.sym
{
T 53700 48500 5 10 0 0 0 0 1
device=INPUT
T 53700 48200 5 10 1 1 0 6 1
refdes=GND
}
C 51300 49000 1 0 0 in-1.sym
{
T 51300 49300 5 10 0 0 0 0 1
device=INPUT
T 51400 48900 5 10 1 1 0 0 1
refdes=BV
}
C 50200 49300 1 0 0 gnd-1.sym
C 50100 50600 1 0 0 vdd-1.sym
C 52000 49700 1 0 0 vdd-1.sym
C 56500 48400 1 0 0 gnd-1.sym
C 56400 50200 1 0 0 vdd-1.sym
N 55100 49800 55800 49800 4
C 49600 45000 1 90 0 resistor-load.sym
{
T 49200 45300 5 10 0 0 90 0 1
device=RESISTOR
T 49300 45400 5 10 1 1 90 0 1
refdes=R?
T 49500 45400 5 10 0 1 90 0 1
footprint=0603-boxed
T 49500 45400 5 10 0 1 90 0 1
value=3k3
}
C 49300 45900 1 0 0 vdd-1.sym
C 50000 43800 1 0 1 2n7002.sym
{
T 49900 44600 5 10 0 1 0 6 1
value=2N7002P
T 49500 44400 5 10 0 1 0 6 1
footprint=sot23-nmos
T 48500 44400 5 10 0 1 0 6 1
device=NMOS
T 50100 44200 5 10 1 1 0 6 1
refdes=M?
}
C 50000 44400 1 0 1 2n7002.sym
{
T 49900 45200 5 10 0 1 0 6 1
value=2N7002P
T 49500 45000 5 10 0 1 0 6 1
footprint=sot23-nmos
T 48500 45000 5 10 0 1 0 6 1
device=NMOS
T 50100 44800 5 10 1 1 0 6 1
refdes=M?
}
N 49600 44900 49600 45000 4
N 49600 44500 49600 44300 4
C 49500 43600 1 0 0 gnd-1.sym
C 50600 44000 1 0 1 in-1.sym
{
T 50600 44300 5 10 0 0 0 6 1
device=INPUT
T 50500 43900 5 10 1 1 0 6 1
refdes=VK
}
C 50600 44600 1 0 1 in-1.sym
{
T 50600 44900 5 10 0 0 0 6 1
device=INPUT
T 50500 44500 5 10 1 1 0 6 1
refdes=K#
}
N 49400 44900 49400 45000 4
C 51900 48700 1 0 0 nand.sym
{
T 52200 49150 5 10 1 1 0 0 1
refdes=S?
}
N 52700 49200 52700 49700 4
C 51300 44400 1 0 1 gnd-1.sym
C 51000 45300 1 0 0 vdd-1.sym
C 51500 45000 1 0 0 out-1.sym
{
T 51500 45300 5 10 0 0 0 0 1
device=OUTPUT
T 51700 45100 5 10 1 1 0 0 1
refdes=V
}
C 51500 44800 1 0 0 out-1.sym
{
T 51500 45100 5 10 0 0 0 0 1
device=OUTPUT
T 51700 44700 5 10 1 1 0 0 1
refdes=V#
}
C 57700 47600 1 0 0 gnd-1.sym
C 57700 49700 1 0 0 gnd-1.sym
C 50800 44700 1 0 0 noverlap.sym
{
T 51000 45000 5 10 1 1 0 0 1
refdes=S?
}
N 51900 49300 50400 49300 4
N 50400 49300 50400 45000 4
C 57400 49900 1 0 0 2n7002.sym
{
T 57500 50600 5 10 1 1 0 0 1
refdes=M?
T 57500 50700 5 10 0 1 0 0 1
value=2N7002P
T 57900 50500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 58900 50500 5 10 0 1 0 0 1
device=NMOS
}
C 57400 47800 1 0 0 2n7002.sym
{
T 57500 48500 5 10 1 1 0 0 1
refdes=M?
T 57500 48600 5 10 0 1 0 0 1
value=2N7002P
T 57900 48400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 58900 48400 5 10 0 1 0 0 1
device=NMOS
}
N 57800 50400 58100 50400 4
N 57800 48300 58000 48300 4
C 55800 48700 1 0 0 vdilatch.sym
{
T 56950 49150 5 10 1 1 0 0 1
refdes=S?
T 56100 49350 5 10 1 1 0 0 1
source=vdilatch.sch
}
C 55900 48600 1 90 0 in-1.sym
{
T 55600 48600 5 10 0 0 90 0 1
device=INPUT
T 55800 48600 5 10 1 1 0 5 1
refdes=Phi
}
