Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_rst_n_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_rst_n_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_tx_rst_n_bfm_ip.XG_inst_tx_rst_n_bfm: Elaborate: altera_reset_source
Info: XG_inst_tx_rst_n_bfm_ip.XG_inst_tx_rst_n_bfm:            $Revision: #1 $
Info: XG_inst_tx_rst_n_bfm_ip.XG_inst_tx_rst_n_bfm:            $Date: 2017/08/13 $
Info: XG_inst_tx_rst_n_bfm_ip.XG_inst_tx_rst_n_bfm: Reset is negatively asserted.
Info: XG_inst_tx_rst_n_bfm_ip: "Transforming system: XG_inst_tx_rst_n_bfm_ip"
Info: XG_inst_tx_rst_n_bfm_ip: Running transform generation_view_transform
Info: XG_inst_tx_rst_n_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_tx_rst_n_bfm: Running transform generation_view_transform
Info: XG_inst_tx_rst_n_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_tx_rst_n_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_tx_rst_n_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_tx_rst_n_bfm_ip: "Naming system components in system: XG_inst_tx_rst_n_bfm_ip"
Info: XG_inst_tx_rst_n_bfm_ip: "Processing generation queue"
Info: XG_inst_tx_rst_n_bfm_ip: "Generating: XG_inst_tx_rst_n_bfm_ip"
Info: XG_inst_tx_rst_n_bfm_ip: "Generating: altera_avalon_reset_source"
Info: XG_inst_tx_rst_n_bfm_ip: Done "XG_inst_tx_rst_n_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
