[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9794       tick       2801541       1291874       1244383       2801541 
      2   9794       tick       4303074       2099391       2083261       4303074 
      3   9794       tick       4300572       2098286       2081966       4300572 
      4   9794       tick       4294656       2095098       2078351       4294656 
      5   9794       tick       4300113       2097538       2080555       4300113 
      6   9794       tick       4299939       2098170       2083039       4299939 
      7   9794       tick       4305439       2101218       2083099       4305439 
      8   9794       tick       4302201       2099080       2080348       4302201 
      9   9794       tick       4299980       2097756       2082703       4299980 
     10   9794       tick       4309595       2102027       2082142       4309595 
     11   9794       tick       4303878       2100340       2080157       4303878 
     12   9794       tick       4308208       2100658       2080563       4308208 
     13   9794       tick       4301036       2098204       2081444       4301036 
     14   9794       tick       4306045       2099981       2076774       4306045 
     15   9794       tick       4304414       2100959       2081707       4304414 
     16   9794       tick       4304224       2100320       2084558       4304224 
     17   9794       tick       4302054       2098656       2083202       4302054 
     18   9794       tick       4307669       2100149       2080611       4307669 
     19   9794       tick       4302039       2098378       2083196       4302039 
     20   9794       exit       1745435        850811        843236       1745435 
