Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Feb 25 10:58:41 2016
 make -f P6.make exporttosdk started...
psf2Edward -inp P6.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/P6.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 774 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B32_REPEAT_CNT value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 851 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x009 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x011 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x01b -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x021 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x022 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x02d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x02e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x035 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x036 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x045 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x046 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x051 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x052 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x069 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x06a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x07d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x07e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x08d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x08e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x099 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x09a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0a9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0aa -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0b5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0b6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0bf -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0c0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0c1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C000040080000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000041C000024140002041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000011E000021060002011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001C000024140000041C000024150000041C000024140002041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000041C000024140000041C000024140000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000041C000024140000041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000011E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C000024140000041C000024150000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000040080000001C0000001C000020140000141D000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 960 

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp P6.xmp -report SDK/SDK_Export/hw/P6.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_gpio;v=v2_00_a;d=xps_gpio.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_gpio;v=v2_00_a;d=xps_gpio.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_gpio;v=v2_00_a;d=xps_gpio.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mpmc;v=v6_06_a;d=mpmc.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_timer;v=v1_02_a;d=xps_timer.pd
   f
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_DTE.jpg.....
Rasterizing LEDs_8Bit.jpg.....
Rasterizing DIP_Switches_4Bit.jpg.....
Rasterizing Buttons_4Bit.jpg.....
Rasterizing DDR_SDRAM.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing P6_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst P6.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst P6.mhs 

Parse /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan3e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR_SDRAM -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_S3_PHY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 42000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 60000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 12000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 72000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 133 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 166 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 2.5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 313 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81440000-0x8144ffff) Buttons_4Bit	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line
   78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd
   line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd
   line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 85
    
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 87
    
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 88
    
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B32_REPEAT_CNT value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 851 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x009 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x011 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x01b -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x021 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x022 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x02d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x02e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x035 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x036 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x045 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x046 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x051 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x052 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x069 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x06a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x07d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x07e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x08d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x08e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x099 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x09a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0a9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0aa -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0b5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0b6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0bf -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0c0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0c1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C000040080000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000041C000024140002041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000011E000021060002011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001C000024140000041C000024150000041C000024140002041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000041C000024140000041C000024140000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000041C000024140000041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000011E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C000024140000041C000024150000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000040080000001C0000001C000020140000141D000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR_SDRAM core has constraints automatically generated by XPS in
implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 93 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 194 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line
40 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:mb_plb - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 54 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:ilmb - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:dlmb - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 68 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 75
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 84
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:lmb_bram - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 93 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:rs232_dte - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 100
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:leds_8bit - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 114
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:dip_switches_4bit - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:buttons_4bit - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line
140 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:ddr_sdram - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 153
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:xps_timer_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line
184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:clock_generator_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs
line 194 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:mdm_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 219 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs
line 231 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:P6_microblaze_0_wrapper INSTANCE:microblaze_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 40 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngcbuild -p xc3s500efg320-4 -intstyle silent -i -sd ..
P6_microblaze_0_wrapper.ngc ../P6_microblaze_0_wrapper

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/microblaze_0_wrapper/
P6_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../P6_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../P6_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:P6_ilmb_wrapper INSTANCE:ilmb -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 61 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngcbuild -p xc3s500efg320-4 -intstyle silent -i -sd ..
P6_ilmb_wrapper.ngc ../P6_ilmb_wrapper

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/ilmb_wrapper/P6_ilmb_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../P6_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../P6_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:P6_dlmb_wrapper INSTANCE:dlmb -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngcbuild -p xc3s500efg320-4 -intstyle silent -i -sd ..
P6_dlmb_wrapper.ngc ../P6_dlmb_wrapper

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/dlmb_wrapper/P6_dlmb_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../P6_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../P6_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:P6_ddr_sdram_wrapper INSTANCE:ddr_sdram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 153 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngcbuild -p xc3s500efg320-4 -intstyle silent -i -sd ..
P6_ddr_sdram_wrapper.ngc ../P6_ddr_sdram_wrapper

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/ddr_sdram_wrapper/P6_
ddr_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../P6_ddr_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../P6_ddr_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:P6_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 194 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngcbuild -p xc3s500efg320-4 -intstyle silent -i -sd ..
P6_clock_generator_0_wrapper.ngc ../P6_clock_generator_0_wrapper

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/clock_generator_0_wra
pper/P6_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../P6_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../P6_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/P6.ucf file.

Rebuilding cache ...

Total run time: 809.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn P6_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt P6.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt P6.ngc  
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
.... Copying flowfile
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/xilinx/d
ata/fpga.flw into working directory
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation 

Using Flow File:
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/fpga.flw 
Using Option File(s): 
 /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm P6.bmm
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6.ngc" -uc P6.ucf
P6.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngdbuild -p xc3s500efg320-4 -nt timestamp -bm P6.bmm
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6.ngc -uc P6.ucf
P6.ngd

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6.ngc" ...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_microblaze_0_wrapp
er.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_mb_plb_wrapper.ngc
"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_ilmb_wrapper.ngc".
..
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_dlmb_wrapper.ngc".
..
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_dlmb_cntlr_wrapper
.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_ilmb_cntlr_wrapper
.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_lmb_bram_wrapper.n
gc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_rs232_dte_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_leds_8bit_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_dip_switches_4bit_
wrapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_buttons_4bit_wrapp
er.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_ddr_sdram_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_xps_timer_0_wrappe
r.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_clock_generator_0_
wrapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_mdm_0_wrapper.ngc"
...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_proc_sys_reset_0_w
rapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "P6.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" TS_sys_clk_pin HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK2X: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin *
   2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [P6.ucf(353)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [P6.ucf(353)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_
   iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"                
         IOB = TRUE;> [P6.ucf(361)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_iob"   IOB = TRUE;> [P6.ucf(357)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [P6.ucf(356)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [P6.ucf(356)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"       
         IOB = TRUE;> [P6.ucf(359)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"       
         IOB = TRUE;> [P6.ucf(358)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"        
         IOB = TRUE;> [P6.ucf(360)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
Done...

Processing BMM file "P6.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin * 2 HIGH
   50%>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[30].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[29].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[28].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[27].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[26].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[25].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[24].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[23].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[22].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[21].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[20].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[19].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[18].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[17].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[16].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[15].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[14].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[13].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[12].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[11].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[10].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[9].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[8].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[7].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[6].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[5].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[4].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[3].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[2].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[1].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[0].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/u31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 130

Writing NGD file "P6.ngd" ...
Total REAL time to NGDBUILD completion:  30 sec
Total CPU time to NGDBUILD completion:   28 sec

Writing NGDBUILD log file "P6.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o P6_map.ncd -pr b -ol high -timing -detail P6.ngd P6.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/Xd
h_PrimTypeLib.xda> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/data/Xd
h_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<1>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<0>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<11>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<10>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<12>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<13>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<14>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<16>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<17>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<18>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<19>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<20>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<2>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<21>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<22>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<23>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<24>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<25>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<26>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<27>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<28>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<29>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<30>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<3>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<31>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<4>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<5>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<6>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<7>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<8>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<9>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[0]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[0]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay3" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay4" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay1" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay2" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<7>" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<23>" has been discarded, because the net was optimized
   out of the design.
Writing file P6_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 15 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:60881df2) REAL time: 18 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:60881df2) REAL time: 18 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:de2391) REAL time: 18 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:e54e4807) REAL time: 21 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:e54e4807) REAL time: 21 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:e54e4807) REAL time: 21 secs 

Phase 7.8  Global Placement
............................
..........................................................................
...
....................................................................
................
................
................
................
Phase 7.8  Global Placement (Checksum:fa2df5f9) REAL time: 38 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:fa2df5f9) REAL time: 39 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:ada430e0) REAL time: 51 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ada430e0) REAL time: 51 secs 

Total REAL time to Placer completion: 51 secs 
Total CPU  time to Placer completion: 45 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   49
Logic Utilization:
  Number of Slice Flip Flops:         2,928 out of   9,312   31%
  Number of 4 input LUTs:             3,448 out of   9,312   37%
Logic Distribution:
  Number of occupied Slices:          2,923 out of   4,656   62%
    Number of Slices containing only related logic:   2,923 out of   2,923 100%
    Number of Slices containing unrelated logic:          0 out of   2,923   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,573 out of   9,312   38%
    Number used as logic:             2,976
    Number used as a route-thru:        125
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     152

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 63 out of     232   27%
    IOB Flip Flops:                      31
    IOB Master Pads:                      1
    IOB Slave Pads:                       1
  Number of ODDR2s used:                 22
    Number of DDR_ALIGNMENT = NONE       22
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of RAMB16s:                     13 out of      20   65%
  Number of BUFGMUXs:                     5 out of      24   20%
  Number of DCMs:                         2 out of       4   50%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.32

Peak Memory Usage:  795 MB
Total REAL time to MAP completion:  54 secs 
Total CPU time to MAP completion:   47 secs 

Mapping completed.
See MAP report file "P6_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high P6_map.ncd P6.ncd P6.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: P6.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_
x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2013-10-13".



Design Summary Report:

 Number of External IOBs                          63 out of 232    27%

   Number of External Input IOBs                 11

      Number of External Input IBUFs             11
        Number of LOCed External Input IBUFs     11 out of 11    100%


   Number of External Output IOBs                33

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             31
        Number of LOCed External Output IOBs     31 out of 31    100%


   Number of External Bidir IOBs                 19

      Number of External Bidir IOBs              19
        Number of LOCed External Bidir IOBs      19 out of 19    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        5 out of 24     20%
   Number of DCMs                            2 out of 4      50%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        13 out of 20     65%
   Number of Slices                       2923 out of 4656   62%
      Number of SLICEMs                    264 out of 2328   11%

   Number of LOCed Slices                   62 out of 2923    2%
      Number of LOCed SLICEMs               41 out of 264    15%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 

Starting Router


Phase  1  : 20758 unrouted;      REAL time: 10 secs 

Phase  2  : 17591 unrouted;      REAL time: 11 secs 

Phase  3  : 5832 unrouted;      REAL time: 13 secs 

Phase  4  : 5825 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 14 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Updating file: P6.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      4 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 24 secs 
Total CPU time to Router completion: 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X2Y11| No   | 1576 |  0.086     |  0.203      |
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzDCM0 |  BUFGMUX_X2Y1| No   |  613 |  0.088     |  0.205      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  155 |  0.057     |  0.174      |
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  193 |  0.079     |  0.196      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      DCM1_CLK2X_BUF | BUFGMUX_X1Y10| No   |    5 |  0.012     |  0.172      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   36 |  2.272     |  4.225      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.012     |  2.172      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<0> |         Local|      |   11 |  0.017     |  0.371      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<1> |         Local|      |   11 |  0.019     |  0.373      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<0> |         Local|      |   11 |  0.017     |  0.371      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<1> |         Local|      |   11 |  0.019     |  0.373      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<13>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<11>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<9>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<15>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<0>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<7>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<3>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<4>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<12>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<6>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<10>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<14>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<5>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<8>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<1>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<2>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.063ns|     1.937ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.071ns|     0.409ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<1>"         MAXDELAY = 0.48 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.085ns|     1.915ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.087ns|     9.884ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.851ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0"         TS_clock_generator_0_clock |             |            |            |        |            
  _generator_0_SIG_DCM1_CLK2X HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.390ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<0>"         MAXDELAY = 0.48 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.093ns|     2.407ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/rst_dqs_div"       |             |            |            |        |            
     MAXDELAY = 2.5 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.105ns|     1.895ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.143ns|     1.857ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.173ns|     1.827ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.194ns|     1.806ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.229ns|     1.771ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.237ns|     1.763ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.240ns|     1.760ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.241ns|     1.759ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.272ns|     1.728ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.277ns|     1.723ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.297ns|     1.703ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.305ns|     1.695ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.313ns|     1.687ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.325ns|     1.675ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.383ns|     1.617ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.406ns|     1.594ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.437ns|     1.563ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.517ns|     1.483ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.525ns|     1.475ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.538ns|     1.462ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.539ns|     1.461ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.542ns|     1.458ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.553ns|     1.447ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.566ns|     1.434ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.580ns|     1.420ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.593ns|     1.407ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.607ns|     1.393ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.610ns|     1.390ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.627ns|     0.373ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<1>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.627ns|     0.373ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<1>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.629ns|     0.371ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<0>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.629ns|     0.371ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<0>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.637ns|     8.726ns|       0|           0
  G_DCM0_CLK90 = PERIOD TIMEGRP         "cl | HOLD        |     0.984ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLK90"         TS_clock_generator_0_clo |             |            |            |        |            
  ck_generator_0_SIG_DCM1_CLK2X PHASE 2.5 n |             |            |            |        |            
  s         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.680ns|     1.320ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.683ns|     1.317ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.737ns|     1.263ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.741ns|     1.259ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.743ns|     1.257ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.814ns|     1.186ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.817ns|     1.183ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.820ns|     1.180ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.837ns|     1.163ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.851ns|     1.149ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.853ns|     1.147ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.889ns|     1.111ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.892ns|     1.108ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.892ns|     1.108ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.904ns|     1.096ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.991ns|     1.009ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.004ns|     0.996ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.094ns|     0.906ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.096ns|     0.904ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.104ns|     0.896ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.229ns|     0.771ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.559ns|     0.441ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.928ns|     0.072ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/.rst_dqs_div_delay |             |            |            |        |            
  ed/delay5"         MAXDELAY = 2 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.433ns|    16.567ns|       0|           0
  G_DCM1_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.723ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM1 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     7.762ns|     2.238ns|       0|           0
  G_DCM1_CLK2X = PERIOD TIMEGRP         "cl | HOLD        |     1.001ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM | MINLOWPULSE |     5.200ns|     4.800ns|       0|           0
  1_CLK2X" TS_sys_clk_pin *         2 HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    18.077ns|     1.923ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     0.984ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.768ns|            0|            0|            3|       186429|
| TS_clock_generator_0_clock_gen|     20.000ns|     16.567ns|          N/A|            0|            0|       180458|            0|
| erator_0_SIG_DCM1_CLK0        |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      4.800ns|      9.884ns|            0|            0|            3|         5968|
| erator_0_SIG_DCM1_CLK2X       |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      9.884ns|          N/A|            0|            0|         5435|            0|
|  nerator_0_SIG_DCM0_CLK0      |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      8.726ns|          N/A|            0|            0|          533|            0|
|  nerator_0_SIG_DCM0_CLK90     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 26 secs 
Total CPU time to PAR completion: 24 secs 

Peak Memory Usage:  618 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file P6.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml P6.twx P6.ncd P6.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3e/data/spartan3e.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/yo
rk/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin
64/unwrapped/trce
-e 3 -xml P6.twx P6.ncd P6.pcf


Design file:              P6.ncd
Physical constraint file: P6.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 186432 paths, 92 nets, and 18965 connections

Design statistics:
   Minimum period:  16.567ns (Maximum frequency:  60.361MHz)
   Maximum net delay:   2.407ns


Analysis completed Thu Feb 25 11:17:17 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/P6_routed
xilperl /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/P6.par
Analyzing implementation/P6.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut P6 ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3e/data/spartan3e.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/yo
rk/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file P6.pcf.

Thu Feb 25 11:17:21 2016


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_0' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_1' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_2' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_3' at 'RAMB16_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_4' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_5' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_6' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_7' at 'RAMB16_X0Y4' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "P6.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Feb 25 11:19:28 2016
 make -f P6.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
Writing filter settings....
Done writing filter settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/etc/P6.filters
Done writing Tab View settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/etc/P6.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/etc/P6.filters
Done writing Tab View settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/etc/P6.gui
toplevel_top_0 has been added to the project

********************************************************************************
At Local date and time: Wed Mar  2 14:36:15 2016
 make -f P6.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -lp divcore/divcore/solution1/   -msg __xps/ise/xmsgprops.lst P6.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -lp
divcore/divcore/solution1/ -msg __xps/ise/xmsgprops.lst P6.mhs 

Parse /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan3e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR_SDRAM -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_S3_PHY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 42000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 60000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 12000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 72000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 133 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 166 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 2.5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 313 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81440000-0x8144ffff) Buttons_4Bit	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line
   78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd
   line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd
   line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 85
    
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 87
    
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 88
    
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: S0_AXIS_TLAST, CONNECTOR: microblaze_0_S0_AXIs_TLAST -
   No driver found. Port will be driven to GND -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   905 
WARNING:EDK:4181 - PORT: M0_AXIS_TLAST, CONNECTOR: microblaze_0_M0_AXIS_TLAST -
   floating connection -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   901 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B32_REPEAT_CNT value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 851 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x009 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x011 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x01b -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x021 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x022 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x02d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x02e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x035 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x036 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x045 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x046 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x051 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x052 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x069 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x06a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x07d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x07e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x08d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x08e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x099 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x09a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0a9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0aa -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0b5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0b6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0bf -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0c0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0c1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C000040080000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000041C000024140002041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000011E000021060002011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001C000024140000041C000024150000041C000024140002041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000041C000024140000041C000024140000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000041C000024140000041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000011E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C000024140000041C000024150000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000040080000001C0000001C000020140000141D000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR_SDRAM core has constraints automatically generated by XPS in
implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs
line 65 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 79 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 88 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 97 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 131 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:buttons_4bit -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 144 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:ddr_sdram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 157 - Copying cache
implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 188 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs
line 223 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 235 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 198 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: toplevel_top_0, Overriding connection of PORT:
   aresetn, VALUE: proc_sys_reset_0_Peripheral_aresetn - which is part of the
   connected BUSIF: input_V_V -
   /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 249
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line
40 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:clock_generator_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs
line 198 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:toplevel_top_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line
249 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:P6_microblaze_0_wrapper INSTANCE:microblaze_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 40 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngcbuild -p xc3s500efg320-4 -intstyle silent -i -sd ..
P6_microblaze_0_wrapper.ngc ../P6_microblaze_0_wrapper

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/microblaze_0_wrapper/
P6_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../P6_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../P6_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:P6_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 198 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngcbuild -p xc3s500efg320-4 -intstyle silent -i -sd ..
P6_clock_generator_0_wrapper.ngc ../P6_clock_generator_0_wrapper

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/clock_generator_0_wra
pper/P6_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../P6_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../P6_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/P6.ucf file.

Rebuilding cache ...

Total run time: 510.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn P6_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt P6.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt P6.ngc  
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Using Flow File:
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/fpga.flw 
Using Option File(s): 
 /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm P6.bmm
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6.ngc" -uc P6.ucf
P6.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngdbuild -p xc3s500efg320-4 -nt timestamp -bm P6.bmm
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6.ngc -uc P6.ucf
P6.ngd

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6.ngc" ...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_microblaze_0_wrapp
er.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_mb_plb_wrapper.ngc
"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_ilmb_wrapper.ngc".
..
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_dlmb_wrapper.ngc".
..
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_dlmb_cntlr_wrapper
.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_ilmb_cntlr_wrapper
.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_lmb_bram_wrapper.n
gc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_rs232_dte_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_leds_8bit_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_dip_switches_4bit_
wrapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_buttons_4bit_wrapp
er.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_ddr_sdram_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_xps_timer_0_wrappe
r.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_clock_generator_0_
wrapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_mdm_0_wrapper.ngc"
...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_toplevel_top_0_wra
pper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "P6.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" TS_sys_clk_pin HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK2X: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin *
   2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [P6.ucf(353)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [P6.ucf(353)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_
   iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"                
         IOB = TRUE;> [P6.ucf(361)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_iob"   IOB = TRUE;> [P6.ucf(357)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [P6.ucf(356)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [P6.ucf(356)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"       
         IOB = TRUE;> [P6.ucf(359)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"       
         IOB = TRUE;> [P6.ucf(358)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"        
         IOB = TRUE;> [P6.ucf(360)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
Done...

Processing BMM file "P6.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin * 2 HIGH
   50%>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[30].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[29].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[28].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[27].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[26].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[25].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[24].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[23].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[22].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[21].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[20].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[19].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[18].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[17].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[16].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[15].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[14].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[13].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[12].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[11].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[10].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[9].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[8].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[7].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[6].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[5].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[4].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[3].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[2].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[1].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[0].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/u31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 130

Writing NGD file "P6.ngd" ...
Total REAL time to NGDBUILD completion:  42 sec
Total CPU time to NGDBUILD completion:   39 sec

Writing NGDBUILD log file "P6.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o P6_map.ncd -pr b -ol high -timing -detail P6.ngd P6.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/Xd
h_PrimTypeLib.xda> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/data/Xd
h_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<1>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<0>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<11>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<10>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<12>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<13>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<14>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<16>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<17>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<18>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<19>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<20>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<2>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<21>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<22>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<23>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<24>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<25>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<26>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<27>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<28>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<29>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<30>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<3>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<31>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<4>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<5>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<6>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<7>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<8>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<9>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[0]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[0]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay3" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay4" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay1" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay2" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<7>" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<23>" has been discarded, because the net was optimized
   out of the design.
Writing file P6_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 22 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d8f0fd36) REAL time: 26 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d8f0fd36) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5a619af9) REAL time: 26 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:24501dcc) REAL time: 30 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:24501dcc) REAL time: 30 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:24501dcc) REAL time: 30 secs 

Phase 7.8  Global Placement
...........................
............................................................................................................................................
.....
..................................................................................................................................................
................
................
................
...................
Phase 7.8  Global Placement (Checksum:2b17c09b) REAL time: 1 mins 7 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2b17c09b) REAL time: 1 mins 8 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:f9dc474a) REAL time: 1 mins 31 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:f9dc474a) REAL time: 1 mins 31 secs 

Total REAL time to Placer completion: 1 mins 32 secs 
Total CPU  time to Placer completion: 1 mins 25 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   49
Logic Utilization:
  Number of Slice Flip Flops:         5,325 out of   9,312   57%
  Number of 4 input LUTs:             5,836 out of   9,312   62%
Logic Distribution:
  Number of occupied Slices:          4,271 out of   4,656   91%
    Number of Slices containing only related logic:   4,271 out of   4,271 100%
    Number of Slices containing unrelated logic:          0 out of   4,271   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       5,961 out of   9,312   64%
    Number used as logic:             5,204
    Number used as a route-thru:        125
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     312

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 63 out of     232   27%
    IOB Flip Flops:                      31
    IOB Master Pads:                      1
    IOB Slave Pads:                       1
  Number of ODDR2s used:                 22
    Number of DDR_ALIGNMENT = NONE       22
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of RAMB16s:                     13 out of      20   65%
  Number of BUFGMUXs:                     5 out of      24   20%
  Number of DCMs:                         2 out of       4   50%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                2.97

Peak Memory Usage:  853 MB
Total REAL time to MAP completion:  1 mins 37 secs 
Total CPU time to MAP completion:   1 mins 30 secs 

Mapping completed.
See MAP report file "P6_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high P6_map.ncd P6.ncd P6.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: P6.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_
x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2013-10-13".



Design Summary Report:

 Number of External IOBs                          63 out of 232    27%

   Number of External Input IOBs                 11

      Number of External Input IBUFs             11
        Number of LOCed External Input IBUFs     11 out of 11    100%


   Number of External Output IOBs                33

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             31
        Number of LOCed External Output IOBs     31 out of 31    100%


   Number of External Bidir IOBs                 19

      Number of External Bidir IOBs              19
        Number of LOCed External Bidir IOBs      19 out of 19    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        5 out of 24     20%
   Number of DCMs                            2 out of 4      50%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        13 out of 20     65%
   Number of Slices                       4271 out of 4656   91%
      Number of SLICEMs                    374 out of 2328   16%

   Number of LOCed Slices                   62 out of 4271    1%
      Number of LOCed SLICEMs               41 out of 374    10%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

Starting Router


Phase  1  : 31407 unrouted;      REAL time: 14 secs 

Phase  2  : 26561 unrouted;      REAL time: 15 secs 

Phase  3  : 8632 unrouted;      REAL time: 19 secs 

Phase  4  : 8634 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Updating file: P6.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 37 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X2Y11| No   | 3074 |  0.089     |  0.206      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  147 |  0.071     |  0.188      |
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzDCM0 |  BUFGMUX_X2Y1| No   |  538 |  0.087     |  0.205      |
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  184 |  0.084     |  0.201      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      DCM1_CLK2X_BUF | BUFGMUX_X1Y10| No   |    4 |  0.019     |  0.172      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<0> |         Local|      |   11 |  0.017     |  0.371      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<1> |         Local|      |   11 |  0.019     |  0.373      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<1> |         Local|      |   11 |  0.019     |  0.373      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<0> |         Local|      |   11 |  0.017     |  0.371      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   36 |  0.217     |  2.004      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.156     |  2.201      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.008ns|     1.992ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<4>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<3>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<7>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<0>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<15>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<13>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<11>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<9>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.011ns|     1.989ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.042ns|     1.958ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.060ns|     1.940ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<12>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<14>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<10>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<6>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<8>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<1>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<2>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<5>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.067ns|     1.933ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     1.919ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.390ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<1>"         MAXDELAY = 0.48 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.390ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<0>"         MAXDELAY = 0.48 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.140ns|     9.860ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.614ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0"         TS_clock_generator_0_clock |             |            |            |        |            
  _generator_0_SIG_DCM1_CLK2X HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.160ns|     1.840ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.201ns|     1.799ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.220ns|     1.780ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.253ns|     1.747ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.260ns|     1.740ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.261ns|     2.239ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/rst_dqs_div"       |             |            |            |        |            
     MAXDELAY = 2.5 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.307ns|     1.693ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.343ns|     1.657ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.358ns|     1.642ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.430ns|     1.570ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.448ns|     1.552ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.469ns|     1.531ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.531ns|     1.469ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.553ns|     1.447ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.627ns|     0.373ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<1>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.627ns|     0.373ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<1>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.629ns|     0.371ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<0>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.629ns|     0.371ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<0>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.754ns|     1.246ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.758ns|     1.242ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.811ns|     1.189ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.963ns|     1.037ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.978ns|     1.022ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.982ns|     1.018ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.984ns|     1.016ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.008ns|     0.992ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.067ns|     0.933ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.069ns|     0.931ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.096ns|     0.904ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.096ns|     0.904ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.197ns|     7.606ns|       0|           0
  G_DCM0_CLK90 = PERIOD TIMEGRP         "cl | HOLD        |     0.990ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLK90"         TS_clock_generator_0_clo |             |            |            |        |            
  ck_generator_0_SIG_DCM1_CLK2X PHASE 2.5 n |             |            |            |        |            
  s         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.243ns|     0.757ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.260ns|     0.740ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.279ns|     0.721ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.286ns|     0.714ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.317ns|     0.683ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.320ns|     0.680ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.344ns|     0.656ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.346ns|     0.654ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.351ns|     0.649ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.351ns|     0.649ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.353ns|     0.647ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.384ns|     0.616ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.559ns|     0.441ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.559ns|     0.441ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.559ns|     0.441ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.594ns|     0.406ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.595ns|     0.405ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.595ns|     0.405ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.928ns|     0.072ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/.rst_dqs_div_delay |             |            |            |        |            
  ed/delay5"         MAXDELAY = 2 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.522ns|    16.458ns|       0|           0
  G_DCM1_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.696ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM1 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     7.608ns|     2.392ns|       0|           0
  G_DCM1_CLK2X = PERIOD TIMEGRP         "cl | HOLD        |     1.172ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM | MINLOWPULSE |     5.200ns|     4.800ns|       0|           0
  1_CLK2X" TS_sys_clk_pin *         2 HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.661ns|     2.339ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.192ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.720ns|            0|            0|            3|       356728|
| TS_clock_generator_0_clock_gen|     20.000ns|     16.458ns|          N/A|            0|            0|       350757|            0|
| erator_0_SIG_DCM1_CLK0        |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      4.800ns|      9.860ns|            0|            0|            3|         5968|
| erator_0_SIG_DCM1_CLK2X       |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      9.860ns|          N/A|            0|            0|         5435|            0|
|  nerator_0_SIG_DCM0_CLK0      |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      7.606ns|          N/A|            0|            0|          533|            0|
|  nerator_0_SIG_DCM0_CLK90     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 40 secs 
Total CPU time to PAR completion: 37 secs 

Peak Memory Usage:  661 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 0

Writing design to file P6.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml P6.twx P6.ncd P6.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3e/data/spartan3e.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/yo
rk/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin
64/unwrapped/trce
-e 3 -xml P6.twx P6.ncd P6.pcf


Design file:              P6.ncd
Physical constraint file: P6.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 356731 paths, 92 nets, and 29568 connections

Design statistics:
   Minimum period:  16.458ns (Maximum frequency:  60.761MHz)
   Maximum net delay:   2.239ns


Analysis completed Wed Mar  2 14:50:59 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 10 secs 


xflow done!
touch __xps/P6_routed
xilperl /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/P6.par
Analyzing implementation/P6.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut P6 ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3e/data/spartan3e.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/yo
rk/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file P6.pcf.

Wed Mar  2 14:51:06 2016


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_0' at 'RAMB16_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_1' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_2' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_3' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_4' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_5' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_6' at 'RAMB16_X1Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_7' at 'RAMB16_X1Y1' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "P6.bit".
Bitstream generation is complete.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Mar  3 10:37:09 2016
 make -f P6.make exporttosdk started...
psf2Edward -inp P6.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/P6.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: S0_AXIS_TLAST, CONNECTOR:
   toplevel_top_0_output_V_V_TLAST - No driver found. Port will be driven to GND
   -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   905 
WARNING:EDK:4181 - PORT: M0_AXIS_TLAST, CONNECTOR: microblaze_0_M0_AXIS_TLAST -
   floating connection -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   901 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B32_REPEAT_CNT value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 851 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x009 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x011 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x01b -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x021 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x022 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x02d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x02e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x035 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x036 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x045 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x046 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x051 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x052 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x069 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x06a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x07d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x07e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x08d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x08e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x099 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x09a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0a9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0aa -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0b5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0b6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0bf -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0c0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0c1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C000040080000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000041C000024140002041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000011E000021060002011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001C000024140000041C000024150000041C000024140002041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000041C000024140000041C000024140000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000041C000024140000041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000011E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C000024140000041C000024150000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000040080000001C0000001C000020140000141D000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp P6.xmp -report SDK/SDK_Export/hw/P6.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_gpio;v=v2_00_a;d=xps_gpio.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_gpio;v=v2_00_a;d=xps_gpio.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_gpio;v=v2_00_a;d=xps_gpio.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mpmc;v=v6_06_a;d=mpmc.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_timer;v=v1_02_a;d=xps_timer.pd
   f
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_DTE.jpg.....
Rasterizing LEDs_8Bit.jpg.....
Rasterizing DIP_Switches_4Bit.jpg.....
Rasterizing Buttons_4Bit.jpg.....
Rasterizing DDR_SDRAM.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing toplevel_top_0.jpg.....
Rasterizing P6_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -lp divcore/divcore/solution1/   -msg __xps/ise/xmsgprops.lst P6.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -lp
divcore/divcore/solution1/ -msg __xps/ise/xmsgprops.lst P6.mhs 

Parse /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan3e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR_SDRAM -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_S3_PHY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 42000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 60000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 12000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 72000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 133 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 166 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 2.5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 313 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81440000-0x8144ffff) Buttons_4Bit	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line
   78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd
   line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd
   line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 85
    
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 87
    
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 88
    
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: S0_AXIS_TLAST, CONNECTOR:
   toplevel_top_0_output_V_V_TLAST - No driver found. Port will be driven to GND
   -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   905 
WARNING:EDK:4181 - PORT: M0_AXIS_TLAST, CONNECTOR: microblaze_0_M0_AXIS_TLAST -
   floating connection -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   901 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B32_REPEAT_CNT value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 851 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x009 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x011 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x01b -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x021 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x022 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x02d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x02e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x035 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x036 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x045 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x046 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x051 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x052 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x069 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x06a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x07d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x07e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x08d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x08e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x099 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x09a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0a9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0aa -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0b5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0b6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0bf -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0c0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0c1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C000040080000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000041C000024140002041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000011E000021060002011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001C000024140000041C000024150000041C000024140002041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000041C000024140000041C000024140000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000041C000024140000041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000011E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C000024140000041C000024150000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000040080000001C0000001C000020140000141D000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR_SDRAM core has constraints automatically generated by XPS in
implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 40 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs
line 65 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 79 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 88 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 97 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 131 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:buttons_4bit -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 144 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:ddr_sdram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 157 - Copying cache
implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 188 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs
line 223 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 235 - Copying cache
implementation netlist
IPNAME:toplevel_top INSTANCE:toplevel_top_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 249 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 198 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: toplevel_top_0, Overriding connection of PORT:
   aresetn, VALUE: proc_sys_reset_0_Peripheral_aresetn - which is part of the
   connected BUSIF: input_V_V -
   /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 249
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs
line 198 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:toplevel_top_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line
249 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:P6_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/P6.mhs line 198 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngcbuild -p xc3s500efg320-4 -intstyle silent -i -sd ..
P6_clock_generator_0_wrapper.ngc ../P6_clock_generator_0_wrapper

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/clock_generator_0_wra
pper/P6_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../P6_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../P6_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/P6.ucf file.

Rebuilding cache ...

Total run time: 63.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn P6_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt P6.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt P6.ngc  
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Using Flow File:
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/fpga.flw 
Using Option File(s): 
 /usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm P6.bmm
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6.ngc" -uc P6.ucf
P6.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngdbuild -p xc3s500efg320-4 -nt timestamp -bm P6.bmm
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6.ngc -uc P6.ucf
P6.ngd

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6.ngc" ...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_microblaze_0_wrapp
er.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_mb_plb_wrapper.ngc
"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_ilmb_wrapper.ngc".
..
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_dlmb_wrapper.ngc".
..
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_dlmb_cntlr_wrapper
.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_ilmb_cntlr_wrapper
.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_lmb_bram_wrapper.n
gc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_rs232_dte_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_leds_8bit_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_dip_switches_4bit_
wrapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_buttons_4bit_wrapp
er.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_ddr_sdram_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_xps_timer_0_wrappe
r.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_clock_generator_0_
wrapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_mdm_0_wrapper.ngc"
...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/implementation/P6_toplevel_top_0_wra
pper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "P6.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" TS_sys_clk_pin HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK2X: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin *
   2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [P6.ucf(353)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [P6.ucf(353)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_
   iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"                
         IOB = TRUE;> [P6.ucf(361)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_iob"   IOB = TRUE;> [P6.ucf(357)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [P6.ucf(356)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [P6.ucf(356)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"       
         IOB = TRUE;> [P6.ucf(359)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"       
         IOB = TRUE;> [P6.ucf(358)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"        
         IOB = TRUE;> [P6.ucf(360)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
Done...

Processing BMM file "P6.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin * 2 HIGH
   50%>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[30].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[29].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[28].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[27].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[26].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[25].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[24].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[23].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[22].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[21].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[20].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[19].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[18].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[17].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[16].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[15].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[14].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[13].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[12].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[11].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[10].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[9].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[8].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[7].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[6].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[5].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[4].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[3].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[2].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[1].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[0].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/u31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 130

Writing NGD file "P6.ngd" ...
Total REAL time to NGDBUILD completion:  38 sec
Total CPU time to NGDBUILD completion:   36 sec

Writing NGDBUILD log file "P6.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o P6_map.ncd -pr b -ol high -timing -detail P6.ngd P6.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/Xd
h_PrimTypeLib.xda> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/data/Xd
h_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<1>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<0>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<11>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<10>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<12>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<13>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<14>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<16>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<17>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<18>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<19>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<20>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<2>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<21>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<22>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<23>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<24>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<25>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<26>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<27>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<28>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<29>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<30>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<3>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<31>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<4>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<5>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<6>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<7>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<8>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<9>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[0]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[0]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay3" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay4" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay1" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay2" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<7>" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<23>" has been discarded, because the net was optimized
   out of the design.
Writing file P6_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d8f0fd36) REAL time: 24 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d8f0fd36) REAL time: 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5a619af9) REAL time: 24 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:24501dcc) REAL time: 27 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:24501dcc) REAL time: 27 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:24501dcc) REAL time: 27 secs 

Phase 7.8  Global Placement
...........................
............................................................................................................................................
.....
..................................................................................................................................................
................
................
................
...................
Phase 7.8  Global Placement (Checksum:2b17c09b) REAL time: 1 mins 3 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2b17c09b) REAL time: 1 mins 4 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:f9dc474a) REAL time: 1 mins 26 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:f9dc474a) REAL time: 1 mins 26 secs 

Total REAL time to Placer completion: 1 mins 27 secs 
Total CPU  time to Placer completion: 1 mins 20 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   49
Logic Utilization:
  Number of Slice Flip Flops:         5,325 out of   9,312   57%
  Number of 4 input LUTs:             5,836 out of   9,312   62%
Logic Distribution:
  Number of occupied Slices:          4,271 out of   4,656   91%
    Number of Slices containing only related logic:   4,271 out of   4,271 100%
    Number of Slices containing unrelated logic:          0 out of   4,271   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       5,961 out of   9,312   64%
    Number used as logic:             5,204
    Number used as a route-thru:        125
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     312

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 63 out of     232   27%
    IOB Flip Flops:                      31
    IOB Master Pads:                      1
    IOB Slave Pads:                       1
  Number of ODDR2s used:                 22
    Number of DDR_ALIGNMENT = NONE       22
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of RAMB16s:                     13 out of      20   65%
  Number of BUFGMUXs:                     5 out of      24   20%
  Number of DCMs:                         2 out of       4   50%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                2.97

Peak Memory Usage:  854 MB
Total REAL time to MAP completion:  1 mins 32 secs 
Total CPU time to MAP completion:   1 mins 25 secs 

Mapping completed.
See MAP report file "P6_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high P6_map.ncd P6.ncd P6.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: P6.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_
x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2013-10-13".



Design Summary Report:

 Number of External IOBs                          63 out of 232    27%

   Number of External Input IOBs                 11

      Number of External Input IBUFs             11
        Number of LOCed External Input IBUFs     11 out of 11    100%


   Number of External Output IOBs                33

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             31
        Number of LOCed External Output IOBs     31 out of 31    100%


   Number of External Bidir IOBs                 19

      Number of External Bidir IOBs              19
        Number of LOCed External Bidir IOBs      19 out of 19    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        5 out of 24     20%
   Number of DCMs                            2 out of 4      50%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        13 out of 20     65%
   Number of Slices                       4271 out of 4656   91%
      Number of SLICEMs                    374 out of 2328   16%

   Number of LOCed Slices                   62 out of 4271    1%
      Number of LOCed SLICEMs               41 out of 374    10%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

Starting Router


Phase  1  : 31407 unrouted;      REAL time: 14 secs 

Phase  2  : 26561 unrouted;      REAL time: 15 secs 

Phase  3  : 8632 unrouted;      REAL time: 19 secs 

Phase  4  : 8634 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: P6.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 36 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X2Y11| No   | 3074 |  0.089     |  0.206      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  147 |  0.071     |  0.188      |
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzDCM0 |  BUFGMUX_X2Y1| No   |  538 |  0.087     |  0.205      |
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  184 |  0.084     |  0.201      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      DCM1_CLK2X_BUF | BUFGMUX_X1Y10| No   |    4 |  0.019     |  0.172      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<0> |         Local|      |   11 |  0.017     |  0.371      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<1> |         Local|      |   11 |  0.019     |  0.373      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<1> |         Local|      |   11 |  0.019     |  0.373      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<0> |         Local|      |   11 |  0.017     |  0.371      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   36 |  0.217     |  2.004      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.156     |  2.201      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.008ns|     1.992ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<4>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<3>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<7>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<0>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<15>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<13>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<11>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<9>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.011ns|     1.989ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.042ns|     1.958ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.060ns|     1.940ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<12>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<14>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<10>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<6>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<8>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<1>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<2>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<5>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.067ns|     1.933ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     1.919ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.390ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<1>"         MAXDELAY = 0.48 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.390ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<0>"         MAXDELAY = 0.48 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.140ns|     9.860ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.614ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0"         TS_clock_generator_0_clock |             |            |            |        |            
  _generator_0_SIG_DCM1_CLK2X HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.160ns|     1.840ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.201ns|     1.799ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.220ns|     1.780ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.253ns|     1.747ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.260ns|     1.740ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.261ns|     2.239ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/rst_dqs_div"       |             |            |            |        |            
     MAXDELAY = 2.5 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.307ns|     1.693ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.343ns|     1.657ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.358ns|     1.642ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.430ns|     1.570ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.448ns|     1.552ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.469ns|     1.531ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.531ns|     1.469ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.553ns|     1.447ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.627ns|     0.373ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<1>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.627ns|     0.373ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<1>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.629ns|     0.371ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<0>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.629ns|     0.371ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<0>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.754ns|     1.246ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.758ns|     1.242ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.811ns|     1.189ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.963ns|     1.037ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.978ns|     1.022ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.982ns|     1.018ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.984ns|     1.016ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.008ns|     0.992ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.067ns|     0.933ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.069ns|     0.931ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.096ns|     0.904ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.096ns|     0.904ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.197ns|     7.606ns|       0|           0
  G_DCM0_CLK90 = PERIOD TIMEGRP         "cl | HOLD        |     0.990ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLK90"         TS_clock_generator_0_clo |             |            |            |        |            
  ck_generator_0_SIG_DCM1_CLK2X PHASE 2.5 n |             |            |            |        |            
  s         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.243ns|     0.757ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.260ns|     0.740ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.279ns|     0.721ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.286ns|     0.714ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.317ns|     0.683ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.320ns|     0.680ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.344ns|     0.656ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.346ns|     0.654ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.351ns|     0.649ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.351ns|     0.649ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.353ns|     0.647ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.384ns|     0.616ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.559ns|     0.441ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.559ns|     0.441ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.559ns|     0.441ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.594ns|     0.406ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.595ns|     0.405ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.595ns|     0.405ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.928ns|     0.072ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/.rst_dqs_div_delay |             |            |            |        |            
  ed/delay5"         MAXDELAY = 2 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.522ns|    16.458ns|       0|           0
  G_DCM1_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.696ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM1 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     7.608ns|     2.392ns|       0|           0
  G_DCM1_CLK2X = PERIOD TIMEGRP         "cl | HOLD        |     1.172ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM | MINLOWPULSE |     5.200ns|     4.800ns|       0|           0
  1_CLK2X" TS_sys_clk_pin *         2 HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.661ns|     2.339ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.192ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.720ns|            0|            0|            3|       356728|
| TS_clock_generator_0_clock_gen|     20.000ns|     16.458ns|          N/A|            0|            0|       350757|            0|
| erator_0_SIG_DCM1_CLK0        |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      4.800ns|      9.860ns|            0|            0|            3|         5968|
| erator_0_SIG_DCM1_CLK2X       |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      9.860ns|          N/A|            0|            0|         5435|            0|
|  nerator_0_SIG_DCM0_CLK0      |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      7.606ns|          N/A|            0|            0|          533|            0|
|  nerator_0_SIG_DCM0_CLK90     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 39 secs 
Total CPU time to PAR completion: 37 secs 

Peak Memory Usage:  661 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 0

Writing design to file P6.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml P6.twx P6.ncd P6.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3e/data/spartan3e.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/yo
rk/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin
64/unwrapped/trce
-e 3 -xml P6.twx P6.ncd P6.pcf


Design file:              P6.ncd
Physical constraint file: P6.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 356731 paths, 92 nets, and 29568 connections

Design statistics:
   Minimum period:  16.458ns (Maximum frequency:  60.761MHz)
   Maximum net delay:   2.239ns


Analysis completed Thu Mar  3 10:44:37 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 10 secs 


xflow done!
touch __xps/P6_routed
xilperl /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/P6.par
Analyzing implementation/P6.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut P6 ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3e/data/spartan3e.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/yo
rk/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file P6.pcf.

Thu Mar  3 10:44:44 2016


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_0' at 'RAMB16_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_1' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_2' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_3' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_4' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_5' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_6' at 'RAMB16_X1Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_7' at 'RAMB16_X1Y1' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "P6.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/etc/P6.filters
Done writing Tab View settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P6/etc/P6.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Mar  8 15:01:39 2016
 make -f P6.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -lp md5core/md5core/solution1/   -msg __xps/ise/xmsgprops.lst P6.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -lp
md5core/md5core/solution1/ -msg __xps/ise/xmsgprops.lst P6.mhs 

Parse /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan3e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR_SDRAM -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_S3_PHY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 42000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 60000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 12000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 72000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 133 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 166 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 2.5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 313 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81440000-0x8144ffff) Buttons_4Bit	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line
   78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd
   line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd
   line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 85
    
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 87
    
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 88
    
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: S0_AXIS_TLAST, CONNECTOR:
   toplevel_top_0_output_V_V_TLAST - No driver found. Port will be driven to GND
   -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   905 
WARNING:EDK:4181 - PORT: M0_AXIS_TLAST, CONNECTOR: microblaze_0_M0_AXIS_TLAST -
   floating connection -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   901 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B32_REPEAT_CNT value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 851 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x009 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x011 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x01b -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x021 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x022 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x02d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x02e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x035 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x036 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x045 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x046 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x051 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x052 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x069 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x06a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x07d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x07e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x08d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x08e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x099 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x09a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0a9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0aa -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0b5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0b6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0bf -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0c0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0c1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C000040080000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000041C000024140002041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000011E000021060002011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001C000024140000041C000024150000041C000024140002041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000041C000024140000041C000024140000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000041C000024140000041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000011E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C000024140000041C000024150000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000040080000001C0000001C000020140000141D000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR_SDRAM core has constraints automatically generated by XPS in
implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 40 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs
line 65 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 79 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 88 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 97 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 131 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:buttons_4bit -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 144 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:ddr_sdram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 157 - Copying cache
implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 188 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs
line 223 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 235 - Copying cache
implementation netlist
IPNAME:toplevel_top INSTANCE:toplevel_top_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 249 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 198 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: toplevel_top_0, Overriding connection of PORT:
   aresetn, VALUE: proc_sys_reset_0_Peripheral_aresetn - which is part of the
   connected BUSIF: input_V_V -
   /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 249
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs
line 198 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:toplevel_top_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line
249 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:P6_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 198 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngcbuild -p xc3s500efg320-4 -intstyle silent -i -sd ..
P6_clock_generator_0_wrapper.ngc ../P6_clock_generator_0_wrapper

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/clock_generator_0_wra
pper/P6_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../P6_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../P6_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/P6.ucf file.

Rebuilding cache ...

Total run time: 111.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn P6_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt P6.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt P6.ngc  
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Using Flow File:
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/fpga.flw 
Using Option File(s): 
 /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm P6.bmm
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6.ngc" -uc P6.ucf
P6.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngdbuild -p xc3s500efg320-4 -nt timestamp -bm P6.bmm
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6.ngc -uc P6.ucf
P6.ngd

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6.ngc" ...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_microblaze_0_wrapp
er.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_mb_plb_wrapper.ngc
"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_ilmb_wrapper.ngc".
..
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_dlmb_wrapper.ngc".
..
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_dlmb_cntlr_wrapper
.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_ilmb_cntlr_wrapper
.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_lmb_bram_wrapper.n
gc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_rs232_dte_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_leds_8bit_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_dip_switches_4bit_
wrapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_buttons_4bit_wrapp
er.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_ddr_sdram_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_xps_timer_0_wrappe
r.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_clock_generator_0_
wrapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_mdm_0_wrapper.ngc"
...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_toplevel_top_0_wra
pper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "P6.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" TS_sys_clk_pin HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK2X: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin *
   2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [P6.ucf(353)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [P6.ucf(353)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_
   iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"                
         IOB = TRUE;> [P6.ucf(361)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_iob"   IOB = TRUE;> [P6.ucf(357)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [P6.ucf(356)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [P6.ucf(356)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"       
         IOB = TRUE;> [P6.ucf(359)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"       
         IOB = TRUE;> [P6.ucf(358)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"        
         IOB = TRUE;> [P6.ucf(360)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
Done...

Processing BMM file "P6.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin * 2 HIGH
   50%>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[30].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[29].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[28].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[27].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[26].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[25].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[24].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[23].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[22].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[21].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[20].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[19].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[18].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[17].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[16].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[15].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[14].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[13].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[12].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[11].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[10].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[9].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[8].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[7].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[6].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[5].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[4].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[3].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[2].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[1].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[0].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/u31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 130

Writing NGD file "P6.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   31 sec

Writing NGDBUILD log file "P6.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o P6_map.ncd -pr b -ol high -timing -detail P6.ngd P6.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/Xd
h_PrimTypeLib.xda> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/data/Xd
h_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<1>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<0>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<11>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<10>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<12>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<13>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<14>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<16>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<17>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<18>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<19>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<20>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<2>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<21>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<22>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<23>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<24>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<25>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<26>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<27>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<28>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<29>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<30>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<3>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<31>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<4>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<5>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<6>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<7>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<8>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<9>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[0]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[0]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay3" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay4" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay1" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay2" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<7>" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<23>" has been discarded, because the net was optimized
   out of the design.
Writing file P6_map.ngm...
Running directed packing...
WARNING:Pack:266 - The function generator
   toplevel_top_0/toplevel_top_0/toplevel_U/msg_V_address0<1>2353 failed to
   merge with F5 multiplexer
   toplevel_top_0/toplevel_top_0/toplevel_U/msg_V_address0<1>121097_SW0.  There
   is a conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   toplevel_top_0/toplevel_top_0/toplevel_U/msg_V_address1<1>79_SW1 failed to
   merge with F5 multiplexer
   toplevel_top_0/toplevel_top_0/toplevel_U/msg_V_address1<1>34_SW0_SW2.  There
   is a conflict for the FXMUX.  The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 20 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a467216a) REAL time: 23 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a467216a) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:83e5d4cb) REAL time: 23 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:1b3559c5) REAL time: 26 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:1b3559c5) REAL time: 26 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:1b3559c5) REAL time: 26 secs 

Phase 7.8  Global Placement
............................
..........................................................................................................................
.....
.......................................................................................................
................
................
................
...........................................................
Phase 7.8  Global Placement (Checksum:4ab14ccb) REAL time: 57 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:4ab14ccb) REAL time: 57 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:7041996) REAL time: 1 mins 20 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:7041996) REAL time: 1 mins 20 secs 

Total REAL time to Placer completion: 1 mins 20 secs 
Total CPU  time to Placer completion: 1 mins 14 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   51
Logic Utilization:
  Number of Slice Flip Flops:         4,432 out of   9,312   47%
  Number of 4 input LUTs:             6,328 out of   9,312   67%
Logic Distribution:
  Number of occupied Slices:          4,221 out of   4,656   90%
    Number of Slices containing only related logic:   4,221 out of   4,221 100%
    Number of Slices containing unrelated logic:          0 out of   4,221   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,697 out of   9,312   71%
    Number used as logic:             5,760
    Number used as a route-thru:        369
    Number used as 16x1 RAMs:            32
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     216

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 63 out of     232   27%
    IOB Flip Flops:                      31
    IOB Master Pads:                      1
    IOB Slave Pads:                       1
  Number of ODDR2s used:                 22
    Number of DDR_ALIGNMENT = NONE       22
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of RAMB16s:                     15 out of      20   75%
  Number of BUFGMUXs:                     5 out of      24   20%
  Number of DCMs:                         2 out of       4   50%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.29

Peak Memory Usage:  850 MB
Total REAL time to MAP completion:  1 mins 25 secs 
Total CPU time to MAP completion:   1 mins 19 secs 

Mapping completed.
See MAP report file "P6_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high P6_map.ncd P6.ncd P6.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: P6.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_
x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2013-10-13".



Design Summary Report:

 Number of External IOBs                          63 out of 232    27%

   Number of External Input IOBs                 11

      Number of External Input IBUFs             11
        Number of LOCed External Input IBUFs     11 out of 11    100%


   Number of External Output IOBs                33

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             31
        Number of LOCed External Output IOBs     31 out of 31    100%


   Number of External Bidir IOBs                 19

      Number of External Bidir IOBs              19
        Number of LOCed External Bidir IOBs      19 out of 19    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        5 out of 24     20%
   Number of DCMs                            2 out of 4      50%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        15 out of 20     75%
   Number of Slices                       4221 out of 4656   90%
      Number of SLICEMs                    321 out of 2328   13%

   Number of LOCed Slices                   62 out of 4221    1%
      Number of LOCed SLICEMs               41 out of 321    12%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

Starting Router


Phase  1  : 34196 unrouted;      REAL time: 12 secs 

Phase  2  : 30078 unrouted;      REAL time: 13 secs 

Phase  3  : 11575 unrouted;      REAL time: 17 secs 

Phase  4  : 11573 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: P6.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 35 secs 
Total CPU time to Router completion: 34 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X2Y11| No   | 2642 |  0.086     |  0.203      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  150 |  0.082     |  0.199      |
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzDCM0 |  BUFGMUX_X2Y1| No   |  536 |  0.087     |  0.204      |
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  174 |  0.085     |  0.203      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      DCM1_CLK2X_BUF | BUFGMUX_X1Y10| No   |    5 |  0.024     |  0.175      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    4 |  0.032     |  2.198      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   33 |  0.436     |  2.223      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<0> |         Local|      |   11 |  0.017     |  0.371      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<1> |         Local|      |   11 |  0.019     |  0.373      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<0> |         Local|      |   11 |  0.017     |  0.371      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<1> |         Local|      |   11 |  0.019     |  0.373      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<9>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<11>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<13>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<15>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<0>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<7>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<4>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<3>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<6>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<1>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<14>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<5>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<12>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<2>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<10>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<8>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.077ns|     1.923ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.077ns|     1.923ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.080ns|     1.920ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     1.919ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.390ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<1>"         MAXDELAY = 0.48 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.390ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<0>"         MAXDELAY = 0.48 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.111ns|     1.889ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.136ns|     1.864ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.182ns|     1.818ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.198ns|     1.802ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.205ns|     1.795ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.262ns|     2.238ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/rst_dqs_div"       |             |            |            |        |            
     MAXDELAY = 2.5 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.263ns|     1.737ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.308ns|     1.692ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.344ns|     1.656ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.422ns|     1.578ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.423ns|     1.577ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.441ns|     1.559ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.455ns|     1.545ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.508ns|     1.492ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.527ns|     1.473ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.627ns|     0.373ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<1>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.627ns|     0.373ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<1>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.629ns|     0.371ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<0>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.629ns|     0.371ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<0>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.664ns|     1.336ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.686ns|     9.081ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.604ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0"         TS_clock_generator_0_clock |             |            |            |        |            
  _generator_0_SIG_DCM1_CLK2X HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.690ns|     1.310ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.769ns|     1.231ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.781ns|     1.219ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.949ns|     1.051ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.972ns|     1.028ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.977ns|     1.023ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.978ns|     1.022ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.036ns|     0.964ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.098ns|     0.902ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.098ns|     0.902ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.220ns|     7.560ns|       0|           0
  G_DCM0_CLK90 = PERIOD TIMEGRP         "cl | HOLD        |     0.987ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLK90"         TS_clock_generator_0_clo |             |            |            |        |            
  ck_generator_0_SIG_DCM1_CLK2X PHASE 2.5 n |             |            |            |        |            
  s         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.259ns|     0.741ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.263ns|     0.737ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.263ns|     0.737ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.317ns|     0.683ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.318ns|     0.682ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.320ns|     0.680ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.344ns|     0.656ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.345ns|     0.655ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.384ns|     0.616ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.384ns|     0.616ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.384ns|     0.616ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.559ns|     0.441ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.559ns|     0.441ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.567ns|     0.433ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.567ns|     0.433ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.594ns|     0.406ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.594ns|     0.406ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.594ns|     0.406ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.595ns|     0.405ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.595ns|     0.405ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.602ns|     0.398ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.633ns|     0.367ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.928ns|     0.072ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/.rst_dqs_div_delay |             |            |            |        |            
  ed/delay5"         MAXDELAY = 2 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.141ns|    16.859ns|       0|           0
  G_DCM1_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.715ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM1 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     7.539ns|     2.461ns|       0|           0
  G_DCM1_CLK2X = PERIOD TIMEGRP         "cl | HOLD        |     1.200ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM | MINLOWPULSE |     5.200ns|     4.800ns|       0|           0
  1_CLK2X" TS_sys_clk_pin *         2 HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.617ns|     2.383ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     0.987ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     18.162ns|            0|            0|            3|       853061|
| TS_clock_generator_0_clock_gen|     20.000ns|     16.859ns|          N/A|            0|            0|       847090|            0|
| erator_0_SIG_DCM1_CLK0        |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      4.800ns|      9.081ns|            0|            0|            3|         5968|
| erator_0_SIG_DCM1_CLK2X       |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      9.081ns|          N/A|            0|            0|         5435|            0|
|  nerator_0_SIG_DCM0_CLK0      |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      7.560ns|          N/A|            0|            0|          533|            0|
|  nerator_0_SIG_DCM0_CLK90     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 38 secs 
Total CPU time to PAR completion: 36 secs 

Peak Memory Usage:  657 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 0

Writing design to file P6.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml P6.twx P6.ncd P6.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3e/data/spartan3e.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/yo
rk/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin
64/unwrapped/trce
-e 3 -xml P6.twx P6.ncd P6.pcf


Design file:              P6.ncd
Physical constraint file: P6.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 853064 paths, 92 nets, and 32430 connections

Design statistics:
   Minimum period:  16.859ns (Maximum frequency:  59.315MHz)
   Maximum net delay:   2.238ns


Analysis completed Tue Mar  8 15:08:56 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 9 secs 


xflow done!
touch __xps/P6_routed
xilperl /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/P6.par
Analyzing implementation/P6.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut P6 ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3e/data/spartan3e.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/yo
rk/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file P6.pcf.

Tue Mar  8 15:09:02 2016


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_0' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_1' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_2' at 'RAMB16_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_3' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_4' at 'RAMB16_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_5' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_6' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_7' at 'RAMB16_X1Y5' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "P6.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Mar  8 15:09:35 2016
 make -f P6.make exporttosdk started...
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/etc/P6.filters
Done writing Tab View settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/etc/P6.gui
Writing filter settings....
Done writing filter settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/etc/P6.filters
Done writing Tab View settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/etc/P6.gui

********************************************************************************
At Local date and time: Wed Mar  9 12:22:59 2016
 make -f P6.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -lp md5core/md5core/solution1/   -msg __xps/ise/xmsgprops.lst P6.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -lp
md5core/md5core/solution1/ -msg __xps/ise/xmsgprops.lst P6.mhs 

Parse /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan3e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR_SDRAM -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_S3_PHY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 42000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 60000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 12000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 72000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 133 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 166 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 2.5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 313 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81440000-0x8144ffff) Buttons_4Bit	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line
   78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd
   line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd
   line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 85
    
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 87
    
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 88
    
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: S0_AXIS_TLAST, CONNECTOR:
   toplevel_top_0_output_V_V_TLAST - No driver found. Port will be driven to GND
   -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   905 
WARNING:EDK:4181 - PORT: M0_AXIS_TLAST, CONNECTOR: microblaze_0_M0_AXIS_TLAST -
   floating connection -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   901 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B32_REPEAT_CNT value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 851 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x009 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x011 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x01b -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x021 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x022 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x02d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x02e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x035 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x036 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x045 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x046 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x051 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x052 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x069 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x06a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x07d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x07e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x08d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x08e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x099 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x09a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0a9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0aa -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0b5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0b6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0bf -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0c0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0c1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C000040080000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000041C000024140002041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000011E000021060002011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001C000024140000041C000024150000041C000024140002041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000041C000024140000041C000024140000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000041C000024140000041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000011E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C000024140000041C000024150000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000040080000001C0000001C000020140000141D000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR_SDRAM core has constraints automatically generated by XPS in
implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 40 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs
line 65 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 79 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 88 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 97 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 131 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:buttons_4bit -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 144 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:ddr_sdram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 157 - Copying cache
implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 188 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs
line 223 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 235 - Copying cache
implementation netlist
IPNAME:toplevel_top INSTANCE:toplevel_top_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 249 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 198 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: toplevel_top_0, Overriding connection of PORT:
   aresetn, VALUE: proc_sys_reset_0_Peripheral_aresetn - which is part of the
   connected BUSIF: input_V_V -
   /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 249
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs
line 198 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:toplevel_top_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line
249 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:P6_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 198 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngcbuild -p xc3s500efg320-4 -intstyle silent -i -sd ..
P6_clock_generator_0_wrapper.ngc ../P6_clock_generator_0_wrapper

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/clock_generator_0_wra
pper/P6_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../P6_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../P6_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/P6.ucf file.

Rebuilding cache ...

Total run time: 73.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn P6_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt P6.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt P6.ngc  
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Using Flow File:
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/fpga.flw 
Using Option File(s): 
 /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm P6.bmm
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6.ngc" -uc P6.ucf
P6.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngdbuild -p xc3s500efg320-4 -nt timestamp -bm P6.bmm
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6.ngc -uc P6.ucf
P6.ngd

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6.ngc" ...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_microblaze_0_wrapp
er.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_mb_plb_wrapper.ngc
"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_ilmb_wrapper.ngc".
..
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_dlmb_wrapper.ngc".
..
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_dlmb_cntlr_wrapper
.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_ilmb_cntlr_wrapper
.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_lmb_bram_wrapper.n
gc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_rs232_dte_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_leds_8bit_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_dip_switches_4bit_
wrapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_buttons_4bit_wrapp
er.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_ddr_sdram_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_xps_timer_0_wrappe
r.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_clock_generator_0_
wrapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_mdm_0_wrapper.ngc"
...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_toplevel_top_0_wra
pper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "P6.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" TS_sys_clk_pin HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK2X: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin *
   2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [P6.ucf(353)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [P6.ucf(353)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_
   iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"                
         IOB = TRUE;> [P6.ucf(361)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_iob"   IOB = TRUE;> [P6.ucf(357)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [P6.ucf(356)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [P6.ucf(356)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"       
         IOB = TRUE;> [P6.ucf(359)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"       
         IOB = TRUE;> [P6.ucf(358)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"        
         IOB = TRUE;> [P6.ucf(360)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
Done...

Processing BMM file "P6.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin * 2 HIGH
   50%>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[30].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[29].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[28].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[27].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[26].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[25].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[24].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[23].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[22].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[21].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[20].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[19].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[18].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[17].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[16].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[15].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[14].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[13].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[12].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[11].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[10].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[9].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[8].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[7].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[6].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[5].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[4].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[3].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[2].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[1].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[0].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/u31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 130

Writing NGD file "P6.ngd" ...
Total REAL time to NGDBUILD completion:  33 sec
Total CPU time to NGDBUILD completion:   31 sec

Writing NGDBUILD log file "P6.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o P6_map.ncd -pr b -ol high -timing -detail P6.ngd P6.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/Xd
h_PrimTypeLib.xda> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/data/Xd
h_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<1>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<0>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<11>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<10>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<12>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<13>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<14>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<16>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<17>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<18>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<19>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<20>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<2>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<21>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<22>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<23>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<24>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<25>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<26>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<27>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<28>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<29>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<30>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<3>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<31>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<4>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<5>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<6>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<7>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<8>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<9>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[0]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[0]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay3" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay4" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay1" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay2" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<7>" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<23>" has been discarded, because the net was optimized
   out of the design.
Writing file P6_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 19 secs 
Total CPU  time at the beginning of Placer: 14 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:198c3d40) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:198c3d40) REAL time: 22 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e744abed) REAL time: 22 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:96da2544) REAL time: 25 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:96da2544) REAL time: 25 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:96da2544) REAL time: 25 secs 

Phase 7.8  Global Placement
.........................
.....................................................................................................
....
..............................................................
................
................
................
........................
Phase 7.8  Global Placement (Checksum:8a8dda49) REAL time: 52 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:8a8dda49) REAL time: 52 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:2dec5f11) REAL time: 1 mins 12 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2dec5f11) REAL time: 1 mins 12 secs 

Total REAL time to Placer completion: 1 mins 12 secs 
Total CPU  time to Placer completion: 1 mins 6 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   49
Logic Utilization:
  Number of Slice Flip Flops:         4,156 out of   9,312   44%
  Number of 4 input LUTs:             5,480 out of   9,312   58%
Logic Distribution:
  Number of occupied Slices:          3,887 out of   4,656   83%
    Number of Slices containing only related logic:   3,887 out of   3,887 100%
    Number of Slices containing unrelated logic:          0 out of   3,887   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       5,847 out of   9,312   62%
    Number used as logic:             4,912
    Number used as a route-thru:        367
    Number used as 16x1 RAMs:            32
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     216

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 63 out of     232   27%
    IOB Flip Flops:                      31
    IOB Master Pads:                      1
    IOB Slave Pads:                       1
  Number of ODDR2s used:                 22
    Number of DDR_ALIGNMENT = NONE       22
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of RAMB16s:                     15 out of      20   75%
  Number of BUFGMUXs:                     5 out of      24   20%
  Number of DCMs:                         2 out of       4   50%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.23

Peak Memory Usage:  834 MB
Total REAL time to MAP completion:  1 mins 18 secs 
Total CPU time to MAP completion:   1 mins 10 secs 

Mapping completed.
See MAP report file "P6_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high P6_map.ncd P6.ncd P6.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: P6.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_
x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2013-10-13".



Design Summary Report:

 Number of External IOBs                          63 out of 232    27%

   Number of External Input IOBs                 11

      Number of External Input IBUFs             11
        Number of LOCed External Input IBUFs     11 out of 11    100%


   Number of External Output IOBs                33

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             31
        Number of LOCed External Output IOBs     31 out of 31    100%


   Number of External Bidir IOBs                 19

      Number of External Bidir IOBs              19
        Number of LOCed External Bidir IOBs      19 out of 19    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        5 out of 24     20%
   Number of DCMs                            2 out of 4      50%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        15 out of 20     75%
   Number of Slices                       3887 out of 4656   83%
      Number of SLICEMs                    326 out of 2328   14%

   Number of LOCed Slices                   62 out of 3887    1%
      Number of LOCed SLICEMs               41 out of 326    12%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

Starting Router


Phase  1  : 30162 unrouted;      REAL time: 12 secs 

Phase  2  : 26243 unrouted;      REAL time: 13 secs 

Phase  3  : 8931 unrouted;      REAL time: 16 secs 

Phase  4  : 8929 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 18 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: P6.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 31 secs 
Total CPU time to Router completion: 30 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X2Y11| No   | 2395 |  0.084     |  0.201      |
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzDCM0 |  BUFGMUX_X2Y1| No   |  547 |  0.088     |  0.205      |
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  173 |  0.071     |  0.196      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  144 |  0.067     |  0.187      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      DCM1_CLK2X_BUF | BUFGMUX_X1Y10| No   |    5 |  0.012     |  0.174      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<0> |         Local|      |   11 |  0.017     |  0.371      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<1> |         Local|      |   11 |  0.019     |  0.373      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   36 |  0.421     |  2.208      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<0> |         Local|      |   11 |  0.017     |  0.371      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<1> |         Local|      |   11 |  0.019     |  0.373      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.171     |  2.201      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<9>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<11>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<13>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<15>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<0>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<7>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<4>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<3>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.054ns|     1.946ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<6>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<1>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<14>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<5>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<12>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<2>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<10>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<8>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.390ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<1>"         MAXDELAY = 0.48 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.390ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<0>"         MAXDELAY = 0.48 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.094ns|     1.906ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.121ns|     1.879ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.126ns|     1.874ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.215ns|     1.785ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.235ns|     1.765ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.256ns|     1.744ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.262ns|     2.238ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/rst_dqs_div"       |             |            |            |        |            
     MAXDELAY = 2.5 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.264ns|     1.736ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.290ns|     1.710ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.314ns|     1.686ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.353ns|     1.647ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.356ns|     1.644ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.356ns|     1.644ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.367ns|     1.633ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.429ns|     1.571ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.445ns|     1.555ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.478ns|     1.522ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.534ns|     1.466ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.627ns|     0.373ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<1>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.627ns|     0.373ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<1>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.629ns|     0.371ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<0>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.629ns|     0.371ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<0>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.699ns|     1.301ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.759ns|     1.241ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.767ns|     1.233ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.922ns|     8.669ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.767ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0"         TS_clock_generator_0_clock |             |            |            |        |            
  _generator_0_SIG_DCM1_CLK2X HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.956ns|     1.044ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.996ns|     1.004ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.015ns|     0.985ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.031ns|     0.969ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.063ns|     0.937ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.063ns|     0.937ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.067ns|     0.933ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.070ns|     0.930ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.096ns|     0.904ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.096ns|     0.904ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.131ns|     0.869ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.264ns|     0.736ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.303ns|     7.394ns|       0|           0
  G_DCM0_CLK90 = PERIOD TIMEGRP         "cl | HOLD        |     0.988ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLK90"         TS_clock_generator_0_clo |             |            |            |        |            
  ck_generator_0_SIG_DCM1_CLK2X PHASE 2.5 n |             |            |            |        |            
  s         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.317ns|     0.683ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.344ns|     0.656ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.346ns|     0.654ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.347ns|     0.653ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.347ns|     0.653ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.350ns|     0.650ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.380ns|     0.620ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.384ns|     0.616ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.559ns|     0.441ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.559ns|     0.441ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.559ns|     0.441ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.595ns|     0.405ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.633ns|     0.367ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.636ns|     0.364ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.928ns|     0.072ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/.rst_dqs_div_delay |             |            |            |        |            
  ed/delay5"         MAXDELAY = 2 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.288ns|    16.712ns|       0|           0
  G_DCM1_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.675ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM1 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     7.149ns|     2.851ns|       0|           0
  G_DCM1_CLK2X = PERIOD TIMEGRP         "cl | HOLD        |     1.384ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM | MINLOWPULSE |     5.200ns|     4.800ns|       0|           0
  1_CLK2X" TS_sys_clk_pin *         2 HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.514ns|     2.486ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.001ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     17.338ns|            0|            0|            3|       469285|
| TS_clock_generator_0_clock_gen|     20.000ns|     16.712ns|          N/A|            0|            0|       463314|            0|
| erator_0_SIG_DCM1_CLK0        |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      4.800ns|      8.669ns|            0|            0|            3|         5968|
| erator_0_SIG_DCM1_CLK2X       |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      8.669ns|          N/A|            0|            0|         5435|            0|
|  nerator_0_SIG_DCM0_CLK0      |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      7.394ns|          N/A|            0|            0|          533|            0|
|  nerator_0_SIG_DCM0_CLK90     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 33 secs 
Total CPU time to PAR completion: 32 secs 

Peak Memory Usage:  647 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 0

Writing design to file P6.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml P6.twx P6.ncd P6.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3e/data/spartan3e.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/yo
rk/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin
64/unwrapped/trce
-e 3 -xml P6.twx P6.ncd P6.pcf


Design file:              P6.ncd
Physical constraint file: P6.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 469288 paths, 92 nets, and 28382 connections

Design statistics:
   Minimum period:  16.712ns (Maximum frequency:  59.837MHz)
   Maximum net delay:   2.238ns


Analysis completed Wed Mar  9 12:29:25 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 8 secs 


xflow done!
touch __xps/P6_routed
xilperl /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/P6.par
Analyzing implementation/P6.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut P6 ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3e/data/spartan3e.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/yo
rk/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file P6.pcf.

Wed Mar  9 12:29:32 2016


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_0' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_1' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_2' at 'RAMB16_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_3' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_4' at 'RAMB16_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_5' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_6' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_7' at 'RAMB16_X1Y5' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "P6.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Mar  9 12:30:06 2016
 make -f P6.make exporttosdk started...
Done!
Writing filter settings....
Done writing filter settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/etc/P6.filters
Done writing Tab View settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/etc/P6.gui

********************************************************************************
At Local date and time: Wed Mar  9 12:33:31 2016
 make -f P6.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -lp md5core/md5core/solution1/   -msg __xps/ise/xmsgprops.lst P6.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -lp
md5core/md5core/solution1/ -msg __xps/ise/xmsgprops.lst P6.mhs 

Parse /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan3e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR_SDRAM -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_S3_PHY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 42000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 60000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 12000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 72000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 133 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 166 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 2.5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 313 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81440000-0x8144ffff) Buttons_4Bit	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8c000000-0x8fffffff) DDR_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line
   78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd
   line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd
   line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 85
    
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 87
    
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 88
    
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mdm_v2_10_a/data/mdm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: S0_AXIS_TLAST, CONNECTOR:
   toplevel_top_0_output_V_V_TLAST - No driver found. Port will be driven to GND
   -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   905 
WARNING:EDK:4181 - PORT: M0_AXIS_TLAST, CONNECTOR: microblaze_0_M0_AXIS_TLAST -
   floating connection -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   901 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line
   403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2
   _1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 4 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B32_REPEAT_CNT value to 6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 851 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 14 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x009 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x011 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x01b -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x021 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x022 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x02d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x02e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x035 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x036 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x045 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x046 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x051 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x052 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x069 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x06a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x07d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x07e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x08d -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x08e -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x099 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x09a -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0a9 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0aa -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0b5 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0b6 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0bf -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0c0 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0c1 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C000040080000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000041C000024140002041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000011E000021060002011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001C000024140000041C000024150000041C000024140002041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000041C000024140000041C000024140000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000041C000024140000041C000024140000141C000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000011E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C000024140000041C000024150000041C000024140000041C00002414 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E000021060000011E000021060000111E0000801A0000001C00004008 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000040080000001C0000001C000020140000141D000080180000001E0000001E -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/hw/Xi
   linxProcessorIPLib/pcores/mpmc_v6_06_a/data/mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR_SDRAM core has constraints automatically generated by XPS in
implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 40 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs
line 65 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 79 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 88 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 97 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 131 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:buttons_4bit -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 144 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:ddr_sdram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 157 - Copying cache
implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 188 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs
line 223 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 235 - Copying cache
implementation netlist
IPNAME:toplevel_top INSTANCE:toplevel_top_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 249 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 198 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: toplevel_top_0, Overriding connection of PORT:
   aresetn, VALUE: proc_sys_reset_0_Peripheral_aresetn - which is part of the
   connected BUSIF: input_V_V -
   /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 249
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs
line 198 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
INSTANCE:toplevel_top_0 - /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line
249 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:P6_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/P6.mhs line 198 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngcbuild -p xc3s500efg320-4 -intstyle silent -i -sd ..
P6_clock_generator_0_wrapper.ngc ../P6_clock_generator_0_wrapper

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/clock_generator_0_wra
pper/P6_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../P6_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../P6_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/P6.ucf file.

Rebuilding cache ...

Total run time: 56.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn P6_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt P6.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt P6.ngc  
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Using Flow File:
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/fpga.flw 
Using Option File(s): 
 /usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm P6.bmm
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6.ngc" -uc P6.ucf
P6.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3/data/spartan3.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3/data/spartan3.acd>

Command Line:
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin6
4/unwrapped/ngdbuild -p xc3s500efg320-4 -nt timestamp -bm P6.bmm
/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6.ngc -uc P6.ucf
P6.ngd

Reading NGO file
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6.ngc" ...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_microblaze_0_wrapp
er.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_mb_plb_wrapper.ngc
"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_ilmb_wrapper.ngc".
..
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_dlmb_wrapper.ngc".
..
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_dlmb_cntlr_wrapper
.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_ilmb_cntlr_wrapper
.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_lmb_bram_wrapper.n
gc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_rs232_dte_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_leds_8bit_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_dip_switches_4bit_
wrapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_buttons_4bit_wrapp
er.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_ddr_sdram_wrapper.
ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_xps_timer_0_wrappe
r.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_clock_generator_0_
wrapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_mdm_0_wrapper.ngc"
...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/implementation/P6_toplevel_top_0_wra
pper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "P6.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" TS_sys_clk_pin HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK2X: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin *
   2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [P6.ucf(353)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [P6.ucf(353)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_
   iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"                
         IOB = TRUE;> [P6.ucf(361)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_iob"   IOB = TRUE;> [P6.ucf(357)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [P6.ucf(356)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is overridden on the
   design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [P6.ucf(356)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [P6.ucf(355)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"       
         IOB = TRUE;> [P6.ucf(359)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"       
         IOB = TRUE;> [P6.ucf(358)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"        
         IOB = TRUE;> [P6.ucf(360)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
WARNING:NgdBuild:1012 - The constraint <INST
   /P6/EXPANDED/P6/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.mpmc_phy_if_
   0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [P6.ucf(354)].
Done...

Processing BMM file "P6.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin * 2 HIGH
   50%>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[30].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[29].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[28].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[27].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[26].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[25].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[24].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[23].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[22].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[21].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[20].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[19].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[18].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[17].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[16].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[15].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[14].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[13].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[12].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[11].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[10].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[9].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[8].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[7].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[6].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[5].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[4].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[3].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[2].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[1].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[0].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/u31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 130

Writing NGD file "P6.ngd" ...
Total REAL time to NGDBUILD completion:  32 sec
Total CPU time to NGDBUILD completion:   31 sec

Writing NGDBUILD log file "P6.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o P6_map.ncd -pr b -ol high -timing -detail P6.ngd P6.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/Xd
h_PrimTypeLib.xda> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/data/Xd
h_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<1>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<0>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<11>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<10>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<12>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<13>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<14>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<16>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<17>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<18>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<19>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<20>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<2>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<21>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<22>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<23>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<24>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<25>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<26>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<27>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<28>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<29>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<30>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<3>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<31>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<4>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<5>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<6>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<7>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<8>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<9>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[0]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[0]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay3" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay4" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay1" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay2" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<7>" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<23>" has been discarded, because the net was optimized
   out of the design.
Writing file P6_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 14 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1f16e195) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1f16e195) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:65cef9b4) REAL time: 19 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:8bf7ea60) REAL time: 22 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:8bf7ea60) REAL time: 22 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:8bf7ea60) REAL time: 22 secs 

Phase 7.8  Global Placement
...........................
................................................................
...
.......................................................................
................
................
................
...................
Phase 7.8  Global Placement (Checksum:def5c9d6) REAL time: 48 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:def5c9d6) REAL time: 48 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:3e1dc506) REAL time: 1 mins 7 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3e1dc506) REAL time: 1 mins 8 secs 

Total REAL time to Placer completion: 1 mins 8 secs 
Total CPU  time to Placer completion: 1 mins 4 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   49
Logic Utilization:
  Number of Slice Flip Flops:         4,163 out of   9,312   44%
  Number of 4 input LUTs:             5,484 out of   9,312   58%
Logic Distribution:
  Number of occupied Slices:          3,980 out of   4,656   85%
    Number of Slices containing only related logic:   3,980 out of   3,980 100%
    Number of Slices containing unrelated logic:          0 out of   3,980   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       5,850 out of   9,312   62%
    Number used as logic:             4,916
    Number used as a route-thru:        366
    Number used as 16x1 RAMs:            32
    Number used for Dual Port RAMs:     320
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     216

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 63 out of     232   27%
    IOB Flip Flops:                      31
    IOB Master Pads:                      1
    IOB Slave Pads:                       1
  Number of ODDR2s used:                 22
    Number of DDR_ALIGNMENT = NONE       22
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of RAMB16s:                     15 out of      20   75%
  Number of BUFGMUXs:                     5 out of      24   20%
  Number of DCMs:                         2 out of       4   50%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.24

Peak Memory Usage:  836 MB
Total REAL time to MAP completion:  1 mins 12 secs 
Total CPU time to MAP completion:   1 mins 8 secs 

Mapping completed.
See MAP report file "P6_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high P6_map.ncd P6.ncd P6.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: P6.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_
x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2013-10-13".



Design Summary Report:

 Number of External IOBs                          63 out of 232    27%

   Number of External Input IOBs                 11

      Number of External Input IBUFs             11
        Number of LOCed External Input IBUFs     11 out of 11    100%


   Number of External Output IOBs                33

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             31
        Number of LOCed External Output IOBs     31 out of 31    100%


   Number of External Bidir IOBs                 19

      Number of External Bidir IOBs              19
        Number of LOCed External Bidir IOBs      19 out of 19    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        5 out of 24     20%
   Number of DCMs                            2 out of 4      50%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        15 out of 20     75%
   Number of Slices                       3980 out of 4656   85%
      Number of SLICEMs                    324 out of 2328   13%

   Number of LOCed Slices                   62 out of 3980    1%
      Number of LOCed SLICEMs               41 out of 324    12%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

Starting Router


Phase  1  : 30155 unrouted;      REAL time: 11 secs 

Phase  2  : 26224 unrouted;      REAL time: 12 secs 

Phase  3  : 8962 unrouted;      REAL time: 16 secs 

Phase  4  : 8966 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 18 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: P6.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 32 secs 
Total CPU time to Router completion: 30 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X2Y11| No   | 2402 |  0.084     |  0.201      |
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzDCM0 |  BUFGMUX_X2Y1| No   |  552 |  0.087     |  0.204      |
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  165 |  0.076     |  0.196      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  153 |  0.080     |  0.198      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      DCM1_CLK2X_BUF | BUFGMUX_X1Y10| No   |    5 |  0.022     |  0.175      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<0> |         Local|      |   11 |  0.017     |  0.371      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<1> |         Local|      |   11 |  0.019     |  0.373      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   36 |  0.425     |  2.222      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<0> |         Local|      |   11 |  0.017     |  0.371      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<1> |         Local|      |   11 |  0.019     |  0.373      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.231     |  2.156      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.007ns|     1.993ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<15>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<13>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<0>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<7>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<9>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<11>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<3>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<4>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.027ns|     1.973ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.051ns|     1.949ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<12>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<8>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<10>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<14>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<1>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<6>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<5>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<2>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.078ns|     1.922ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.390ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<0>"         MAXDELAY = 0.48 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.390ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<1>"         MAXDELAY = 0.48 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.126ns|     1.874ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.129ns|     1.871ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.130ns|     1.870ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.173ns|     1.827ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.207ns|     1.793ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.235ns|     2.265ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/rst_dqs_div"       |             |            |            |        |            
     MAXDELAY = 2.5 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.239ns|     1.761ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.245ns|     1.755ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.307ns|     1.693ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.309ns|     1.691ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.317ns|     1.683ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.352ns|     1.648ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.451ns|     1.549ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.527ns|     1.473ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.540ns|     1.460ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.561ns|     1.439ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.623ns|     1.377ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.627ns|     0.373ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<1>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.627ns|     0.373ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<1>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.629ns|     0.371ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<0>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.629ns|     0.371ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<0>"         MAXDELAY = |             |            |            |        |            
   1 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.767ns|     1.233ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.784ns|     1.216ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.808ns|     1.192ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.977ns|     1.023ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.982ns|     1.018ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.029ns|     0.971ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.036ns|     0.964ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.053ns|     8.932ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.835ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0"         TS_clock_generator_0_clock |             |            |            |        |            
  _generator_0_SIG_DCM1_CLK2X HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.064ns|     0.936ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.098ns|     0.902ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.131ns|     0.869ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.251ns|     0.749ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.258ns|     0.742ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.279ns|     0.721ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.297ns|     0.703ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.319ns|     0.681ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.320ns|     0.680ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.320ns|     0.680ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.328ns|     0.672ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.350ns|     0.650ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.376ns|     0.624ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.559ns|     0.441ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.567ns|     0.433ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.567ns|     0.433ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.595ns|     0.405ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.595ns|     0.405ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.595ns|     0.405ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.595ns|     0.405ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.601ns|     6.798ns|       0|           0
  G_DCM0_CLK90 = PERIOD TIMEGRP         "cl | HOLD        |     0.965ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLK90"         TS_clock_generator_0_clo |             |            |            |        |            
  ck_generator_0_SIG_DCM1_CLK2X PHASE 2.5 n |             |            |            |        |            
  s         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.633ns|     0.367ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.640ns|     0.360ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.928ns|     0.072ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/.rst_dqs_div_delay |             |            |            |        |            
  ed/delay5"         MAXDELAY = 2 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.166ns|    15.834ns|       0|           0
  G_DCM1_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.675ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM1 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     7.600ns|     2.400ns|       0|           0
  G_DCM1_CLK2X = PERIOD TIMEGRP         "cl | HOLD        |     1.249ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM | MINLOWPULSE |     5.200ns|     4.800ns|       0|           0
  1_CLK2X" TS_sys_clk_pin *         2 HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.609ns|     2.391ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.120ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     17.864ns|            0|            0|            3|       468686|
| TS_clock_generator_0_clock_gen|     20.000ns|     15.834ns|          N/A|            0|            0|       462715|            0|
| erator_0_SIG_DCM1_CLK0        |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      4.800ns|      8.932ns|            0|            0|            3|         5968|
| erator_0_SIG_DCM1_CLK2X       |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      8.932ns|          N/A|            0|            0|         5435|            0|
|  nerator_0_SIG_DCM0_CLK0      |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      6.798ns|          N/A|            0|            0|          533|            0|
|  nerator_0_SIG_DCM0_CLK90     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 34 secs 
Total CPU time to PAR completion: 32 secs 

Peak Memory Usage:  647 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 0

Writing design to file P6.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml P6.twx P6.ncd P6.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3e/data/spartan3e.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/yo
rk/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/bin/lin
64/unwrapped/trce
-e 3 -xml P6.twx P6.ncd P6.pcf


Design file:              P6.ncd
Physical constraint file: P6.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 468689 paths, 92 nets, and 28371 connections

Design statistics:
   Minimum period:  15.834ns (Maximum frequency:  63.155MHz)
   Maximum net delay:   2.265ns


Analysis completed Wed Mar  9 12:39:31 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 8 secs 


xflow done!
touch __xps/P6_routed
xilperl /opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/P6.par
Analyzing implementation/P6.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut P6 ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK/spartan
3e/data/spartan3e.acd> with local file
</opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/spartan
3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/york/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/ISE/:/opt/yo
rk/cs/net/xilinx_vivado-2015.4_ise-14.7_x86-64-1/14.7/ISE_DS/EDK.
   "P6" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file P6.pcf.

Wed Mar  9 12:39:37 2016


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_0' at 'RAMB16_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_1' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_2' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_3' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_4' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_5' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_6' at 'RAMB16_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s4_s4_7' at 'RAMB16_X1Y4' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "P6.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Mar  9 12:40:03 2016
 make -f P6.make exporttosdk started...
Done!
Writing filter settings....
Done writing filter settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/etc/P6.filters
Done writing Tab View settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/etc/P6.gui

********************************************************************************
At Local date and time: Wed Mar  9 12:51:30 2016
 make -f P6.make clean started...
rm -f implementation/P6.ngc
rm -f implementation/P6_microblaze_0_wrapper.ngc implementation/P6_mb_plb_wrapper.ngc implementation/P6_ilmb_wrapper.ngc implementation/P6_dlmb_wrapper.ngc implementation/P6_dlmb_cntlr_wrapper.ngc implementation/P6_ilmb_cntlr_wrapper.ngc implementation/P6_lmb_bram_wrapper.ngc implementation/P6_rs232_dte_wrapper.ngc implementation/P6_leds_8bit_wrapper.ngc implementation/P6_dip_switches_4bit_wrapper.ngc implementation/P6_buttons_4bit_wrapper.ngc implementation/P6_ddr_sdram_wrapper.ngc implementation/P6_xps_timer_0_wrapper.ngc implementation/P6_clock_generator_0_wrapper.ngc implementation/P6_mdm_0_wrapper.ngc implementation/P6_proc_sys_reset_0_wrapper.ngc implementation/P6_toplevel_top_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/P6.bmm
rm -rf implementation/cache
rm -f implementation/P6.bit
rm -f implementation/P6.ncd
rm -f implementation/P6_bd.bmm 
rm -f implementation/P6_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/P6_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp P6.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Writing filter settings....
Done writing filter settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/etc/P6.filters
Done writing Tab View settings to:
	/usr/userfs/a/az579/Workspace/EMBS/FPGA/P7/etc/P6.gui
