{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614054188515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614054188515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 22 21:23:08 2021 " "Processing started: Mon Feb 22 21:23:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614054188515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614054188515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off em_project -c em_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off em_project -c em_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614054188515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614054190584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614054190584 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "B2_DEF_COLOR params.vh(72) " "Verilog HDL Declaration error at params.vh(72): identifier \"B2_DEF_COLOR\" is already declared in the present scope" {  } { { "../src/params.vh" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/src/params.vh" 72 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1614054208311 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vtc vtc.sv(8) " "Ignored design unit \"vtc\" at vtc.sv(8) due to previous errors" {  } { { "../src/vtc.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/src/vtc.sv" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1614054208312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elena/documents/quartus_workspace/em_project/src/vtc.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/elena/documents/quartus_workspace/em_project/src/vtc.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614054208313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elena/documents/quartus_workspace/em_project/src/tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project/src/tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../src/tb.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/src/tb.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614054208317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614054208317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elena/documents/quartus_workspace/em_project/src/reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project/src/reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "../src/reset.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/src/reset.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614054208321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614054208321 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "B2_DEF_COLOR params.vh(72) " "Verilog HDL Declaration error at params.vh(72): identifier \"B2_DEF_COLOR\" is already declared in the present scope" {  } { { "../src/params.vh" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/src/params.vh" 72 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1614054208328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1_L_EDGE b1_l_edge params.vh(48) " "Verilog HDL Declaration information at params.vh(48): object \"B1_L_EDGE\" differs only in case from object \"b1_l_edge\" in the same scope" {  } { { "../src/params.vh" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/src/params.vh" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614054208329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1_R_EDGE b1_r_edge params.vh(50) " "Verilog HDL Declaration information at params.vh(50): object \"B1_R_EDGE\" differs only in case from object \"b1_r_edge\" in the same scope" {  } { { "../src/params.vh" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/src/params.vh" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614054208329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1_T_EDGE b1_t_edge params.vh(51) " "Verilog HDL Declaration information at params.vh(51): object \"B1_T_EDGE\" differs only in case from object \"b1_t_edge\" in the same scope" {  } { { "../src/params.vh" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/src/params.vh" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614054208329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1_B_EDGE b1_b_edge params.vh(53) " "Verilog HDL Declaration information at params.vh(53): object \"B1_B_EDGE\" differs only in case from object \"b1_b_edge\" in the same scope" {  } { { "../src/params.vh" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/src/params.vh" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614054208329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2_L_EDGE b2_l_edge params.vh(60) " "Verilog HDL Declaration information at params.vh(60): object \"B2_L_EDGE\" differs only in case from object \"b2_l_edge\" in the same scope" {  } { { "../src/params.vh" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/src/params.vh" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614054208329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2_R_EDGE b2_r_edge params.vh(62) " "Verilog HDL Declaration information at params.vh(62): object \"B2_R_EDGE\" differs only in case from object \"b2_r_edge\" in the same scope" {  } { { "../src/params.vh" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/src/params.vh" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614054208329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2_T_EDGE b2_t_edge params.vh(63) " "Verilog HDL Declaration information at params.vh(63): object \"B2_T_EDGE\" differs only in case from object \"b2_t_edge\" in the same scope" {  } { { "../src/params.vh" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/src/params.vh" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614054208329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2_B_EDGE b2_b_edge params.vh(65) " "Verilog HDL Declaration information at params.vh(65): object \"B2_B_EDGE\" differs only in case from object \"b2_b_edge\" in the same scope" {  } { { "../src/params.vh" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/src/params.vh" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614054208329 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pixel_gen pixel_gen.sv(8) " "Ignored design unit \"pixel_gen\" at pixel_gen.sv(8) due to previous errors" {  } { { "../src/pixel_gen.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/src/pixel_gen.sv" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1614054208329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elena/documents/quartus_workspace/em_project/src/pixel_gen.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/elena/documents/quartus_workspace/em_project/src/pixel_gen.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614054208330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elena/documents/quartus_workspace/em_project/src/em_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project/src/em_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project " "Found entity 1: em_project" {  } { { "../src/em_project.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614054208333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614054208333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refresh_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file refresh_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 refresh_pll " "Found entity 1: refresh_pll" {  } { { "refresh_pll.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/quartus/refresh_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614054208337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614054208337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refresh_pll/refresh_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file refresh_pll/refresh_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 refresh_pll_0002 " "Found entity 1: refresh_pll_0002" {  } { { "refresh_pll/refresh_pll_0002.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project/quartus/refresh_pll/refresh_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614054208341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614054208341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/elena/Documents/quartus_workspace/em_project/quartus/em_project.map.smsg " "Generated suppressed messages file C:/Users/elena/Documents/quartus_workspace/em_project/quartus/em_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614054208421 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614054208670 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 22 21:23:28 2021 " "Processing ended: Mon Feb 22 21:23:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614054208670 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614054208670 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614054208670 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614054208670 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614054209422 ""}
