INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/workspace/project_2_U19EC027/project_2_U19EC027.sim/sim_1/synth/timing/xsim/full_adder_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module glbl
