{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port pcie0_refclk -pg 1 -lvl 0 -x 0 -y 920 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 940 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 7 -x 2060 -y 390 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 7 -x 2060 -y 370 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 7 -x 2060 -y 60 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 7 -x 2060 -y 220 -defaultsOSRD -right
preplace port port-id_pcie_perst_l -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace portBus qsfp0_led -pg 1 -lvl 7 -x 2060 -y 290 -defaultsOSRD
preplace portBus qsfp1_led -pg 1 -lvl 7 -x 2060 -y 310 -defaultsOSRD
preplace portBus hbm_cattrip -pg 1 -lvl 7 -x 2060 -y 450 -defaultsOSRD
preplace inst pcie -pg 1 -lvl 1 -x 150 -y 900 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 41 37 38 39 40 36 42 43 46 45 44} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 20R -pinDir pcie_mgt left -pinY pcie_mgt 40L -pinDir pcie_refclk left -pinY pcie_refclk 20L -pinDir axi_aclk right -pinY axi_aclk 60R -pinDir sys_rst_n left -pinY sys_rst_n 60L -pinDir axi_aresetn right -pinY axi_aresetn 40R
preplace inst eth_0 -pg 1 -lvl 5 -x 1630 -y 350 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 25 21 22 24 28 29 27 26 23} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 20R -pinDir qsfp_clk right -pinY qsfp_clk 40R -pinDir axis_rx left -pinY axis_rx 20L -pinDir axis_tx left -pinY axis_tx 40L -pinDir sys_resetn left -pinY sys_resetn 200L -pinDir stream_clk left -pinY stream_clk 140L -pinDir stream_resetn left -pinY stream_resetn 160L -pinDir aligned right -pinY aligned 60R -pinDir init_clk left -pinY init_clk 300L -pinDir rsfec_enable left -pinY rsfec_enable 320L -pinBusDir tx_pre left -pinBusY tx_pre 280L -pinBusDir tx_post left -pinBusY tx_post 220L -pinBusDir tx_diff left -pinBusY tx_diff 180L
preplace inst eth_1 -pg 1 -lvl 5 -x 1630 -y 40 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 25 21 22 24 28 29 26 27 23} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 20R -pinDir axis_tx left -pinY axis_tx 20L -pinDir axis_rx left -pinY axis_rx 40L -pinDir qsfp_clk right -pinY qsfp_clk 180R -pinDir sys_resetn left -pinY sys_resetn 120L -pinDir stream_clk left -pinY stream_clk 60L -pinDir stream_resetn left -pinY stream_resetn 80L -pinDir aligned right -pinY aligned 200R -pinDir init_clk left -pinY init_clk 180L -pinDir rsfec_enable left -pinY rsfec_enable 200L -pinBusDir tx_pre left -pinBusY tx_pre 140L -pinBusDir tx_post left -pinBusY tx_post 160L -pinBusDir tx_diff left -pinBusY tx_diff 100L
preplace inst cabletest -pg 1 -lvl 2 -x 430 -y 350 -swap {36 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 24 19 20 21 22 23 18 25 26 27 28 29 30 31 32 33 34 35 0 37 38 39 40 41 43 42 49 45 46 50 44 47 48} -defaultsOSRD -pinDir S_AXI right -pinY S_AXI 360R -pinDir AXIS_OUT_0 right -pinY AXIS_OUT_0 60R -pinDir AXIS_IN_0 right -pinY AXIS_IN_0 40R -pinDir AXIS_OUT_1 right -pinY AXIS_OUT_1 80R -pinDir AXIS_IN_1 right -pinY AXIS_IN_1 20R -pinDir clk left -pinY clk 500L -pinDir resetn left -pinY resetn 480L -pinDir eth0_up right -pinY eth0_up 480R -pinDir eth1_up right -pinY eth1_up 400R -pinDir RSFEC_ENABLE right -pinY RSFEC_ENABLE 420R -pinBusDir CMAC_TXPRE right -pinBusY CMAC_TXPRE 500R -pinDir resetn_out right -pinY resetn_out 380R -pinBusDir CMAC_TXDIFF right -pinBusY CMAC_TXDIFF 440R -pinBusDir CMAC_TXPOST right -pinBusY CMAC_TXPOST 460R
preplace inst cmac_cdc -pg 1 -lvl 4 -x 1190 -y 40 -swap {14 1 2 3 4 5 6 21 8 9 10 11 12 13 7 15 16 17 18 19 20 0 22 23 24 25 26 27 35 29 30 31 32 33 34 42 36 37 38 39 40 41 28 43 44 45 46 47 48 49 50 51 52 53 54 55 65 56 62 63 58 59 61 60 64 57} -defaultsOSRD -pinDir cmac0_rx right -pinY cmac0_rx 330R -pinDir cmac0_tx right -pinY cmac0_tx 350R -pinDir cmac1_rx right -pinY cmac1_rx 40R -pinDir cmac1_tx right -pinY cmac1_tx 20R -pinDir user0_rx left -pinY user0_rx 350L -pinDir user0_tx left -pinY user0_tx 370L -pinDir user1_rx left -pinY user1_rx 330L -pinDir user1_tx left -pinY user1_tx 390L -pinDir user_clk left -pinY user_clk 470L -pinDir user_resetn left -pinY user_resetn 410L -pinDir cmac0_clk right -pinY cmac0_clk 450R -pinDir cmac0_resetn right -pinY cmac0_resetn 470R -pinDir cmac1_clk right -pinY cmac1_clk 370R -pinDir cmac1_resetn right -pinY cmac1_resetn 390R -pinDir cmac0_aligned right -pinY cmac0_aligned 430R -pinDir cmac1_aligned right -pinY cmac1_aligned 410R -pinDir user0_aligned left -pinY user0_aligned 450L -pinDir user1_aligned left -pinY user1_aligned 430L
preplace inst smartconnect -pg 1 -lvl 3 -x 850 -y 690 -swap {38 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 0 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 79 78} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 230L -pinDir M00_AXI left -pinY M00_AXI 20L -pinDir M01_AXI left -pinY M01_AXI 250L -pinDir aclk left -pinY aclk 290L -pinDir aresetn left -pinY aresetn 270L
preplace inst status_leds -pg 1 -lvl 6 -x 1900 -y 270 -swap {1 0 2 3} -defaultsOSRD -pinDir qsfp0_up left -pinY qsfp0_up 40L -pinDir qsfp1_up left -pinY qsfp1_up 20L -pinBusDir qsfp0_led right -pinBusY qsfp0_led 20R -pinBusDir qsfp1_led right -pinBusY qsfp1_led 40R
preplace inst axi_revision -pg 1 -lvl 3 -x 850 -y 1060 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir AXI_ACLK left -pinY AXI_ACLK 60L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 40L
preplace inst zero -pg 1 -lvl 6 -x 1900 -y 430 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace netloc cabletest_CMAC_TXDIFF 1 2 3 620J 570 NJ 570 1380
preplace netloc cabletest_CMAC_TXPOST 1 2 3 640J 590 980J 610 1440
preplace netloc cabletest_CMAC_TXPRE 1 2 3 680J 630 NJ 630 N
preplace netloc cabletest_RSFEC_ENABLE 1 2 3 600J 550 1000J 670 1500
preplace netloc cabletest_resetn_out 1 2 3 560J 450 1040J 590 1400J
preplace netloc cmac_cdc_user0_aligned 1 2 2 660J 610 960J
preplace netloc cmac_cdc_user1_aligned 1 2 2 580J 470 NJ
preplace netloc eth_0_stat_rx_aligned_0 1 4 2 1460J 310 1760
preplace netloc eth_0_stream_clk 1 4 1 N 490
preplace netloc eth_0_stream_resetn 1 4 1 N 510
preplace netloc eth_1_stat_rx_aligned_0 1 4 2 1420J 290 1760
preplace netloc eth_1_stream_clk 1 4 1 1340J 100n
preplace netloc eth_1_stream_resetn 1 4 1 1360J 120n
preplace netloc source_200Mhz_clk 1 1 4 300 960 700 650 1020 650 1480
preplace netloc source_200Mhz_resetn 1 1 2 280 900 720
preplace netloc status_leds_qsfp0_led 1 6 1 N 290
preplace netloc status_leds_qsfp1_led 1 6 1 N 310
preplace netloc sys_rst_n_0_1 1 0 1 N 960
preplace netloc zero_dout 1 6 1 NJ 450
preplace netloc AXIS_IN_0_1 1 2 2 NJ 390 NJ
preplace netloc AXIS_IN_1_1 1 2 2 NJ 370 NJ
preplace netloc cabletest_AXIS_OUT_0 1 2 2 NJ 410 NJ
preplace netloc cabletest_AXIS_OUT_1 1 2 2 NJ 430 N
preplace netloc cmac_cdc_cmac0_tx 1 4 1 N 390
preplace netloc cmac_cdc_cmac1_tx 1 4 1 N 60
preplace netloc cmac_usplus_0_gt_serial_port 1 5 2 NJ 370 NJ
preplace netloc eth_0_axis_rx 1 4 1 N 370
preplace netloc eth_1_axis_rx 1 4 1 NJ 80
preplace netloc eth_1_qsfp_gt 1 5 2 NJ 60 NJ
preplace netloc gt_ref_clk_0_1 1 5 2 NJ 390 NJ
preplace netloc gt_ref_clk_0_2 1 5 2 N 220 NJ
preplace netloc pcie_refclk_1 1 0 1 NJ 920
preplace netloc smartconnect_M00_AXI 1 2 1 NJ 710
preplace netloc smartconnect_M01_AXI 1 2 1 740 940n
preplace netloc xdma_0_M_AXI_B 1 1 2 NJ 920 NJ
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 940
levelinfo -pg 1 0 150 430 850 1190 1630 1900 2060
pagesize -pg 1 -db -bbox -sgen -140 0 2230 1180
",
   "No Loops_ScaleFactor":"0.496593",
   "No Loops_TopLeft":"-266,2",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace inst packet_gen -pg 1 -lvl 1 -x 190 -y 100 -defaultsOSRD
preplace netloc clk_1 1 0 1 N 60
preplace netloc resetn_1 1 0 1 N 80
levelinfo -pg 1 -10 190 380
pagesize -pg 1 -db -bbox -sgen -110 0 380 200
"
}
{
   "da_axi4_cnt":"4"
}
