Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\cs303-my-ass-1\QSYS.qsys --block-symbol-file --output-directory=D:\cs303-my-ass-1\QSYS --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading cs303-my-ass-1/QSYS.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 16.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 16.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding keys [altera_avalon_pio 16.1]
Progress: Parameterizing module keys
Progress: Adding lcd [altera_avalon_lcd_16207 16.1]
Progress: Parameterizing module lcd
Progress: Adding leds_green [altera_avalon_pio 16.1]
Progress: Parameterizing module leds_green
Progress: Adding leds_red [altera_avalon_pio 16.1]
Progress: Parameterizing module leds_red
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module sdram_pll
Progress: Adding switches [altera_avalon_pio 16.1]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1
Progress: Adding uart [altera_avalon_uart 16.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: QSYS.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QSYS.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release.
Info: QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: QSYS.sdram_pll: Refclk Freq: 50.0
Info: QSYS.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\cs303-my-ass-1\QSYS.qsys --synthesis=VERILOG --output-directory=D:\cs303-my-ass-1\QSYS\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading cs303-my-ass-1/QSYS.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 16.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 16.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding keys [altera_avalon_pio 16.1]
Progress: Parameterizing module keys
Progress: Adding lcd [altera_avalon_lcd_16207 16.1]
Progress: Parameterizing module lcd
Progress: Adding leds_green [altera_avalon_pio 16.1]
Progress: Parameterizing module leds_green
Progress: Adding leds_red [altera_avalon_pio 16.1]
Progress: Parameterizing module leds_red
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module sdram_pll
Progress: Adding switches [altera_avalon_pio 16.1]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1
Progress: Adding uart [altera_avalon_uart 16.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: QSYS.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QSYS.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release.
Info: QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: QSYS.sdram_pll: Refclk Freq: 50.0
Info: QSYS.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QSYS: Generating QSYS "QSYS" for QUARTUS_SYNTH
Warning: QSYS: "No matching role found for uart:s1:endofpacket (endofpacket)"
Info: cpu: "QSYS" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'QSYS_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=QSYS_jtag_uart --dir=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0039_jtag_uart_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0039_jtag_uart_gen//QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'QSYS_jtag_uart'
Info: jtag_uart: "QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: keys: Starting RTL generation for module 'QSYS_keys'
Info: keys:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QSYS_keys --dir=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0040_keys_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0040_keys_gen//QSYS_keys_component_configuration.pl  --do_build_sim=0  ]
Info: keys: Done RTL generation for module 'QSYS_keys'
Info: keys: "QSYS" instantiated altera_avalon_pio "keys"
Info: lcd: Starting RTL generation for module 'QSYS_lcd'
Info: lcd:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=QSYS_lcd --dir=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0041_lcd_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0041_lcd_gen//QSYS_lcd_component_configuration.pl  --do_build_sim=0  ]
Info: lcd: Done RTL generation for module 'QSYS_lcd'
Info: lcd: "QSYS" instantiated altera_avalon_lcd_16207 "lcd"
Info: leds_green: Starting RTL generation for module 'QSYS_leds_green'
Info: leds_green:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QSYS_leds_green --dir=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0042_leds_green_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0042_leds_green_gen//QSYS_leds_green_component_configuration.pl  --do_build_sim=0  ]
Info: leds_green: Done RTL generation for module 'QSYS_leds_green'
Info: leds_green: "QSYS" instantiated altera_avalon_pio "leds_green"
Info: leds_red: Starting RTL generation for module 'QSYS_leds_red'
Info: leds_red:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QSYS_leds_red --dir=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0043_leds_red_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0043_leds_red_gen//QSYS_leds_red_component_configuration.pl  --do_build_sim=0  ]
Info: leds_red: Done RTL generation for module 'QSYS_leds_red'
Info: leds_red: "QSYS" instantiated altera_avalon_pio "leds_red"
Info: onchip_mem: Starting RTL generation for module 'QSYS_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=QSYS_onchip_mem --dir=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0044_onchip_mem_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0044_onchip_mem_gen//QSYS_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'QSYS_onchip_mem'
Info: onchip_mem: "QSYS" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: sdram: Starting RTL generation for module 'QSYS_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=QSYS_sdram --dir=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0045_sdram_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0045_sdram_gen//QSYS_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'QSYS_sdram'
Info: sdram: "QSYS" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "QSYS" instantiated altera_up_avalon_sys_sdram_pll "sdram_pll"
Info: switches: Starting RTL generation for module 'QSYS_switches'
Info: switches:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QSYS_switches --dir=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0046_switches_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0046_switches_gen//QSYS_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'QSYS_switches'
Info: switches: "QSYS" instantiated altera_avalon_pio "switches"
Info: timer_0: Starting RTL generation for module 'QSYS_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=QSYS_timer_0 --dir=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0047_timer_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0047_timer_0_gen//QSYS_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'QSYS_timer_0'
Info: timer_0: "QSYS" instantiated altera_avalon_timer "timer_0"
Info: uart: Starting RTL generation for module 'QSYS_uart'
Info: uart:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=QSYS_uart --dir=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0048_uart_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0048_uart_gen//QSYS_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'QSYS_uart'
Info: uart: "QSYS" instantiated altera_avalon_uart "uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "QSYS" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'QSYS_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=QSYS_cpu_cpu --dir=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0051_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/kfon596/AppData/Local/Temp/alt8129_7672643285223699653.dir/0051_cpu_gen//QSYS_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.08.21 16:30:17 (*) Starting Nios II generation
Info: cpu: # 2019.08.21 16:30:17 (*)   Checking for plaintext license.
Info: cpu: # 2019.08.21 16:30:18 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/16.1/quartus/bin64/
Info: cpu: # 2019.08.21 16:30:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.21 16:30:19 (*)   Plaintext license not found.
Info: cpu: # 2019.08.21 16:30:19 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.08.21 16:30:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/16.1/quartus/bin64/
Info: cpu: # 2019.08.21 16:30:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.21 16:30:20 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2019.08.21 16:30:20 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.08.21 16:30:20 (*)   Creating all objects for CPU
Info: cpu: # 2019.08.21 16:30:20 (*)     Testbench
Info: cpu: # 2019.08.21 16:30:20 (*)     Instruction decoding
Info: cpu: # 2019.08.21 16:30:20 (*)       Instruction fields
Info: cpu: # 2019.08.21 16:30:20 (*)       Instruction decodes
Info: cpu: # 2019.08.21 16:30:20 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.08.21 16:30:20 (*)       Instruction controls
Info: cpu: # 2019.08.21 16:30:20 (*)     Pipeline frontend
Info: cpu: # 2019.08.21 16:30:20 (*)     Pipeline backend
Info: cpu: # 2019.08.21 16:30:22 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.08.21 16:30:24 (*)   Creating encrypted RTL
Info: cpu: # 2019.08.21 16:30:25 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'QSYS_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "sdram_pll" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "sdram_pll" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: QSYS: Done "QSYS" with 44 modules, 72 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
