#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002468883c000 .scope module, "cpu_testbench" "cpu_testbench" 2 3;
 .timescale -9 -12;
v000002468889bfc0_0 .var "clk", 0 0;
v000002468889c100_0 .var "reset", 0 0;
S_000002468883c360 .scope module, "uut" "cpu" 2 10, 3 1 0, S_000002468883c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000002468882c700 .functor AND 1, L_00000246888f78c0, L_00000246888f7a00, C4<1>, C4<1>;
L_000002468882c770 .functor OR 1, L_000002468882c700, L_00000246888f7960, C4<0>, C4<0>;
L_000002468882ccb0 .functor BUFZ 32, v000002468883a390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002468882c0e0 .functor BUFZ 32, v000002468883a390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002468882c850 .functor AND 1, v00000246888ad810_0, L_00000246888f6920, C4<1>, C4<1>;
L_000002468882be40 .functor AND 1, L_000002468882c850, L_00000246888f7e60, C4<1>, C4<1>;
L_000002468882beb0 .functor AND 1, v00000246888ad810_0, L_00000246888f7f00, C4<1>, C4<1>;
L_000002468882c000 .functor AND 1, L_000002468882beb0, L_00000246888f6f60, C4<1>, C4<1>;
L_000002468882c930 .functor AND 1, v000002468889d960_0, L_00000246888f73c0, C4<1>, C4<1>;
L_00000246888107a0 .functor AND 1, L_000002468882c930, L_00000246888f6a60, C4<1>, C4<1>;
L_000002468889e250 .functor AND 1, v000002468889d960_0, L_00000246888f6b00, C4<1>, C4<1>;
L_000002468889e8e0 .functor AND 1, L_000002468889e250, L_00000246888f6ba0, C4<1>, C4<1>;
L_00000246888ae9a0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000246888adb30_0 .net/2u *"_ivl_12", 6 0, L_00000246888ae9a0;  1 drivers
L_00000246888ae9e8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v00000246888aceb0_0 .net/2u *"_ivl_16", 6 0, L_00000246888ae9e8;  1 drivers
v00000246888ac2d0_0 .net *"_ivl_20", 0 0, L_00000246888f7a00;  1 drivers
v00000246888adc70_0 .net *"_ivl_30", 31 0, L_00000246888f7dc0;  1 drivers
L_00000246888aea30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246888acc30_0 .net *"_ivl_33", 26 0, L_00000246888aea30;  1 drivers
L_00000246888aea78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246888ad8b0_0 .net/2u *"_ivl_34", 31 0, L_00000246888aea78;  1 drivers
v00000246888add10_0 .net *"_ivl_36", 0 0, L_00000246888f6920;  1 drivers
v00000246888ad090_0 .net *"_ivl_39", 0 0, L_000002468882c850;  1 drivers
v00000246888acff0_0 .net *"_ivl_40", 0 0, L_00000246888f7e60;  1 drivers
v00000246888ac4b0_0 .net *"_ivl_44", 31 0, L_00000246888f69c0;  1 drivers
L_00000246888aeac0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246888acb90_0 .net *"_ivl_47", 26 0, L_00000246888aeac0;  1 drivers
L_00000246888aeb08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246888ada90_0 .net/2u *"_ivl_48", 31 0, L_00000246888aeb08;  1 drivers
v00000246888ac0f0_0 .net *"_ivl_50", 0 0, L_00000246888f7f00;  1 drivers
v00000246888ad950_0 .net *"_ivl_53", 0 0, L_000002468882beb0;  1 drivers
v00000246888ac7d0_0 .net *"_ivl_54", 0 0, L_00000246888f6f60;  1 drivers
v00000246888acaf0_0 .net *"_ivl_58", 31 0, L_00000246888f7460;  1 drivers
L_00000246888aeb50 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246888ac870_0 .net *"_ivl_61", 26 0, L_00000246888aeb50;  1 drivers
L_00000246888aeb98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246888ac230_0 .net/2u *"_ivl_62", 31 0, L_00000246888aeb98;  1 drivers
v00000246888ac370_0 .net *"_ivl_64", 0 0, L_00000246888f73c0;  1 drivers
v00000246888acd70_0 .net *"_ivl_67", 0 0, L_000002468882c930;  1 drivers
v00000246888ac910_0 .net *"_ivl_68", 0 0, L_00000246888f6a60;  1 drivers
v00000246888ad270_0 .net *"_ivl_72", 31 0, L_00000246888f7fa0;  1 drivers
L_00000246888aebe0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246888ad9f0_0 .net *"_ivl_75", 26 0, L_00000246888aebe0;  1 drivers
L_00000246888aec28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000246888ad450_0 .net/2u *"_ivl_76", 31 0, L_00000246888aec28;  1 drivers
v00000246888ad310_0 .net *"_ivl_78", 0 0, L_00000246888f6b00;  1 drivers
v00000246888ad4f0_0 .net *"_ivl_81", 0 0, L_000002468889e250;  1 drivers
v00000246888ad590_0 .net *"_ivl_82", 0 0, L_00000246888f6ba0;  1 drivers
v00000246888ac550_0 .net *"_ivl_86", 31 0, L_00000246888f8540;  1 drivers
v00000246888ad130_0 .net *"_ivl_90", 31 0, L_00000246888f7b40;  1 drivers
v00000246888ace10_0 .net "alu_ctrl", 3 0, v00000246888395d0_0;  1 drivers
v00000246888ac5f0_0 .net "alu_in2", 31 0, L_00000246888f7d20;  1 drivers
v00000246888ad1d0_0 .net "alu_result", 31 0, v000002468883a110_0;  1 drivers
v00000246888adef0_0 .net "alu_src", 0 0, v000002468883a250_0;  1 drivers
v00000246888ad3b0_0 .net "branch_offset", 31 0, L_000002468882ccb0;  1 drivers
v00000246888ac9b0_0 .net "branch_taken", 0 0, L_000002468882c700;  1 drivers
v00000246888adbd0_0 .net "clk", 0 0, v000002468889bfc0_0;  1 drivers
v00000246888addb0_0 .var "exmem_mem_read", 0 0;
v00000246888ad6d0_0 .var "exmem_mem_to_reg", 0 0;
v00000246888aca50_0 .var "exmem_mem_write", 0 0;
v00000246888ac410_0 .var "exmem_rd", 4 0;
v00000246888ad770_0 .var "exmem_reg_data2", 31 0;
v00000246888ad810_0 .var "exmem_reg_write", 0 0;
v00000246888ade50_0 .var "exmem_result", 31 0;
v00000246888ac690_0 .net "forward_a", 31 0, L_00000246888f7be0;  1 drivers
v000002468889d280_0 .net "forward_a_exmem", 0 0, L_000002468882be40;  1 drivers
v000002468889c420_0 .net "forward_a_memwb", 0 0, L_00000246888107a0;  1 drivers
v000002468889ce20_0 .net "forward_b_exmem", 0 0, L_000002468882c000;  1 drivers
v000002468889c380_0 .net "forward_b_memwb", 0 0, L_000002468889e8e0;  1 drivers
v000002468889be80_0 .net "forward_b_reg", 31 0, L_00000246888f7c80;  1 drivers
v000002468889dc80_0 .net "funct3", 2 0, L_00000246888f8720;  1 drivers
v000002468889c2e0_0 .net "funct7", 6 0, L_00000246888f76e0;  1 drivers
v000002468889c060_0 .var "idex_alu_ctrl", 3 0;
v000002468889c240_0 .var "idex_alu_src", 0 0;
v000002468889c1a0_0 .var "idex_imm", 31 0;
v000002468889d780_0 .var "idex_mem_read", 0 0;
v000002468889d000_0 .var "idex_mem_to_reg", 0 0;
v000002468889c7e0_0 .var "idex_mem_write", 0 0;
v000002468889daa0_0 .var "idex_pc", 31 0;
v000002468889d0a0_0 .var "idex_rd", 4 0;
v000002468889bf20_0 .var "idex_reg_data1", 31 0;
v000002468889cb00_0 .var "idex_reg_data2", 31 0;
v000002468889c4c0_0 .var "idex_reg_write", 0 0;
v000002468889d820_0 .var "idex_rs1", 4 0;
v000002468889d6e0_0 .var "idex_rs2", 4 0;
v000002468889d500_0 .var "ifid_instr", 31 0;
v000002468889c560_0 .var "ifid_pc", 31 0;
v000002468889d460_0 .net "imm", 31 0, v000002468883a390_0;  1 drivers
v000002468889bde0_0 .net "insert_bubble", 0 0, L_000002468882c770;  1 drivers
v000002468889cba0_0 .net "instr", 31 0, L_000002468882caf0;  1 drivers
v000002468889c9c0_0 .net "is_branch", 0 0, L_00000246888f78c0;  1 drivers
v000002468889c600_0 .net "is_jump", 0 0, L_00000246888f7960;  1 drivers
v000002468889d5a0_0 .net "jump_offset", 31 0, L_000002468882c0e0;  1 drivers
v000002468889d640_0 .net "mem_data_out", 31 0, v000002468883a7f0_0;  1 drivers
v000002468889d8c0_0 .net "mem_read", 0 0, v00000246888397b0_0;  1 drivers
v000002468889cc40_0 .net "mem_to_reg", 0 0, v0000024688839e90_0;  1 drivers
v000002468889ca60_0 .net "mem_write", 0 0, v0000024688839850_0;  1 drivers
v000002468889cce0_0 .var "memwb_rd", 4 0;
v000002468889d960_0 .var "memwb_reg_write", 0 0;
v000002468889cec0_0 .var "memwb_result", 31 0;
v000002468889dbe0_0 .net "opcode", 6 0, L_000002468889d140;  1 drivers
v000002468889da00_0 .var "pc", 31 0;
v000002468889c6a0_0 .net "rd", 4 0, L_00000246888f7aa0;  1 drivers
v000002468889c740_0 .net "reg_data1", 31 0, L_000002468882c1c0;  1 drivers
v000002468889db40_0 .net "reg_data2", 31 0, L_000002468882c4d0;  1 drivers
v000002468889d3c0_0 .net "reg_write", 0 0, v00000246888398f0_0;  1 drivers
v000002468889d320_0 .net "reset", 0 0, v000002468889c100_0;  1 drivers
v000002468889d1e0_0 .net "rs1", 4 0, L_00000246888f8180;  1 drivers
v000002468889cf60_0 .net "rs2", 4 0, L_00000246888f8040;  1 drivers
E_000002468884b250 .event posedge, v000002468889d320_0, v000002468883a570_0;
L_000002468889d140 .part v000002468889d500_0, 0, 7;
L_00000246888f8180 .part v000002468889d500_0, 15, 5;
L_00000246888f8040 .part v000002468889d500_0, 20, 5;
L_00000246888f7aa0 .part v000002468889d500_0, 7, 5;
L_00000246888f8720 .part v000002468889d500_0, 12, 3;
L_00000246888f76e0 .part v000002468889d500_0, 25, 7;
L_00000246888f78c0 .cmp/eq 7, L_000002468889d140, L_00000246888ae9a0;
L_00000246888f7960 .cmp/eq 7, L_000002468889d140, L_00000246888ae9e8;
L_00000246888f7a00 .cmp/eq 32, L_000002468882c1c0, L_000002468882c4d0;
L_00000246888f7dc0 .concat [ 5 27 0 0], v00000246888ac410_0, L_00000246888aea30;
L_00000246888f6920 .cmp/ne 32, L_00000246888f7dc0, L_00000246888aea78;
L_00000246888f7e60 .cmp/eq 5, v00000246888ac410_0, v000002468889d820_0;
L_00000246888f69c0 .concat [ 5 27 0 0], v00000246888ac410_0, L_00000246888aeac0;
L_00000246888f7f00 .cmp/ne 32, L_00000246888f69c0, L_00000246888aeb08;
L_00000246888f6f60 .cmp/eq 5, v00000246888ac410_0, v000002468889d6e0_0;
L_00000246888f7460 .concat [ 5 27 0 0], v000002468889cce0_0, L_00000246888aeb50;
L_00000246888f73c0 .cmp/ne 32, L_00000246888f7460, L_00000246888aeb98;
L_00000246888f6a60 .cmp/eq 5, v000002468889cce0_0, v000002468889d820_0;
L_00000246888f7fa0 .concat [ 5 27 0 0], v000002468889cce0_0, L_00000246888aebe0;
L_00000246888f6b00 .cmp/ne 32, L_00000246888f7fa0, L_00000246888aec28;
L_00000246888f6ba0 .cmp/eq 5, v000002468889cce0_0, v000002468889d6e0_0;
L_00000246888f8540 .functor MUXZ 32, v000002468889bf20_0, v000002468889cec0_0, L_00000246888107a0, C4<>;
L_00000246888f7be0 .functor MUXZ 32, L_00000246888f8540, v00000246888ade50_0, L_000002468882be40, C4<>;
L_00000246888f7b40 .functor MUXZ 32, v000002468889cb00_0, v000002468889cec0_0, L_000002468889e8e0, C4<>;
L_00000246888f7c80 .functor MUXZ 32, L_00000246888f7b40, v00000246888ade50_0, L_000002468882c000, C4<>;
L_00000246888f7d20 .functor MUXZ 32, L_00000246888f7c80, v000002468889c1a0_0, v000002468889c240_0, C4<>;
S_000002468883fdf0 .scope module, "alu_inst" "alu" 3 138, 4 1 0, S_000002468883c360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result";
v0000024688839530_0 .net "a", 31 0, L_00000246888f7be0;  alias, 1 drivers
v000002468883a6b0_0 .net "alu_ctrl", 3 0, v000002468889c060_0;  1 drivers
v000002468883ae30_0 .net "b", 31 0, L_00000246888f7d20;  alias, 1 drivers
v000002468883a110_0 .var "result", 31 0;
E_000002468884b350 .event anyedge, v000002468883a6b0_0, v0000024688839530_0, v000002468883ae30_0;
S_0000024688818dc0 .scope module, "ctrl" "control_unit" 3 84, 5 1 0, S_000002468883c360;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "alu_src";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "reg_write";
    .port_info 7 /OUTPUT 1 "mem_to_reg";
    .port_info 8 /OUTPUT 4 "alu_ctrl";
v00000246888395d0_0 .var "alu_ctrl", 3 0;
v000002468883a250_0 .var "alu_src", 0 0;
v000002468883ad90_0 .net "funct3", 2 0, L_00000246888f8720;  alias, 1 drivers
v0000024688839710_0 .net "funct7", 6 0, L_00000246888f76e0;  alias, 1 drivers
v00000246888397b0_0 .var "mem_read", 0 0;
v0000024688839e90_0 .var "mem_to_reg", 0 0;
v0000024688839850_0 .var "mem_write", 0 0;
v0000024688839a30_0 .net "opcode", 6 0, L_000002468889d140;  alias, 1 drivers
v00000246888398f0_0 .var "reg_write", 0 0;
E_000002468884bbd0 .event anyedge, v0000024688839a30_0, v0000024688839710_0, v000002468883ad90_0;
S_0000024688818f50 .scope module, "dmem" "data_memory" 3 164, 6 1 0, S_000002468883c360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /OUTPUT 32 "read_data";
v0000024688839df0_0 .net "addr", 31 0, v00000246888ade50_0;  1 drivers
v000002468883a570_0 .net "clk", 0 0, v000002468889bfc0_0;  alias, 1 drivers
v000002468883aed0_0 .net "mem_read", 0 0, v00000246888addb0_0;  1 drivers
v0000024688839990_0 .net "mem_write", 0 0, v00000246888aca50_0;  1 drivers
v0000024688839210 .array "memory", 255 0, 31 0;
v000002468883a7f0_0 .var "read_data", 31 0;
v000002468883a2f0_0 .net "write_data", 31 0, v00000246888ad770_0;  1 drivers
v0000024688839210_0 .array/port v0000024688839210, 0;
v0000024688839210_1 .array/port v0000024688839210, 1;
E_000002468884b1d0/0 .event anyedge, v000002468883aed0_0, v0000024688839df0_0, v0000024688839210_0, v0000024688839210_1;
v0000024688839210_2 .array/port v0000024688839210, 2;
v0000024688839210_3 .array/port v0000024688839210, 3;
v0000024688839210_4 .array/port v0000024688839210, 4;
v0000024688839210_5 .array/port v0000024688839210, 5;
E_000002468884b1d0/1 .event anyedge, v0000024688839210_2, v0000024688839210_3, v0000024688839210_4, v0000024688839210_5;
v0000024688839210_6 .array/port v0000024688839210, 6;
v0000024688839210_7 .array/port v0000024688839210, 7;
v0000024688839210_8 .array/port v0000024688839210, 8;
v0000024688839210_9 .array/port v0000024688839210, 9;
E_000002468884b1d0/2 .event anyedge, v0000024688839210_6, v0000024688839210_7, v0000024688839210_8, v0000024688839210_9;
v0000024688839210_10 .array/port v0000024688839210, 10;
v0000024688839210_11 .array/port v0000024688839210, 11;
v0000024688839210_12 .array/port v0000024688839210, 12;
v0000024688839210_13 .array/port v0000024688839210, 13;
E_000002468884b1d0/3 .event anyedge, v0000024688839210_10, v0000024688839210_11, v0000024688839210_12, v0000024688839210_13;
v0000024688839210_14 .array/port v0000024688839210, 14;
v0000024688839210_15 .array/port v0000024688839210, 15;
v0000024688839210_16 .array/port v0000024688839210, 16;
v0000024688839210_17 .array/port v0000024688839210, 17;
E_000002468884b1d0/4 .event anyedge, v0000024688839210_14, v0000024688839210_15, v0000024688839210_16, v0000024688839210_17;
v0000024688839210_18 .array/port v0000024688839210, 18;
v0000024688839210_19 .array/port v0000024688839210, 19;
v0000024688839210_20 .array/port v0000024688839210, 20;
v0000024688839210_21 .array/port v0000024688839210, 21;
E_000002468884b1d0/5 .event anyedge, v0000024688839210_18, v0000024688839210_19, v0000024688839210_20, v0000024688839210_21;
v0000024688839210_22 .array/port v0000024688839210, 22;
v0000024688839210_23 .array/port v0000024688839210, 23;
v0000024688839210_24 .array/port v0000024688839210, 24;
v0000024688839210_25 .array/port v0000024688839210, 25;
E_000002468884b1d0/6 .event anyedge, v0000024688839210_22, v0000024688839210_23, v0000024688839210_24, v0000024688839210_25;
v0000024688839210_26 .array/port v0000024688839210, 26;
v0000024688839210_27 .array/port v0000024688839210, 27;
v0000024688839210_28 .array/port v0000024688839210, 28;
v0000024688839210_29 .array/port v0000024688839210, 29;
E_000002468884b1d0/7 .event anyedge, v0000024688839210_26, v0000024688839210_27, v0000024688839210_28, v0000024688839210_29;
v0000024688839210_30 .array/port v0000024688839210, 30;
v0000024688839210_31 .array/port v0000024688839210, 31;
v0000024688839210_32 .array/port v0000024688839210, 32;
v0000024688839210_33 .array/port v0000024688839210, 33;
E_000002468884b1d0/8 .event anyedge, v0000024688839210_30, v0000024688839210_31, v0000024688839210_32, v0000024688839210_33;
v0000024688839210_34 .array/port v0000024688839210, 34;
v0000024688839210_35 .array/port v0000024688839210, 35;
v0000024688839210_36 .array/port v0000024688839210, 36;
v0000024688839210_37 .array/port v0000024688839210, 37;
E_000002468884b1d0/9 .event anyedge, v0000024688839210_34, v0000024688839210_35, v0000024688839210_36, v0000024688839210_37;
v0000024688839210_38 .array/port v0000024688839210, 38;
v0000024688839210_39 .array/port v0000024688839210, 39;
v0000024688839210_40 .array/port v0000024688839210, 40;
v0000024688839210_41 .array/port v0000024688839210, 41;
E_000002468884b1d0/10 .event anyedge, v0000024688839210_38, v0000024688839210_39, v0000024688839210_40, v0000024688839210_41;
v0000024688839210_42 .array/port v0000024688839210, 42;
v0000024688839210_43 .array/port v0000024688839210, 43;
v0000024688839210_44 .array/port v0000024688839210, 44;
v0000024688839210_45 .array/port v0000024688839210, 45;
E_000002468884b1d0/11 .event anyedge, v0000024688839210_42, v0000024688839210_43, v0000024688839210_44, v0000024688839210_45;
v0000024688839210_46 .array/port v0000024688839210, 46;
v0000024688839210_47 .array/port v0000024688839210, 47;
v0000024688839210_48 .array/port v0000024688839210, 48;
v0000024688839210_49 .array/port v0000024688839210, 49;
E_000002468884b1d0/12 .event anyedge, v0000024688839210_46, v0000024688839210_47, v0000024688839210_48, v0000024688839210_49;
v0000024688839210_50 .array/port v0000024688839210, 50;
v0000024688839210_51 .array/port v0000024688839210, 51;
v0000024688839210_52 .array/port v0000024688839210, 52;
v0000024688839210_53 .array/port v0000024688839210, 53;
E_000002468884b1d0/13 .event anyedge, v0000024688839210_50, v0000024688839210_51, v0000024688839210_52, v0000024688839210_53;
v0000024688839210_54 .array/port v0000024688839210, 54;
v0000024688839210_55 .array/port v0000024688839210, 55;
v0000024688839210_56 .array/port v0000024688839210, 56;
v0000024688839210_57 .array/port v0000024688839210, 57;
E_000002468884b1d0/14 .event anyedge, v0000024688839210_54, v0000024688839210_55, v0000024688839210_56, v0000024688839210_57;
v0000024688839210_58 .array/port v0000024688839210, 58;
v0000024688839210_59 .array/port v0000024688839210, 59;
v0000024688839210_60 .array/port v0000024688839210, 60;
v0000024688839210_61 .array/port v0000024688839210, 61;
E_000002468884b1d0/15 .event anyedge, v0000024688839210_58, v0000024688839210_59, v0000024688839210_60, v0000024688839210_61;
v0000024688839210_62 .array/port v0000024688839210, 62;
v0000024688839210_63 .array/port v0000024688839210, 63;
v0000024688839210_64 .array/port v0000024688839210, 64;
v0000024688839210_65 .array/port v0000024688839210, 65;
E_000002468884b1d0/16 .event anyedge, v0000024688839210_62, v0000024688839210_63, v0000024688839210_64, v0000024688839210_65;
v0000024688839210_66 .array/port v0000024688839210, 66;
v0000024688839210_67 .array/port v0000024688839210, 67;
v0000024688839210_68 .array/port v0000024688839210, 68;
v0000024688839210_69 .array/port v0000024688839210, 69;
E_000002468884b1d0/17 .event anyedge, v0000024688839210_66, v0000024688839210_67, v0000024688839210_68, v0000024688839210_69;
v0000024688839210_70 .array/port v0000024688839210, 70;
v0000024688839210_71 .array/port v0000024688839210, 71;
v0000024688839210_72 .array/port v0000024688839210, 72;
v0000024688839210_73 .array/port v0000024688839210, 73;
E_000002468884b1d0/18 .event anyedge, v0000024688839210_70, v0000024688839210_71, v0000024688839210_72, v0000024688839210_73;
v0000024688839210_74 .array/port v0000024688839210, 74;
v0000024688839210_75 .array/port v0000024688839210, 75;
v0000024688839210_76 .array/port v0000024688839210, 76;
v0000024688839210_77 .array/port v0000024688839210, 77;
E_000002468884b1d0/19 .event anyedge, v0000024688839210_74, v0000024688839210_75, v0000024688839210_76, v0000024688839210_77;
v0000024688839210_78 .array/port v0000024688839210, 78;
v0000024688839210_79 .array/port v0000024688839210, 79;
v0000024688839210_80 .array/port v0000024688839210, 80;
v0000024688839210_81 .array/port v0000024688839210, 81;
E_000002468884b1d0/20 .event anyedge, v0000024688839210_78, v0000024688839210_79, v0000024688839210_80, v0000024688839210_81;
v0000024688839210_82 .array/port v0000024688839210, 82;
v0000024688839210_83 .array/port v0000024688839210, 83;
v0000024688839210_84 .array/port v0000024688839210, 84;
v0000024688839210_85 .array/port v0000024688839210, 85;
E_000002468884b1d0/21 .event anyedge, v0000024688839210_82, v0000024688839210_83, v0000024688839210_84, v0000024688839210_85;
v0000024688839210_86 .array/port v0000024688839210, 86;
v0000024688839210_87 .array/port v0000024688839210, 87;
v0000024688839210_88 .array/port v0000024688839210, 88;
v0000024688839210_89 .array/port v0000024688839210, 89;
E_000002468884b1d0/22 .event anyedge, v0000024688839210_86, v0000024688839210_87, v0000024688839210_88, v0000024688839210_89;
v0000024688839210_90 .array/port v0000024688839210, 90;
v0000024688839210_91 .array/port v0000024688839210, 91;
v0000024688839210_92 .array/port v0000024688839210, 92;
v0000024688839210_93 .array/port v0000024688839210, 93;
E_000002468884b1d0/23 .event anyedge, v0000024688839210_90, v0000024688839210_91, v0000024688839210_92, v0000024688839210_93;
v0000024688839210_94 .array/port v0000024688839210, 94;
v0000024688839210_95 .array/port v0000024688839210, 95;
v0000024688839210_96 .array/port v0000024688839210, 96;
v0000024688839210_97 .array/port v0000024688839210, 97;
E_000002468884b1d0/24 .event anyedge, v0000024688839210_94, v0000024688839210_95, v0000024688839210_96, v0000024688839210_97;
v0000024688839210_98 .array/port v0000024688839210, 98;
v0000024688839210_99 .array/port v0000024688839210, 99;
v0000024688839210_100 .array/port v0000024688839210, 100;
v0000024688839210_101 .array/port v0000024688839210, 101;
E_000002468884b1d0/25 .event anyedge, v0000024688839210_98, v0000024688839210_99, v0000024688839210_100, v0000024688839210_101;
v0000024688839210_102 .array/port v0000024688839210, 102;
v0000024688839210_103 .array/port v0000024688839210, 103;
v0000024688839210_104 .array/port v0000024688839210, 104;
v0000024688839210_105 .array/port v0000024688839210, 105;
E_000002468884b1d0/26 .event anyedge, v0000024688839210_102, v0000024688839210_103, v0000024688839210_104, v0000024688839210_105;
v0000024688839210_106 .array/port v0000024688839210, 106;
v0000024688839210_107 .array/port v0000024688839210, 107;
v0000024688839210_108 .array/port v0000024688839210, 108;
v0000024688839210_109 .array/port v0000024688839210, 109;
E_000002468884b1d0/27 .event anyedge, v0000024688839210_106, v0000024688839210_107, v0000024688839210_108, v0000024688839210_109;
v0000024688839210_110 .array/port v0000024688839210, 110;
v0000024688839210_111 .array/port v0000024688839210, 111;
v0000024688839210_112 .array/port v0000024688839210, 112;
v0000024688839210_113 .array/port v0000024688839210, 113;
E_000002468884b1d0/28 .event anyedge, v0000024688839210_110, v0000024688839210_111, v0000024688839210_112, v0000024688839210_113;
v0000024688839210_114 .array/port v0000024688839210, 114;
v0000024688839210_115 .array/port v0000024688839210, 115;
v0000024688839210_116 .array/port v0000024688839210, 116;
v0000024688839210_117 .array/port v0000024688839210, 117;
E_000002468884b1d0/29 .event anyedge, v0000024688839210_114, v0000024688839210_115, v0000024688839210_116, v0000024688839210_117;
v0000024688839210_118 .array/port v0000024688839210, 118;
v0000024688839210_119 .array/port v0000024688839210, 119;
v0000024688839210_120 .array/port v0000024688839210, 120;
v0000024688839210_121 .array/port v0000024688839210, 121;
E_000002468884b1d0/30 .event anyedge, v0000024688839210_118, v0000024688839210_119, v0000024688839210_120, v0000024688839210_121;
v0000024688839210_122 .array/port v0000024688839210, 122;
v0000024688839210_123 .array/port v0000024688839210, 123;
v0000024688839210_124 .array/port v0000024688839210, 124;
v0000024688839210_125 .array/port v0000024688839210, 125;
E_000002468884b1d0/31 .event anyedge, v0000024688839210_122, v0000024688839210_123, v0000024688839210_124, v0000024688839210_125;
v0000024688839210_126 .array/port v0000024688839210, 126;
v0000024688839210_127 .array/port v0000024688839210, 127;
v0000024688839210_128 .array/port v0000024688839210, 128;
v0000024688839210_129 .array/port v0000024688839210, 129;
E_000002468884b1d0/32 .event anyedge, v0000024688839210_126, v0000024688839210_127, v0000024688839210_128, v0000024688839210_129;
v0000024688839210_130 .array/port v0000024688839210, 130;
v0000024688839210_131 .array/port v0000024688839210, 131;
v0000024688839210_132 .array/port v0000024688839210, 132;
v0000024688839210_133 .array/port v0000024688839210, 133;
E_000002468884b1d0/33 .event anyedge, v0000024688839210_130, v0000024688839210_131, v0000024688839210_132, v0000024688839210_133;
v0000024688839210_134 .array/port v0000024688839210, 134;
v0000024688839210_135 .array/port v0000024688839210, 135;
v0000024688839210_136 .array/port v0000024688839210, 136;
v0000024688839210_137 .array/port v0000024688839210, 137;
E_000002468884b1d0/34 .event anyedge, v0000024688839210_134, v0000024688839210_135, v0000024688839210_136, v0000024688839210_137;
v0000024688839210_138 .array/port v0000024688839210, 138;
v0000024688839210_139 .array/port v0000024688839210, 139;
v0000024688839210_140 .array/port v0000024688839210, 140;
v0000024688839210_141 .array/port v0000024688839210, 141;
E_000002468884b1d0/35 .event anyedge, v0000024688839210_138, v0000024688839210_139, v0000024688839210_140, v0000024688839210_141;
v0000024688839210_142 .array/port v0000024688839210, 142;
v0000024688839210_143 .array/port v0000024688839210, 143;
v0000024688839210_144 .array/port v0000024688839210, 144;
v0000024688839210_145 .array/port v0000024688839210, 145;
E_000002468884b1d0/36 .event anyedge, v0000024688839210_142, v0000024688839210_143, v0000024688839210_144, v0000024688839210_145;
v0000024688839210_146 .array/port v0000024688839210, 146;
v0000024688839210_147 .array/port v0000024688839210, 147;
v0000024688839210_148 .array/port v0000024688839210, 148;
v0000024688839210_149 .array/port v0000024688839210, 149;
E_000002468884b1d0/37 .event anyedge, v0000024688839210_146, v0000024688839210_147, v0000024688839210_148, v0000024688839210_149;
v0000024688839210_150 .array/port v0000024688839210, 150;
v0000024688839210_151 .array/port v0000024688839210, 151;
v0000024688839210_152 .array/port v0000024688839210, 152;
v0000024688839210_153 .array/port v0000024688839210, 153;
E_000002468884b1d0/38 .event anyedge, v0000024688839210_150, v0000024688839210_151, v0000024688839210_152, v0000024688839210_153;
v0000024688839210_154 .array/port v0000024688839210, 154;
v0000024688839210_155 .array/port v0000024688839210, 155;
v0000024688839210_156 .array/port v0000024688839210, 156;
v0000024688839210_157 .array/port v0000024688839210, 157;
E_000002468884b1d0/39 .event anyedge, v0000024688839210_154, v0000024688839210_155, v0000024688839210_156, v0000024688839210_157;
v0000024688839210_158 .array/port v0000024688839210, 158;
v0000024688839210_159 .array/port v0000024688839210, 159;
v0000024688839210_160 .array/port v0000024688839210, 160;
v0000024688839210_161 .array/port v0000024688839210, 161;
E_000002468884b1d0/40 .event anyedge, v0000024688839210_158, v0000024688839210_159, v0000024688839210_160, v0000024688839210_161;
v0000024688839210_162 .array/port v0000024688839210, 162;
v0000024688839210_163 .array/port v0000024688839210, 163;
v0000024688839210_164 .array/port v0000024688839210, 164;
v0000024688839210_165 .array/port v0000024688839210, 165;
E_000002468884b1d0/41 .event anyedge, v0000024688839210_162, v0000024688839210_163, v0000024688839210_164, v0000024688839210_165;
v0000024688839210_166 .array/port v0000024688839210, 166;
v0000024688839210_167 .array/port v0000024688839210, 167;
v0000024688839210_168 .array/port v0000024688839210, 168;
v0000024688839210_169 .array/port v0000024688839210, 169;
E_000002468884b1d0/42 .event anyedge, v0000024688839210_166, v0000024688839210_167, v0000024688839210_168, v0000024688839210_169;
v0000024688839210_170 .array/port v0000024688839210, 170;
v0000024688839210_171 .array/port v0000024688839210, 171;
v0000024688839210_172 .array/port v0000024688839210, 172;
v0000024688839210_173 .array/port v0000024688839210, 173;
E_000002468884b1d0/43 .event anyedge, v0000024688839210_170, v0000024688839210_171, v0000024688839210_172, v0000024688839210_173;
v0000024688839210_174 .array/port v0000024688839210, 174;
v0000024688839210_175 .array/port v0000024688839210, 175;
v0000024688839210_176 .array/port v0000024688839210, 176;
v0000024688839210_177 .array/port v0000024688839210, 177;
E_000002468884b1d0/44 .event anyedge, v0000024688839210_174, v0000024688839210_175, v0000024688839210_176, v0000024688839210_177;
v0000024688839210_178 .array/port v0000024688839210, 178;
v0000024688839210_179 .array/port v0000024688839210, 179;
v0000024688839210_180 .array/port v0000024688839210, 180;
v0000024688839210_181 .array/port v0000024688839210, 181;
E_000002468884b1d0/45 .event anyedge, v0000024688839210_178, v0000024688839210_179, v0000024688839210_180, v0000024688839210_181;
v0000024688839210_182 .array/port v0000024688839210, 182;
v0000024688839210_183 .array/port v0000024688839210, 183;
v0000024688839210_184 .array/port v0000024688839210, 184;
v0000024688839210_185 .array/port v0000024688839210, 185;
E_000002468884b1d0/46 .event anyedge, v0000024688839210_182, v0000024688839210_183, v0000024688839210_184, v0000024688839210_185;
v0000024688839210_186 .array/port v0000024688839210, 186;
v0000024688839210_187 .array/port v0000024688839210, 187;
v0000024688839210_188 .array/port v0000024688839210, 188;
v0000024688839210_189 .array/port v0000024688839210, 189;
E_000002468884b1d0/47 .event anyedge, v0000024688839210_186, v0000024688839210_187, v0000024688839210_188, v0000024688839210_189;
v0000024688839210_190 .array/port v0000024688839210, 190;
v0000024688839210_191 .array/port v0000024688839210, 191;
v0000024688839210_192 .array/port v0000024688839210, 192;
v0000024688839210_193 .array/port v0000024688839210, 193;
E_000002468884b1d0/48 .event anyedge, v0000024688839210_190, v0000024688839210_191, v0000024688839210_192, v0000024688839210_193;
v0000024688839210_194 .array/port v0000024688839210, 194;
v0000024688839210_195 .array/port v0000024688839210, 195;
v0000024688839210_196 .array/port v0000024688839210, 196;
v0000024688839210_197 .array/port v0000024688839210, 197;
E_000002468884b1d0/49 .event anyedge, v0000024688839210_194, v0000024688839210_195, v0000024688839210_196, v0000024688839210_197;
v0000024688839210_198 .array/port v0000024688839210, 198;
v0000024688839210_199 .array/port v0000024688839210, 199;
v0000024688839210_200 .array/port v0000024688839210, 200;
v0000024688839210_201 .array/port v0000024688839210, 201;
E_000002468884b1d0/50 .event anyedge, v0000024688839210_198, v0000024688839210_199, v0000024688839210_200, v0000024688839210_201;
v0000024688839210_202 .array/port v0000024688839210, 202;
v0000024688839210_203 .array/port v0000024688839210, 203;
v0000024688839210_204 .array/port v0000024688839210, 204;
v0000024688839210_205 .array/port v0000024688839210, 205;
E_000002468884b1d0/51 .event anyedge, v0000024688839210_202, v0000024688839210_203, v0000024688839210_204, v0000024688839210_205;
v0000024688839210_206 .array/port v0000024688839210, 206;
v0000024688839210_207 .array/port v0000024688839210, 207;
v0000024688839210_208 .array/port v0000024688839210, 208;
v0000024688839210_209 .array/port v0000024688839210, 209;
E_000002468884b1d0/52 .event anyedge, v0000024688839210_206, v0000024688839210_207, v0000024688839210_208, v0000024688839210_209;
v0000024688839210_210 .array/port v0000024688839210, 210;
v0000024688839210_211 .array/port v0000024688839210, 211;
v0000024688839210_212 .array/port v0000024688839210, 212;
v0000024688839210_213 .array/port v0000024688839210, 213;
E_000002468884b1d0/53 .event anyedge, v0000024688839210_210, v0000024688839210_211, v0000024688839210_212, v0000024688839210_213;
v0000024688839210_214 .array/port v0000024688839210, 214;
v0000024688839210_215 .array/port v0000024688839210, 215;
v0000024688839210_216 .array/port v0000024688839210, 216;
v0000024688839210_217 .array/port v0000024688839210, 217;
E_000002468884b1d0/54 .event anyedge, v0000024688839210_214, v0000024688839210_215, v0000024688839210_216, v0000024688839210_217;
v0000024688839210_218 .array/port v0000024688839210, 218;
v0000024688839210_219 .array/port v0000024688839210, 219;
v0000024688839210_220 .array/port v0000024688839210, 220;
v0000024688839210_221 .array/port v0000024688839210, 221;
E_000002468884b1d0/55 .event anyedge, v0000024688839210_218, v0000024688839210_219, v0000024688839210_220, v0000024688839210_221;
v0000024688839210_222 .array/port v0000024688839210, 222;
v0000024688839210_223 .array/port v0000024688839210, 223;
v0000024688839210_224 .array/port v0000024688839210, 224;
v0000024688839210_225 .array/port v0000024688839210, 225;
E_000002468884b1d0/56 .event anyedge, v0000024688839210_222, v0000024688839210_223, v0000024688839210_224, v0000024688839210_225;
v0000024688839210_226 .array/port v0000024688839210, 226;
v0000024688839210_227 .array/port v0000024688839210, 227;
v0000024688839210_228 .array/port v0000024688839210, 228;
v0000024688839210_229 .array/port v0000024688839210, 229;
E_000002468884b1d0/57 .event anyedge, v0000024688839210_226, v0000024688839210_227, v0000024688839210_228, v0000024688839210_229;
v0000024688839210_230 .array/port v0000024688839210, 230;
v0000024688839210_231 .array/port v0000024688839210, 231;
v0000024688839210_232 .array/port v0000024688839210, 232;
v0000024688839210_233 .array/port v0000024688839210, 233;
E_000002468884b1d0/58 .event anyedge, v0000024688839210_230, v0000024688839210_231, v0000024688839210_232, v0000024688839210_233;
v0000024688839210_234 .array/port v0000024688839210, 234;
v0000024688839210_235 .array/port v0000024688839210, 235;
v0000024688839210_236 .array/port v0000024688839210, 236;
v0000024688839210_237 .array/port v0000024688839210, 237;
E_000002468884b1d0/59 .event anyedge, v0000024688839210_234, v0000024688839210_235, v0000024688839210_236, v0000024688839210_237;
v0000024688839210_238 .array/port v0000024688839210, 238;
v0000024688839210_239 .array/port v0000024688839210, 239;
v0000024688839210_240 .array/port v0000024688839210, 240;
v0000024688839210_241 .array/port v0000024688839210, 241;
E_000002468884b1d0/60 .event anyedge, v0000024688839210_238, v0000024688839210_239, v0000024688839210_240, v0000024688839210_241;
v0000024688839210_242 .array/port v0000024688839210, 242;
v0000024688839210_243 .array/port v0000024688839210, 243;
v0000024688839210_244 .array/port v0000024688839210, 244;
v0000024688839210_245 .array/port v0000024688839210, 245;
E_000002468884b1d0/61 .event anyedge, v0000024688839210_242, v0000024688839210_243, v0000024688839210_244, v0000024688839210_245;
v0000024688839210_246 .array/port v0000024688839210, 246;
v0000024688839210_247 .array/port v0000024688839210, 247;
v0000024688839210_248 .array/port v0000024688839210, 248;
v0000024688839210_249 .array/port v0000024688839210, 249;
E_000002468884b1d0/62 .event anyedge, v0000024688839210_246, v0000024688839210_247, v0000024688839210_248, v0000024688839210_249;
v0000024688839210_250 .array/port v0000024688839210, 250;
v0000024688839210_251 .array/port v0000024688839210, 251;
v0000024688839210_252 .array/port v0000024688839210, 252;
v0000024688839210_253 .array/port v0000024688839210, 253;
E_000002468884b1d0/63 .event anyedge, v0000024688839210_250, v0000024688839210_251, v0000024688839210_252, v0000024688839210_253;
v0000024688839210_254 .array/port v0000024688839210, 254;
v0000024688839210_255 .array/port v0000024688839210, 255;
E_000002468884b1d0/64 .event anyedge, v0000024688839210_254, v0000024688839210_255;
E_000002468884b1d0 .event/or E_000002468884b1d0/0, E_000002468884b1d0/1, E_000002468884b1d0/2, E_000002468884b1d0/3, E_000002468884b1d0/4, E_000002468884b1d0/5, E_000002468884b1d0/6, E_000002468884b1d0/7, E_000002468884b1d0/8, E_000002468884b1d0/9, E_000002468884b1d0/10, E_000002468884b1d0/11, E_000002468884b1d0/12, E_000002468884b1d0/13, E_000002468884b1d0/14, E_000002468884b1d0/15, E_000002468884b1d0/16, E_000002468884b1d0/17, E_000002468884b1d0/18, E_000002468884b1d0/19, E_000002468884b1d0/20, E_000002468884b1d0/21, E_000002468884b1d0/22, E_000002468884b1d0/23, E_000002468884b1d0/24, E_000002468884b1d0/25, E_000002468884b1d0/26, E_000002468884b1d0/27, E_000002468884b1d0/28, E_000002468884b1d0/29, E_000002468884b1d0/30, E_000002468884b1d0/31, E_000002468884b1d0/32, E_000002468884b1d0/33, E_000002468884b1d0/34, E_000002468884b1d0/35, E_000002468884b1d0/36, E_000002468884b1d0/37, E_000002468884b1d0/38, E_000002468884b1d0/39, E_000002468884b1d0/40, E_000002468884b1d0/41, E_000002468884b1d0/42, E_000002468884b1d0/43, E_000002468884b1d0/44, E_000002468884b1d0/45, E_000002468884b1d0/46, E_000002468884b1d0/47, E_000002468884b1d0/48, E_000002468884b1d0/49, E_000002468884b1d0/50, E_000002468884b1d0/51, E_000002468884b1d0/52, E_000002468884b1d0/53, E_000002468884b1d0/54, E_000002468884b1d0/55, E_000002468884b1d0/56, E_000002468884b1d0/57, E_000002468884b1d0/58, E_000002468884b1d0/59, E_000002468884b1d0/60, E_000002468884b1d0/61, E_000002468884b1d0/62, E_000002468884b1d0/63, E_000002468884b1d0/64;
E_000002468884bb90 .event posedge, v000002468883a570_0;
S_0000024688847940 .scope task, "print_memory" "print_memory" 6 34, 6 34 0, S_0000024688818f50;
 .timescale 0 0;
v000002468883a4d0_0 .var/i "i", 31 0;
TD_cpu_testbench.uut.dmem.print_memory ;
    %vpi_call 6 37 "$display", "==== Contenido de la memoria de datos ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002468883a4d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002468883a4d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002468883a4d0_0;
    %muli 4, 0, 32;
    %vpi_call 6 39 "$display", "mem[0x%0h] = %0d (0x%08x)", S<0,vec4,s32>, &A<v0000024688839210, v000002468883a4d0_0 >, &A<v0000024688839210, v000002468883a4d0_0 > {1 0 0};
    %load/vec4 v000002468883a4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002468883a4d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000024688847ad0 .scope module, "imem" "instruction_memory" 3 13, 7 1 0, S_000002468883c360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
L_000002468882caf0 .functor BUFZ 32, L_000002468889c880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024688839170_0 .net *"_ivl_0", 31 0, L_000002468889c880;  1 drivers
v0000024688839cb0_0 .net *"_ivl_3", 7 0, L_000002468889c920;  1 drivers
v0000024688839fd0_0 .net *"_ivl_4", 9 0, L_000002468889cd80;  1 drivers
L_00000246888ae8c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024688839f30_0 .net *"_ivl_7", 1 0, L_00000246888ae8c8;  1 drivers
v00000246888392b0_0 .net "addr", 31 0, v000002468889da00_0;  1 drivers
v0000024688839ad0_0 .net "instruction", 31 0, L_000002468882caf0;  alias, 1 drivers
v0000024688839b70 .array "memory", 255 0, 31 0;
L_000002468889c880 .array/port v0000024688839b70, L_000002468889cd80;
L_000002468889c920 .part v000002468889da00_0, 2, 8;
L_000002468889cd80 .concat [ 8 2 0 0], L_000002468889c920, L_00000246888ae8c8;
S_0000024688813500 .scope module, "imm_gen" "immediate_generator" 3 73, 8 1 0, S_000002468883c360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v000002468883a390_0 .var "imm", 31 0;
v00000246888390d0_0 .net "instr", 31 0, v000002468889d500_0;  1 drivers
v000002468883ab10_0 .net "opcode", 6 0, L_00000246888f87c0;  1 drivers
E_000002468884b890 .event anyedge, v000002468883ab10_0, v00000246888390d0_0;
L_00000246888f87c0 .part v000002468889d500_0, 0, 7;
S_0000024688813690 .scope module, "rf" "reg_file" 3 33, 9 1 0, S_000002468883c360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "rd_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 32 "data1";
    .port_info 7 /OUTPUT 32 "data2";
L_000002468882c1c0 .functor BUFZ 32, L_00000246888f7820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002468882c4d0 .functor BUFZ 32, L_00000246888f6ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024688839c10_0 .net *"_ivl_0", 31 0, L_00000246888f7820;  1 drivers
v000002468883ac50_0 .net *"_ivl_10", 6 0, L_00000246888f7780;  1 drivers
L_00000246888ae958 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002468883a430_0 .net *"_ivl_13", 1 0, L_00000246888ae958;  1 drivers
v000002468883a750_0 .net *"_ivl_2", 6 0, L_00000246888f8360;  1 drivers
L_00000246888ae910 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002468883a070_0 .net *"_ivl_5", 1 0, L_00000246888ae910;  1 drivers
v000002468883a1b0_0 .net *"_ivl_8", 31 0, L_00000246888f6ec0;  1 drivers
v000002468883a610_0 .net "clk", 0 0, v000002468889bfc0_0;  alias, 1 drivers
v000002468883a890_0 .net "data1", 31 0, L_000002468882c1c0;  alias, 1 drivers
v000002468883a930_0 .net "data2", 31 0, L_000002468882c4d0;  alias, 1 drivers
v000002468883abb0_0 .var/i "i", 31 0;
v00000246888acf50_0 .net "rd", 4 0, v000002468889cce0_0;  1 drivers
v00000246888ad630_0 .net "rd_data", 31 0, v000002468889cec0_0;  1 drivers
v00000246888ac190_0 .net "reg_write", 0 0, v000002468889d960_0;  1 drivers
v00000246888ac730 .array "registers", 31 0, 31 0;
v00000246888accd0_0 .net "rs1", 4 0, L_00000246888f8180;  alias, 1 drivers
v00000246888adf90_0 .net "rs2", 4 0, L_00000246888f8040;  alias, 1 drivers
L_00000246888f7820 .array/port v00000246888ac730, L_00000246888f8360;
L_00000246888f8360 .concat [ 5 2 0 0], L_00000246888f8180, L_00000246888ae910;
L_00000246888f6ec0 .array/port v00000246888ac730, L_00000246888f7780;
L_00000246888f7780 .concat [ 5 2 0 0], L_00000246888f8040, L_00000246888ae958;
S_000002468880dfb0 .scope task, "print_registers" "print_registers" 9 31, 9 31 0, S_0000024688813690;
 .timescale 0 0;
v00000246888393f0_0 .var/i "j", 31 0;
TD_cpu_testbench.uut.rf.print_registers ;
    %vpi_call 9 34 "$display", "==== Banco de registros ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000246888393f0_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000246888393f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %vpi_call 9 36 "$display", "x%0d = %0d", v00000246888393f0_0, &A<v00000246888ac730, v00000246888393f0_0 > {0 0 0};
    %load/vec4 v00000246888393f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000246888393f0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0000024688847ad0;
T_2 ;
    %vpi_call 7 8 "$readmemh", "test/program.mem", v0000024688839b70 {0 0 0};
    %vpi_call 7 9 "$display", "\012==== INSTRUCCIONES CARGADAS ====" {0 0 0};
    %vpi_call 7 10 "$display", "0: %h", &A<v0000024688839b70, 0>, " -> addi x1, x0, 10" {0 0 0};
    %vpi_call 7 11 "$display", "1: %h", &A<v0000024688839b70, 1>, " -> addi x2, x0, 20" {0 0 0};
    %vpi_call 7 12 "$display", "2: %h", &A<v0000024688839b70, 2>, " -> add x3, x1, x2" {0 0 0};
    %vpi_call 7 13 "$display", "3: %h", &A<v0000024688839b70, 3>, " -> sw x3, 0(x2)" {0 0 0};
    %vpi_call 7 14 "$display", "4: %h", &A<v0000024688839b70, 4>, " -> lw x3, 0(x2)" {0 0 0};
    %vpi_call 7 15 "$display", "5: %h", &A<v0000024688839b70, 5>, " -> jal x0, 0" {0 0 0};
    %vpi_call 7 16 "$display", "6: %h", &A<v0000024688839b70, 6>, " -> nop" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000024688813690;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002468883abb0_0, 0, 32;
T_3.0 ;
    %load/vec4 v000002468883abb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002468883abb0_0;
    %store/vec4a v00000246888ac730, 4, 0;
    %load/vec4 v000002468883abb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002468883abb0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0000024688813690;
T_4 ;
    %wait E_000002468884bb90;
    %load/vec4 v00000246888ac190_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000246888acf50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000246888ad630_0;
    %load/vec4 v00000246888acf50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000246888ac730, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024688813500;
T_5 ;
    %wait E_000002468884b890;
    %load/vec4 v000002468883ab10_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002468883a390_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v00000246888390d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000246888390d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002468883a390_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v00000246888390d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000246888390d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002468883a390_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v00000246888390d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000246888390d0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000246888390d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002468883a390_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v00000246888390d0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v00000246888390d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000246888390d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000246888390d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000246888390d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002468883a390_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v00000246888390d0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v00000246888390d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000246888390d0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000246888390d0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000246888390d0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002468883a390_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000024688818dc0;
T_6 ;
    %wait E_000002468884bbd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002468883a250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246888397b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024688839850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246888398f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024688839e90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000246888395d0_0, 0, 4;
    %load/vec4 v0000024688839a30_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002468883a250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246888398f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024688839e90_0, 0, 1;
    %load/vec4 v0000024688839710_0;
    %load/vec4 v000002468883ad90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000246888395d0_0, 0, 4;
    %jmp T_6.16;
T_6.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000246888395d0_0, 0, 4;
    %jmp T_6.16;
T_6.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000246888395d0_0, 0, 4;
    %jmp T_6.16;
T_6.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000246888395d0_0, 0, 4;
    %jmp T_6.16;
T_6.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000246888395d0_0, 0, 4;
    %jmp T_6.16;
T_6.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000246888395d0_0, 0, 4;
    %jmp T_6.16;
T_6.13 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000246888395d0_0, 0, 4;
    %jmp T_6.16;
T_6.14 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000246888395d0_0, 0, 4;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002468883a250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246888398f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000246888395d0_0, 0, 4;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002468883a250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246888397b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246888398f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024688839e90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000246888395d0_0, 0, 4;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002468883a250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024688839850_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000246888395d0_0, 0, 4;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002468883a250_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000246888395d0_0, 0, 4;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002468883a250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246888398f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024688839e90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000246888395d0_0, 0, 4;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002468883fdf0;
T_7 ;
    %wait E_000002468884b350;
    %load/vec4 v000002468883a6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002468883a110_0, 0, 32;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0000024688839530_0;
    %load/vec4 v000002468883ae30_0;
    %add;
    %store/vec4 v000002468883a110_0, 0, 32;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0000024688839530_0;
    %load/vec4 v000002468883ae30_0;
    %sub;
    %store/vec4 v000002468883a110_0, 0, 32;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v0000024688839530_0;
    %load/vec4 v000002468883ae30_0;
    %and;
    %store/vec4 v000002468883a110_0, 0, 32;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v0000024688839530_0;
    %load/vec4 v000002468883ae30_0;
    %or;
    %store/vec4 v000002468883a110_0, 0, 32;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0000024688839530_0;
    %load/vec4 v000002468883ae30_0;
    %xor;
    %store/vec4 v000002468883a110_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0000024688839530_0;
    %load/vec4 v000002468883ae30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002468883a110_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0000024688839530_0;
    %load/vec4 v000002468883ae30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002468883a110_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000024688818f50;
T_8 ;
    %vpi_call 6 14 "$readmemh", "test/data.mem", v0000024688839210 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000024688818f50;
T_9 ;
    %wait E_000002468884bb90;
    %load/vec4 v0000024688839990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000002468883a2f0_0;
    %load/vec4 v0000024688839df0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024688839210, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024688818f50;
T_10 ;
    %wait E_000002468884b1d0;
    %load/vec4 v000002468883aed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000024688839df0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000024688839210, 4;
    %store/vec4 v000002468883a7f0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002468883a7f0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002468883c360;
T_11 ;
    %wait E_000002468884b250;
    %load/vec4 v000002468889d320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002468889da00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002468889c560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002468889d500_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000246888ac9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002468889da00_0;
    %load/vec4 v00000246888ad3b0_0;
    %add;
    %assign/vec4 v000002468889da00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002468889c560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002468889d500_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000002468889c600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v000002468889da00_0;
    %load/vec4 v000002468889d5a0_0;
    %add;
    %assign/vec4 v000002468889da00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002468889c560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002468889d500_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v000002468889da00_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002468889da00_0, 0;
    %load/vec4 v000002468889da00_0;
    %assign/vec4 v000002468889c560_0, 0;
    %load/vec4 v000002468889cba0_0;
    %assign/vec4 v000002468889d500_0, 0;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002468883c360;
T_12 ;
    %wait E_000002468884bb90;
    %load/vec4 v000002468889c560_0;
    %assign/vec4 v000002468889daa0_0, 0;
    %load/vec4 v000002468889c740_0;
    %assign/vec4 v000002468889bf20_0, 0;
    %load/vec4 v000002468889db40_0;
    %assign/vec4 v000002468889cb00_0, 0;
    %load/vec4 v000002468889d460_0;
    %assign/vec4 v000002468889c1a0_0, 0;
    %load/vec4 v00000246888ace10_0;
    %assign/vec4 v000002468889c060_0, 0;
    %load/vec4 v00000246888adef0_0;
    %assign/vec4 v000002468889c240_0, 0;
    %load/vec4 v000002468889d8c0_0;
    %assign/vec4 v000002468889d780_0, 0;
    %load/vec4 v000002468889ca60_0;
    %assign/vec4 v000002468889c7e0_0, 0;
    %load/vec4 v000002468889d3c0_0;
    %assign/vec4 v000002468889c4c0_0, 0;
    %load/vec4 v000002468889cc40_0;
    %assign/vec4 v000002468889d000_0, 0;
    %load/vec4 v000002468889c6a0_0;
    %assign/vec4 v000002468889d0a0_0, 0;
    %load/vec4 v000002468889d1e0_0;
    %assign/vec4 v000002468889d820_0, 0;
    %load/vec4 v000002468889cf60_0;
    %assign/vec4 v000002468889d6e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002468883c360;
T_13 ;
    %wait E_000002468884bb90;
    %load/vec4 v00000246888ad1d0_0;
    %assign/vec4 v00000246888ade50_0, 0;
    %load/vec4 v000002468889be80_0;
    %assign/vec4 v00000246888ad770_0, 0;
    %load/vec4 v000002468889d780_0;
    %assign/vec4 v00000246888addb0_0, 0;
    %load/vec4 v000002468889c7e0_0;
    %assign/vec4 v00000246888aca50_0, 0;
    %load/vec4 v000002468889c4c0_0;
    %assign/vec4 v00000246888ad810_0, 0;
    %load/vec4 v000002468889d000_0;
    %assign/vec4 v00000246888ad6d0_0, 0;
    %load/vec4 v000002468889d0a0_0;
    %assign/vec4 v00000246888ac410_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000002468883c360;
T_14 ;
    %wait E_000002468884bb90;
    %load/vec4 v00000246888ad6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %load/vec4 v000002468889d640_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v00000246888ade50_0;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %assign/vec4 v000002468889cec0_0, 0;
    %load/vec4 v00000246888ad810_0;
    %assign/vec4 v000002468889d960_0, 0;
    %load/vec4 v00000246888ac410_0;
    %assign/vec4 v000002468889cce0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_000002468883c000;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v000002468889bfc0_0;
    %inv;
    %store/vec4 v000002468889bfc0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_000002468883c000;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002468889bfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002468889c100_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002468889c100_0, 0, 1;
    %delay 705032704, 1;
    %vpi_call 2 34 "$display", "\012==== ESTADO FINAL DEL PROCESADOR ====" {0 0 0};
    %fork TD_cpu_testbench.uut.rf.print_registers, S_000002468880dfb0;
    %join;
    %fork TD_cpu_testbench.uut.dmem.print_memory, S_0000024688847940;
    %join;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "test/cpu_testbench.v";
    "src/cpu.v";
    "src/alu.v";
    "src/control_unit.v";
    "src/data_memory.v";
    "src/instruction_memory.v";
    "src/immediate_generator.v";
    "src/reg_file.v";
