<stg><name>singleDecision</name>


<trans_list>

<trans id="237" from="1" to="2">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="2" to="3">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="3" to="4">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="4" to="5">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="5" to="6">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="6" to="7">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="7" to="8">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="8" to="9">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="9" to="10">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="10" to="11">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="11" to="12">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="12" to="13">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="13" to="14">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="14" to="15">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="15" to="16">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="16" to="17">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="17" to="18">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="18" to="19">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap(i16 %A_stim_reset) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 %V_stim_reset) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 %set_thresh) nounwind, !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v_thresh) nounwind, !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_thresh) nounwind, !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_flip) nounwind, !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v_flip) nounwind, !map !33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %datapoint) nounwind, !map !37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_r) nounwind, !map !43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %stim) nounwind, !map !47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:10  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11  %v_flip_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v_flip) nounwind

]]></node>
<StgValue><ssdm name="v_flip_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  %a_flip_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a_flip) nounwind

]]></node>
<StgValue><ssdm name="a_flip_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:13  %a_thresh_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a_thresh) nounwind

]]></node>
<StgValue><ssdm name="a_thresh_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14  %v_thresh_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v_thresh) nounwind

]]></node>
<StgValue><ssdm name="v_thresh_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:15  %set_thresh_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %set_thresh) nounwind

]]></node>
<StgValue><ssdm name="set_thresh_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:16  %V_stim_reset_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %V_stim_reset) nounwind

]]></node>
<StgValue><ssdm name="V_stim_reset_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:17  %A_stim_reset_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %A_stim_reset) nounwind

]]></node>
<StgValue><ssdm name="A_stim_reset_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:18  %tmp = icmp eq i16 %A_stim_reset_read, 0

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:19  %AstimDelay_load = load i32* @AstimDelay, align 4

]]></node>
<StgValue><ssdm name="AstimDelay_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:20  %tmp_1 = icmp eq i16 %V_stim_reset_read, 0

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:21  %VstimDelay_load = load i32* @VstimDelay, align 4

]]></node>
<StgValue><ssdm name="VstimDelay_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:22  %tmp_2 = icmp eq i16 %set_thresh_read, 0

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:23  br i1 %tmp_2, label %._crit_edge12_ifconv, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %v_thresh_read, i32* @vthresh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %a_thresh_read, i32* @athresh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %a_flip_read, i32* @aflip, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %v_flip_read, i32* @vflip, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge12_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:4  %recentdatapoints_head_i_load = load i32* @recentdatapoints_head_i, align 4

]]></node>
<StgValue><ssdm name="recentdatapoints_head_i_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:6  %tmp_i_4 = sext i32 %recentdatapoints_head_i_load to i64

]]></node>
<StgValue><ssdm name="tmp_i_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge12_ifconv:7  %recentdatapoints_data_addr = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i_4

]]></node>
<StgValue><ssdm name="recentdatapoints_data_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge12_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:28  %AstimDelay_load_op = add i32 %AstimDelay_load, 1

]]></node>
<StgValue><ssdm name="AstimDelay_load_op"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:29  %tmp_7 = select i1 %tmp, i32 %AstimDelay_load_op, i32 1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:30  %VstimDelay_load_op = add i32 %VstimDelay_load, 1

]]></node>
<StgValue><ssdm name="VstimDelay_load_op"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:31  %tmp_8 = select i1 %tmp_1, i32 %VstimDelay_load_op, i32 1

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:79  store i32 %tmp_8, i32* @VstimDelay, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:80  store i32 %tmp_7, i32* @AstimDelay, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge12_ifconv:0  %datapoint_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %datapoint) nounwind

]]></node>
<StgValue><ssdm name="datapoint_read"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge12_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
._crit_edge12_ifconv:12  store i16 %datapoint_read, i16* %recentdatapoints_data_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:16  %tmp_37_i = add nsw i32 %recentdatapoints_head_i_load, 1

]]></node>
<StgValue><ssdm name="tmp_37_i"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:17  %tmp_38_i = icmp eq i32 %tmp_37_i, 20

]]></node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:18  %p_tmp_i = select i1 %tmp_38_i, i32 0, i32 %tmp_37_i

]]></node>
<StgValue><ssdm name="p_tmp_i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:19  store i32 %p_tmp_i, i32* @recentdatapoints_head_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:33  %i = add nsw i32 %p_tmp_i, -1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:34  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i, i32 31)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:35  %i_1 = add nsw i32 %p_tmp_i, 19

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:36  %p_i = select i1 %tmp_12, i32 %i_1, i32 %i

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:37  %tmp_39_i = sext i32 %p_i to i64

]]></node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge12_ifconv:38  %recentdatapoints_data_addr_1 = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_39_i

]]></node>
<StgValue><ssdm name="recentdatapoints_data_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge12_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge12_ifconv:1  %val_assign = sext i16 %datapoint_read to i32

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:2  %recentdatapoints_len_load = load i32* @recentdatapoints_len, align 4

]]></node>
<StgValue><ssdm name="recentdatapoints_len_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:3  %tmp_i = icmp eq i32 %recentdatapoints_len_load, 20

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:5  %recentdatapoints_sum_load = load i32* @recentdatapoints_sum, align 4

]]></node>
<StgValue><ssdm name="recentdatapoints_sum_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge12_ifconv:9  %extLd = sext i16 %recentdatapoints_data_load to i32

]]></node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:10  %tmp_33_i = sub nsw i32 %recentdatapoints_sum_load, %extLd

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:11  %recentdatapoints_sum_loc_i = select i1 %tmp_i, i32 %tmp_33_i, i32 %recentdatapoints_sum_load

]]></node>
<StgValue><ssdm name="recentdatapoints_sum_loc_i"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:13  %tmp_35_i = add nsw i32 %recentdatapoints_sum_loc_i, %val_assign

]]></node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:14  %recentdatapoints_len_load_op = add i32 %recentdatapoints_len_load, 1

]]></node>
<StgValue><ssdm name="recentdatapoints_len_load_op"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:15  %tmp_36_i = select i1 %tmp_i, i32 20, i32 %recentdatapoints_len_load_op

]]></node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:20  store i32 %tmp_35_i, i32* @recentdatapoints_sum, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:21  store i32 %tmp_36_i, i32* @recentdatapoints_len, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:32  %tmp_i9 = icmp eq i32 %tmp_36_i, 0

]]></node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge12_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge12_ifconv:40  %datapointV = select i1 %tmp_i9, i16 0, i16 %recentdatapoints_data_load_1

]]></node>
<StgValue><ssdm name="datapointV"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge12_ifconv:41  %datapointV_cast = sext i16 %datapointV to i32

]]></node>
<StgValue><ssdm name="datapointV_cast"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:43  %vflip_load = load i32* @vflip, align 4

]]></node>
<StgValue><ssdm name="vflip_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:44  %tmp_9 = mul nsw i32 %vflip_load, %datapointV_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:44  %tmp_9 = mul nsw i32 %vflip_load, %datapointV_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:44  %tmp_9 = mul nsw i32 %vflip_load, %datapointV_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:45  %vthresh_load = load i32* @vthresh, align 4

]]></node>
<StgValue><ssdm name="vthresh_load"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:46  %tmp_s = icmp sgt i32 %tmp_9, %vthresh_load

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:50  %recentVBools_head_i_load = load i32* @recentVBools_head_i, align 4

]]></node>
<StgValue><ssdm name="recentVBools_head_i_load"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:51  %tmp_i2 = sext i32 %recentVBools_head_i_load to i64

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge12_ifconv:52  %recentVBools_data_addr = getelementptr [11 x i1]* @recentVBools_data, i64 0, i64 %tmp_i2

]]></node>
<StgValue><ssdm name="recentVBools_data_addr"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="4">
<![CDATA[
._crit_edge12_ifconv:53  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1

]]></node>
<StgValue><ssdm name="recentVBools_data_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="4">
<![CDATA[
._crit_edge12_ifconv:53  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1

]]></node>
<StgValue><ssdm name="recentVBools_data_load"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
._crit_edge12_ifconv:57  store i1 %tmp_s, i1* %recentVBools_data_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:61  %tmp_44_i = add nsw i32 %recentVBools_head_i_load, 1

]]></node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:62  %tmp_45_i = icmp eq i32 %tmp_44_i, 11

]]></node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:63  %p_tmp_i1 = select i1 %tmp_45_i, i32 0, i32 %tmp_44_i

]]></node>
<StgValue><ssdm name="p_tmp_i1"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:64  store i32 %p_tmp_i1, i32* @recentVBools_head_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:48  %recentVBools_len_load = load i32* @recentVBools_len, align 4

]]></node>
<StgValue><ssdm name="recentVBools_len_load"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:49  %tmp_i1 = icmp eq i32 %recentVBools_len_load, 11

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:59  %recentVBools_len_load_op = add i32 %recentVBools_len_load, 1

]]></node>
<StgValue><ssdm name="recentVBools_len_load_op"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:60  %tmp_43_i = select i1 %tmp_i1, i32 11, i32 %recentVBools_len_load_op

]]></node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:66  store i32 %tmp_43_i, i32* @recentVBools_len, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:67  %i_2 = add nsw i32 %p_tmp_i1, -1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:68  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:69  %i_3 = add nsw i32 %p_tmp_i1, 10

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:70  %p_i1 = select i1 %tmp_25, i32 %i_3, i32 %i_2

]]></node>
<StgValue><ssdm name="p_i1"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:71  %tmp_46_i = sext i32 %p_i1 to i64

]]></node>
<StgValue><ssdm name="tmp_46_i"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge12_ifconv:72  %recentVBools_data_addr_1 = getelementptr [11 x i1]* @recentVBools_data, i64 0, i64 %tmp_46_i

]]></node>
<StgValue><ssdm name="recentVBools_data_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="4">
<![CDATA[
._crit_edge12_ifconv:73  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

]]></node>
<StgValue><ssdm name="recentVBools_data_load_1"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:74  %not_tmp_i2 = icmp ne i32 %tmp_43_i, 0

]]></node>
<StgValue><ssdm name="not_tmp_i2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:22  %AbeatDelay_load = load i32* @AbeatDelay, align 4

]]></node>
<StgValue><ssdm name="AbeatDelay_load"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:23  %tmp_4 = add nsw i32 %AbeatDelay_load, 1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:24  %VbeatDelay_load = load i32* @VbeatDelay, align 4

]]></node>
<StgValue><ssdm name="VbeatDelay_load"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:25  %tmp_5 = add nsw i32 %VbeatDelay_load, 1

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:26  %VbeatFallDelay_load = load i32* @VbeatFallDelay, align 4

]]></node>
<StgValue><ssdm name="VbeatFallDelay_load"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:27  %tmp_6 = add nsw i32 %VbeatFallDelay_load, 1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12_ifconv:42  %sum = load i32* @recentVBools_sum, align 4

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge12_ifconv:47  %val_assign_1 = zext i1 %tmp_s to i32

]]></node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge12_ifconv:54  %extLd1 = zext i1 %recentVBools_data_load to i32

]]></node>
<StgValue><ssdm name="extLd1"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:55  %tmp_40_i = sub nsw i32 %sum, %extLd1

]]></node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12_ifconv:56  %recentVBools_sum_loc_i = select i1 %tmp_i1, i32 %tmp_40_i, i32 %sum

]]></node>
<StgValue><ssdm name="recentVBools_sum_loc_i"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:58  %tmp_42_i = add nsw i32 %recentVBools_sum_loc_i, %val_assign_1

]]></node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:65  store i32 %tmp_42_i, i32* @recentVBools_sum, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="4">
<![CDATA[
._crit_edge12_ifconv:73  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

]]></node>
<StgValue><ssdm name="recentVBools_data_load_1"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge12_ifconv:75  %p_0_i = and i1 %recentVBools_data_load_1, %not_tmp_i2

]]></node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge12_ifconv:76  %p_0_i_cast = zext i1 %p_0_i to i32

]]></node>
<StgValue><ssdm name="p_0_i_cast"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:77  %sum_1 = add nsw i32 %p_0_i_cast, %sum

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12_ifconv:78  %tmp_3 = icmp sgt i32 %sum_1, 5

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge12_ifconv:81  %last_sample_is_V_load = load i1* @last_sample_is_V, align 1

]]></node>
<StgValue><ssdm name="last_sample_is_V_load"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge12_ifconv:82  br i1 %tmp_3, label %1, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %last_sample_is_V_load, label %4, label %._crit_edge13_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="last_sample_is_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @last_sample_is_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="last_sample_is_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge13_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %last_sample_is_V_load, label %._crit_edge13_ifconv, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="last_sample_is_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @last_sample_is_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="last_sample_is_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge13_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:3  %tmp_i3 = icmp eq i32 %tmp_36_i, 20

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:4  %tmp_i4 = sext i32 %p_tmp_i to i64

]]></node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge13_ifconv:5  %recentdatapoints_data_addr_2 = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i4

]]></node>
<StgValue><ssdm name="recentdatapoints_data_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge13_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge13_ifconv:0  %VbeatDelay_new_1 = phi i32 [ 0, %2 ], [ %tmp_5, %1 ], [ %tmp_5, %4 ], [ %tmp_5, %3 ]

]]></node>
<StgValue><ssdm name="VbeatDelay_new_1"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge13_ifconv:1  %VbeatFallDelay_new_1 = phi i32 [ %tmp_6, %2 ], [ %tmp_6, %1 ], [ 0, %4 ], [ %tmp_6, %3 ]

]]></node>
<StgValue><ssdm name="VbeatFallDelay_new_1"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge13_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load_2"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:7  %datapointA = select i1 %tmp_i3, i16 %recentdatapoints_data_load_2, i16 0

]]></node>
<StgValue><ssdm name="datapointA"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:47  store i32 %VbeatFallDelay_new_1, i32* @VbeatFallDelay, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:48  store i32 %VbeatDelay_new_1, i32* @VbeatDelay, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:50  %tmp_13 = icmp sgt i32 %VbeatDelay_new_1, %VbeatFallDelay_new_1

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge13_ifconv:8  %datapointA_cast = sext i16 %datapointA to i32

]]></node>
<StgValue><ssdm name="datapointA_cast"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:10  %aflip_load = load i32* @aflip, align 4

]]></node>
<StgValue><ssdm name="aflip_load"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:11  %tmp_10 = mul nsw i32 %aflip_load, %datapointA_cast

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="158" st_id="13" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:11  %tmp_10 = mul nsw i32 %aflip_load, %datapointA_cast

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="159" st_id="14" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:11  %tmp_10 = mul nsw i32 %aflip_load, %datapointA_cast

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:12  %athresh_load = load i32* @athresh, align 4

]]></node>
<StgValue><ssdm name="athresh_load"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:13  %tmp_11 = icmp sgt i32 %tmp_10, %athresh_load

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:17  %recentABools_head_i_load = load i32* @recentABools_head_i, align 4

]]></node>
<StgValue><ssdm name="recentABools_head_i_load"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:18  %tmp_i5 = sext i32 %recentABools_head_i_load to i64

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge13_ifconv:19  %recentABools_data_addr = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_i5

]]></node>
<StgValue><ssdm name="recentABools_data_addr"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="5">
<![CDATA[
._crit_edge13_ifconv:20  %recentABools_data_load = load i1* %recentABools_data_addr, align 1

]]></node>
<StgValue><ssdm name="recentABools_data_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="166" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="5">
<![CDATA[
._crit_edge13_ifconv:20  %recentABools_data_load = load i1* %recentABools_data_addr, align 1

]]></node>
<StgValue><ssdm name="recentABools_data_load"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
._crit_edge13_ifconv:24  store i1 %tmp_11, i1* %recentABools_data_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:28  %tmp_51_i = add nsw i32 %recentABools_head_i_load, 1

]]></node>
<StgValue><ssdm name="tmp_51_i"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:29  %tmp_52_i = icmp eq i32 %tmp_51_i, 30

]]></node>
<StgValue><ssdm name="tmp_52_i"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13_ifconv:30  %p_tmp_i2 = select i1 %tmp_52_i, i32 0, i32 %tmp_51_i

]]></node>
<StgValue><ssdm name="p_tmp_i2"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:31  store i32 %p_tmp_i2, i32* @recentABools_head_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:15  %recentABools_len_load = load i32* @recentABools_len, align 4

]]></node>
<StgValue><ssdm name="recentABools_len_load"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:16  %tmp_i4_5 = icmp eq i32 %recentABools_len_load, 30

]]></node>
<StgValue><ssdm name="tmp_i4_5"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:26  %recentABools_len_load_op = add i32 %recentABools_len_load, 1

]]></node>
<StgValue><ssdm name="recentABools_len_load_op"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13_ifconv:27  %tmp_50_i = select i1 %tmp_i4_5, i32 30, i32 %recentABools_len_load_op

]]></node>
<StgValue><ssdm name="tmp_50_i"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:33  store i32 %tmp_50_i, i32* @recentABools_len, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:34  %i_4 = add nsw i32 %p_tmp_i2, -1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13_ifconv:35  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_4, i32 31)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:36  %i_5 = add nsw i32 %p_tmp_i2, 29

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13_ifconv:37  %p_i2 = select i1 %tmp_26, i32 %i_5, i32 %i_4

]]></node>
<StgValue><ssdm name="p_i2"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:38  %tmp_53_i = sext i32 %p_i2 to i64

]]></node>
<StgValue><ssdm name="tmp_53_i"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge13_ifconv:39  %recentABools_data_addr_1 = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_53_i

]]></node>
<StgValue><ssdm name="recentABools_data_addr_1"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="5">
<![CDATA[
._crit_edge13_ifconv:40  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

]]></node>
<StgValue><ssdm name="recentABools_data_load_1"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:41  %not_tmp_i5 = icmp ne i32 %tmp_50_i, 0

]]></node>
<StgValue><ssdm name="not_tmp_i5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge13_ifconv:9  %sum_2 = load i32* @recentABools_sum, align 4

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge13_ifconv:14  %val_assign_2 = zext i1 %tmp_11 to i32

]]></node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_i4_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge13_ifconv:21  %extLd2 = zext i1 %recentABools_data_load to i32

]]></node>
<StgValue><ssdm name="extLd2"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_i4_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:22  %tmp_47_i = sub nsw i32 %sum_2, %extLd2

]]></node>
<StgValue><ssdm name="tmp_47_i"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13_ifconv:23  %recentABools_sum_loc_i = select i1 %tmp_i4_5, i32 %tmp_47_i, i32 %sum_2

]]></node>
<StgValue><ssdm name="recentABools_sum_loc_i"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:25  %tmp_49_i = add nsw i32 %recentABools_sum_loc_i, %val_assign_2

]]></node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:32  store i32 %tmp_49_i, i32* @recentABools_sum, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="5">
<![CDATA[
._crit_edge13_ifconv:40  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

]]></node>
<StgValue><ssdm name="recentABools_data_load_1"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge13_ifconv:42  %p_0_i2 = and i1 %recentABools_data_load_1, %not_tmp_i5

]]></node>
<StgValue><ssdm name="p_0_i2"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge13_ifconv:43  %p_0_i2_cast = zext i1 %p_0_i2 to i32

]]></node>
<StgValue><ssdm name="p_0_i2_cast"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:44  %sum_3 = add nsw i32 %p_0_i2_cast, %sum_2

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge13_ifconv:45  %tmp_27 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sum_3, i32 4, i32 31)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge13_ifconv:46  %icmp = icmp sgt i28 %tmp_27, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge13_ifconv:2  %last_sample_is_V_loc_2 = phi i1 [ true, %2 ], [ %last_sample_is_V_load, %1 ], [ false, %4 ], [ %last_sample_is_V_load, %3 ]

]]></node>
<StgValue><ssdm name="last_sample_is_V_loc_2"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge13_ifconv:49  %last_sample_is_A_load = load i1* @last_sample_is_A, align 1

]]></node>
<StgValue><ssdm name="last_sample_is_A_load"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge13_ifconv:51  %or_cond2 = and i1 %icmp, %tmp_13

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge13_ifconv:52  br i1 %or_cond2, label %5, label %._crit_edge15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15:0  br i1 %last_sample_is_A_load, label %7, label %._crit_edge17_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
<literal name="last_sample_is_A_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @last_sample_is_A, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
<literal name="last_sample_is_A_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge17_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %last_sample_is_A_load, label %._crit_edge17_ifconv, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
<literal name="last_sample_is_A_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @last_sample_is_A, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
<literal name="last_sample_is_A_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge17_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:15  %tmp_20 = icmp sgt i32 %tmp_7, 30

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:19  %tmp_23 = icmp sgt i32 %tmp_8, 11

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge17_ifconv:0  %AbeatDelay_new = phi i32 [ 0, %6 ], [ %tmp_4, %5 ], [ %tmp_4, %._crit_edge15 ], [ %tmp_4, %7 ]

]]></node>
<StgValue><ssdm name="AbeatDelay_new"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge17_ifconv:1  %tmp_14 = phi i1 [ true, %6 ], [ %last_sample_is_A_load, %5 ], [ %last_sample_is_A_load, %._crit_edge15 ], [ false, %7 ]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:2  %tmp_15 = icmp ne i32 %VbeatDelay_new_1, 0

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:3  %tmp_16 = xor i1 %last_sample_is_V_loc_2, true

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:4  %or_cond = or i1 %tmp_15, %tmp_16

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:5  store i32 %AbeatDelay_new, i32* @AbeatDelay, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:6  %tmp_17 = icmp ne i32 %AbeatDelay_new, 0

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:7  %tmp_18 = xor i1 %tmp_14, true

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:8  %or_cond4 = or i1 %tmp_17, %tmp_18

]]></node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge17_ifconv:9  %storemerge = select i1 %or_cond4, i6 0, i6 -31

]]></node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge17_ifconv:10  %storemerge1 = select i1 %or_cond, i6 %storemerge, i6 -10

]]></node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge17_ifconv:11  %storemerge1_cast1 = sext i6 %storemerge1 to i7

]]></node>
<StgValue><ssdm name="storemerge1_cast1"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge17_ifconv:12  %storemerge1_cast = zext i7 %storemerge1_cast1 to i16

]]></node>
<StgValue><ssdm name="storemerge1_cast"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge17_ifconv:13  call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_r, i16 %storemerge1_cast) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:14  %tmp_19 = icmp sgt i32 %AbeatDelay_new, 1000

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:16  %or_cond8 = and i1 %tmp_19, %tmp_20

]]></node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:17  %tmp_21 = icmp sgt i32 %VbeatDelay_new_1, %AbeatDelay_new

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge17_ifconv:18  %tmp_22 = icmp sgt i32 %AbeatDelay_new, 900

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:20  %tmp1 = and i1 %tmp_22, %tmp_23

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:21  %or_cond1 = and i1 %tmp1, %tmp_21

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge17_ifconv:22  %p_s = select i1 %or_cond1, i6 -10, i6 -31

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17_ifconv:23  %tmp_24 = or i1 %or_cond1, %or_cond8

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge17_ifconv:24  %stim_new_1 = select i1 %tmp_24, i6 %p_s, i6 0

]]></node>
<StgValue><ssdm name="stim_new_1"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge17_ifconv:25  %stim_new_1_cast1 = sext i6 %stim_new_1 to i7

]]></node>
<StgValue><ssdm name="stim_new_1_cast1"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge17_ifconv:26  %stim_new_1_cast = zext i7 %stim_new_1_cast1 to i16

]]></node>
<StgValue><ssdm name="stim_new_1_cast"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge17_ifconv:27  call void @_ssdm_op_Write.ap_auto.i16P(i16* %stim, i16 %stim_new_1_cast) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="0">
<![CDATA[
._crit_edge17_ifconv:28  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="265" name="A_stim_reset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_stim_reset"/></StgValue>
</port>
<port id="266" name="V_stim_reset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="V_stim_reset"/></StgValue>
</port>
<port id="267" name="set_thresh" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="set_thresh"/></StgValue>
</port>
<port id="268" name="v_thresh" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="v_thresh"/></StgValue>
</port>
<port id="269" name="a_thresh" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a_thresh"/></StgValue>
</port>
<port id="270" name="a_flip" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a_flip"/></StgValue>
</port>
<port id="271" name="v_flip" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="v_flip"/></StgValue>
</port>
<port id="272" name="datapoint" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="datapoint"/></StgValue>
</port>
<port id="273" name="out_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="274" name="stim" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="stim"/></StgValue>
</port>
<port id="275" name="AstimDelay" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="AstimDelay"/></StgValue>
</port>
<port id="276" name="VstimDelay" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="VstimDelay"/></StgValue>
</port>
<port id="277" name="vthresh" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="vthresh"/></StgValue>
</port>
<port id="278" name="athresh" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="athresh"/></StgValue>
</port>
<port id="279" name="aflip" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="aflip"/></StgValue>
</port>
<port id="280" name="vflip" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="vflip"/></StgValue>
</port>
<port id="281" name="recentdatapoints_len" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="recentdatapoints_len"/></StgValue>
</port>
<port id="282" name="recentdatapoints_head_i" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="recentdatapoints_head_i"/></StgValue>
</port>
<port id="283" name="recentdatapoints_sum" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="recentdatapoints_sum"/></StgValue>
</port>
<port id="284" name="recentdatapoints_data" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="recentdatapoints_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="285" name="AbeatDelay" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="AbeatDelay"/></StgValue>
</port>
<port id="286" name="VbeatDelay" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="VbeatDelay"/></StgValue>
</port>
<port id="287" name="VbeatFallDelay" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="VbeatFallDelay"/></StgValue>
</port>
<port id="288" name="recentVBools_sum" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="recentVBools_sum"/></StgValue>
</port>
<port id="289" name="recentVBools_len" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="recentVBools_len"/></StgValue>
</port>
<port id="290" name="recentVBools_head_i" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="recentVBools_head_i"/></StgValue>
</port>
<port id="291" name="recentVBools_data" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="recentVBools_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="292" name="last_sample_is_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="last_sample_is_V"/></StgValue>
</port>
<port id="293" name="recentABools_sum" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="recentABools_sum"/></StgValue>
</port>
<port id="294" name="recentABools_len" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="recentABools_len"/></StgValue>
</port>
<port id="295" name="recentABools_head_i" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="recentABools_head_i"/></StgValue>
</port>
<port id="296" name="recentABools_data" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="recentABools_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="297" name="last_sample_is_A" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="last_sample_is_A"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="299" from="_ssdm_op_SpecBitsMap" to="stg_20" fromId="298" toId="20">
</dataflow>
<dataflow id="300" from="A_stim_reset" to="stg_20" fromId="265" toId="20">
</dataflow>
<dataflow id="301" from="_ssdm_op_SpecBitsMap" to="stg_21" fromId="298" toId="21">
</dataflow>
<dataflow id="302" from="V_stim_reset" to="stg_21" fromId="266" toId="21">
</dataflow>
<dataflow id="303" from="_ssdm_op_SpecBitsMap" to="stg_22" fromId="298" toId="22">
</dataflow>
<dataflow id="304" from="set_thresh" to="stg_22" fromId="267" toId="22">
</dataflow>
<dataflow id="305" from="_ssdm_op_SpecBitsMap" to="stg_23" fromId="298" toId="23">
</dataflow>
<dataflow id="306" from="v_thresh" to="stg_23" fromId="268" toId="23">
</dataflow>
<dataflow id="307" from="_ssdm_op_SpecBitsMap" to="stg_24" fromId="298" toId="24">
</dataflow>
<dataflow id="308" from="a_thresh" to="stg_24" fromId="269" toId="24">
</dataflow>
<dataflow id="309" from="_ssdm_op_SpecBitsMap" to="stg_25" fromId="298" toId="25">
</dataflow>
<dataflow id="310" from="a_flip" to="stg_25" fromId="270" toId="25">
</dataflow>
<dataflow id="311" from="_ssdm_op_SpecBitsMap" to="stg_26" fromId="298" toId="26">
</dataflow>
<dataflow id="312" from="v_flip" to="stg_26" fromId="271" toId="26">
</dataflow>
<dataflow id="313" from="_ssdm_op_SpecBitsMap" to="stg_27" fromId="298" toId="27">
</dataflow>
<dataflow id="314" from="datapoint" to="stg_27" fromId="272" toId="27">
</dataflow>
<dataflow id="315" from="_ssdm_op_SpecBitsMap" to="stg_28" fromId="298" toId="28">
</dataflow>
<dataflow id="316" from="out_r" to="stg_28" fromId="273" toId="28">
</dataflow>
<dataflow id="317" from="_ssdm_op_SpecBitsMap" to="stg_29" fromId="298" toId="29">
</dataflow>
<dataflow id="318" from="stim" to="stg_29" fromId="274" toId="29">
</dataflow>
<dataflow id="320" from="_ssdm_op_SpecTopModule" to="stg_30" fromId="319" toId="30">
</dataflow>
<dataflow id="322" from="str" to="stg_30" fromId="321" toId="30">
</dataflow>
<dataflow id="324" from="_ssdm_op_Read.ap_auto.i32" to="v_flip_read" fromId="323" toId="31">
</dataflow>
<dataflow id="325" from="v_flip" to="v_flip_read" fromId="271" toId="31">
</dataflow>
<dataflow id="326" from="_ssdm_op_Read.ap_auto.i32" to="a_flip_read" fromId="323" toId="32">
</dataflow>
<dataflow id="327" from="a_flip" to="a_flip_read" fromId="270" toId="32">
</dataflow>
<dataflow id="328" from="_ssdm_op_Read.ap_auto.i32" to="a_thresh_read" fromId="323" toId="33">
</dataflow>
<dataflow id="329" from="a_thresh" to="a_thresh_read" fromId="269" toId="33">
</dataflow>
<dataflow id="330" from="_ssdm_op_Read.ap_auto.i32" to="v_thresh_read" fromId="323" toId="34">
</dataflow>
<dataflow id="331" from="v_thresh" to="v_thresh_read" fromId="268" toId="34">
</dataflow>
<dataflow id="333" from="_ssdm_op_Read.ap_auto.i16" to="set_thresh_read" fromId="332" toId="35">
</dataflow>
<dataflow id="334" from="set_thresh" to="set_thresh_read" fromId="267" toId="35">
</dataflow>
<dataflow id="335" from="_ssdm_op_Read.ap_auto.i16" to="V_stim_reset_read" fromId="332" toId="36">
</dataflow>
<dataflow id="336" from="V_stim_reset" to="V_stim_reset_read" fromId="266" toId="36">
</dataflow>
<dataflow id="337" from="_ssdm_op_Read.ap_auto.i16" to="A_stim_reset_read" fromId="332" toId="37">
</dataflow>
<dataflow id="338" from="A_stim_reset" to="A_stim_reset_read" fromId="265" toId="37">
</dataflow>
<dataflow id="339" from="A_stim_reset_read" to="tmp" fromId="37" toId="38">
</dataflow>
<dataflow id="341" from="stg_340" to="tmp" fromId="340" toId="38">
</dataflow>
<dataflow id="342" from="AstimDelay" to="AstimDelay_load" fromId="275" toId="39">
</dataflow>
<dataflow id="343" from="V_stim_reset_read" to="tmp_1" fromId="36" toId="40">
</dataflow>
<dataflow id="344" from="stg_340" to="tmp_1" fromId="340" toId="40">
</dataflow>
<dataflow id="345" from="VstimDelay" to="VstimDelay_load" fromId="276" toId="41">
</dataflow>
<dataflow id="346" from="set_thresh_read" to="tmp_2" fromId="35" toId="42">
</dataflow>
<dataflow id="347" from="stg_340" to="tmp_2" fromId="340" toId="42">
</dataflow>
<dataflow id="348" from="tmp_2" to="stg_43" fromId="42" toId="43">
</dataflow>
<dataflow id="349" from="v_thresh_read" to="stg_44" fromId="34" toId="44">
</dataflow>
<dataflow id="350" from="vthresh" to="stg_44" fromId="277" toId="44">
</dataflow>
<dataflow id="351" from="a_thresh_read" to="stg_45" fromId="33" toId="45">
</dataflow>
<dataflow id="352" from="athresh" to="stg_45" fromId="278" toId="45">
</dataflow>
<dataflow id="353" from="a_flip_read" to="stg_46" fromId="32" toId="46">
</dataflow>
<dataflow id="354" from="aflip" to="stg_46" fromId="279" toId="46">
</dataflow>
<dataflow id="355" from="v_flip_read" to="stg_47" fromId="31" toId="47">
</dataflow>
<dataflow id="356" from="vflip" to="stg_47" fromId="280" toId="47">
</dataflow>
<dataflow id="357" from="recentdatapoints_head_i" to="recentdatapoints_head_i_load" fromId="282" toId="49">
</dataflow>
<dataflow id="358" from="recentdatapoints_head_i_load" to="tmp_i_4" fromId="49" toId="50">
</dataflow>
<dataflow id="359" from="recentdatapoints_data" to="recentdatapoints_data_addr" fromId="284" toId="51">
</dataflow>
<dataflow id="361" from="stg_360" to="recentdatapoints_data_addr" fromId="360" toId="51">
</dataflow>
<dataflow id="362" from="tmp_i_4" to="recentdatapoints_data_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="363" from="recentdatapoints_data_addr" to="recentdatapoints_data_load" fromId="51" toId="52">
</dataflow>
<dataflow id="364" from="AstimDelay_load" to="AstimDelay_load_op" fromId="39" toId="53">
</dataflow>
<dataflow id="366" from="stg_365" to="AstimDelay_load_op" fromId="365" toId="53">
</dataflow>
<dataflow id="367" from="tmp" to="tmp_7" fromId="38" toId="54">
</dataflow>
<dataflow id="368" from="AstimDelay_load_op" to="tmp_7" fromId="53" toId="54">
</dataflow>
<dataflow id="369" from="stg_365" to="tmp_7" fromId="365" toId="54">
</dataflow>
<dataflow id="370" from="VstimDelay_load" to="VstimDelay_load_op" fromId="41" toId="55">
</dataflow>
<dataflow id="371" from="stg_365" to="VstimDelay_load_op" fromId="365" toId="55">
</dataflow>
<dataflow id="372" from="tmp_1" to="tmp_8" fromId="40" toId="56">
</dataflow>
<dataflow id="373" from="VstimDelay_load_op" to="tmp_8" fromId="55" toId="56">
</dataflow>
<dataflow id="374" from="stg_365" to="tmp_8" fromId="365" toId="56">
</dataflow>
<dataflow id="375" from="tmp_8" to="stg_57" fromId="56" toId="57">
</dataflow>
<dataflow id="376" from="VstimDelay" to="stg_57" fromId="276" toId="57">
</dataflow>
<dataflow id="377" from="tmp_7" to="stg_58" fromId="54" toId="58">
</dataflow>
<dataflow id="378" from="AstimDelay" to="stg_58" fromId="275" toId="58">
</dataflow>
<dataflow id="380" from="_ssdm_op_Read.ap_auto.i16P" to="datapoint_read" fromId="379" toId="59">
</dataflow>
<dataflow id="381" from="datapoint" to="datapoint_read" fromId="272" toId="59">
</dataflow>
<dataflow id="382" from="recentdatapoints_data_addr" to="recentdatapoints_data_load" fromId="51" toId="60">
</dataflow>
<dataflow id="383" from="datapoint_read" to="stg_61" fromId="59" toId="61">
</dataflow>
<dataflow id="384" from="recentdatapoints_data_addr" to="stg_61" fromId="51" toId="61">
</dataflow>
<dataflow id="385" from="recentdatapoints_head_i_load" to="tmp_37_i" fromId="49" toId="62">
</dataflow>
<dataflow id="386" from="stg_365" to="tmp_37_i" fromId="365" toId="62">
</dataflow>
<dataflow id="387" from="tmp_37_i" to="tmp_38_i" fromId="62" toId="63">
</dataflow>
<dataflow id="389" from="stg_388" to="tmp_38_i" fromId="388" toId="63">
</dataflow>
<dataflow id="390" from="tmp_38_i" to="p_tmp_i" fromId="63" toId="64">
</dataflow>
<dataflow id="392" from="stg_391" to="p_tmp_i" fromId="391" toId="64">
</dataflow>
<dataflow id="393" from="tmp_37_i" to="p_tmp_i" fromId="62" toId="64">
</dataflow>
<dataflow id="394" from="p_tmp_i" to="stg_65" fromId="64" toId="65">
</dataflow>
<dataflow id="395" from="recentdatapoints_head_i" to="stg_65" fromId="282" toId="65">
</dataflow>
<dataflow id="396" from="p_tmp_i" to="i" fromId="64" toId="66">
</dataflow>
<dataflow id="398" from="stg_397" to="i" fromId="397" toId="66">
</dataflow>
<dataflow id="400" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_12" fromId="399" toId="67">
</dataflow>
<dataflow id="401" from="i" to="tmp_12" fromId="66" toId="67">
</dataflow>
<dataflow id="403" from="stg_402" to="tmp_12" fromId="402" toId="67">
</dataflow>
<dataflow id="404" from="p_tmp_i" to="i_1" fromId="64" toId="68">
</dataflow>
<dataflow id="406" from="stg_405" to="i_1" fromId="405" toId="68">
</dataflow>
<dataflow id="407" from="tmp_12" to="p_i" fromId="67" toId="69">
</dataflow>
<dataflow id="408" from="i_1" to="p_i" fromId="68" toId="69">
</dataflow>
<dataflow id="409" from="i" to="p_i" fromId="66" toId="69">
</dataflow>
<dataflow id="410" from="p_i" to="tmp_39_i" fromId="69" toId="70">
</dataflow>
<dataflow id="411" from="recentdatapoints_data" to="recentdatapoints_data_addr_1" fromId="284" toId="71">
</dataflow>
<dataflow id="412" from="stg_360" to="recentdatapoints_data_addr_1" fromId="360" toId="71">
</dataflow>
<dataflow id="413" from="tmp_39_i" to="recentdatapoints_data_addr_1" fromId="70" toId="71">
</dataflow>
<dataflow id="414" from="recentdatapoints_data_addr_1" to="recentdatapoints_data_load_1" fromId="71" toId="72">
</dataflow>
<dataflow id="415" from="datapoint_read" to="val_assign" fromId="59" toId="73">
</dataflow>
<dataflow id="416" from="recentdatapoints_len" to="recentdatapoints_len_load" fromId="281" toId="74">
</dataflow>
<dataflow id="417" from="recentdatapoints_len_load" to="tmp_i" fromId="74" toId="75">
</dataflow>
<dataflow id="418" from="stg_388" to="tmp_i" fromId="388" toId="75">
</dataflow>
<dataflow id="419" from="recentdatapoints_sum" to="recentdatapoints_sum_load" fromId="283" toId="76">
</dataflow>
<dataflow id="420" from="recentdatapoints_data_load" to="extLd" fromId="60" toId="77">
</dataflow>
<dataflow id="421" from="recentdatapoints_sum_load" to="tmp_33_i" fromId="76" toId="78">
</dataflow>
<dataflow id="422" from="extLd" to="tmp_33_i" fromId="77" toId="78">
</dataflow>
<dataflow id="423" from="tmp_i" to="recentdatapoints_sum_loc_i" fromId="75" toId="79">
</dataflow>
<dataflow id="424" from="tmp_33_i" to="recentdatapoints_sum_loc_i" fromId="78" toId="79">
</dataflow>
<dataflow id="425" from="recentdatapoints_sum_load" to="recentdatapoints_sum_loc_i" fromId="76" toId="79">
</dataflow>
<dataflow id="426" from="recentdatapoints_sum_loc_i" to="tmp_35_i" fromId="79" toId="80">
</dataflow>
<dataflow id="427" from="val_assign" to="tmp_35_i" fromId="73" toId="80">
</dataflow>
<dataflow id="428" from="recentdatapoints_len_load" to="recentdatapoints_len_load_op" fromId="74" toId="81">
</dataflow>
<dataflow id="429" from="stg_365" to="recentdatapoints_len_load_op" fromId="365" toId="81">
</dataflow>
<dataflow id="430" from="tmp_i" to="tmp_36_i" fromId="75" toId="82">
</dataflow>
<dataflow id="431" from="stg_388" to="tmp_36_i" fromId="388" toId="82">
</dataflow>
<dataflow id="432" from="recentdatapoints_len_load_op" to="tmp_36_i" fromId="81" toId="82">
</dataflow>
<dataflow id="433" from="tmp_35_i" to="stg_83" fromId="80" toId="83">
</dataflow>
<dataflow id="434" from="recentdatapoints_sum" to="stg_83" fromId="283" toId="83">
</dataflow>
<dataflow id="435" from="tmp_36_i" to="stg_84" fromId="82" toId="84">
</dataflow>
<dataflow id="436" from="recentdatapoints_len" to="stg_84" fromId="281" toId="84">
</dataflow>
<dataflow id="437" from="tmp_36_i" to="tmp_i9" fromId="82" toId="85">
</dataflow>
<dataflow id="438" from="stg_391" to="tmp_i9" fromId="391" toId="85">
</dataflow>
<dataflow id="439" from="recentdatapoints_data_addr_1" to="recentdatapoints_data_load_1" fromId="71" toId="86">
</dataflow>
<dataflow id="440" from="tmp_i9" to="datapointV" fromId="85" toId="87">
</dataflow>
<dataflow id="441" from="stg_340" to="datapointV" fromId="340" toId="87">
</dataflow>
<dataflow id="442" from="recentdatapoints_data_load_1" to="datapointV" fromId="86" toId="87">
</dataflow>
<dataflow id="443" from="datapointV" to="datapointV_cast" fromId="87" toId="88">
</dataflow>
<dataflow id="444" from="vflip" to="vflip_load" fromId="280" toId="89">
</dataflow>
<dataflow id="445" from="vflip_load" to="tmp_9" fromId="89" toId="90">
</dataflow>
<dataflow id="446" from="datapointV_cast" to="tmp_9" fromId="88" toId="90">
</dataflow>
<dataflow id="447" from="vflip_load" to="tmp_9" fromId="89" toId="91">
</dataflow>
<dataflow id="448" from="datapointV_cast" to="tmp_9" fromId="88" toId="91">
</dataflow>
<dataflow id="449" from="vflip_load" to="tmp_9" fromId="89" toId="92">
</dataflow>
<dataflow id="450" from="datapointV_cast" to="tmp_9" fromId="88" toId="92">
</dataflow>
<dataflow id="451" from="vthresh" to="vthresh_load" fromId="277" toId="93">
</dataflow>
<dataflow id="452" from="tmp_9" to="tmp_s" fromId="92" toId="94">
</dataflow>
<dataflow id="453" from="vthresh_load" to="tmp_s" fromId="93" toId="94">
</dataflow>
<dataflow id="454" from="recentVBools_head_i" to="recentVBools_head_i_load" fromId="290" toId="95">
</dataflow>
<dataflow id="455" from="recentVBools_head_i_load" to="tmp_i2" fromId="95" toId="96">
</dataflow>
<dataflow id="456" from="recentVBools_data" to="recentVBools_data_addr" fromId="291" toId="97">
</dataflow>
<dataflow id="457" from="stg_360" to="recentVBools_data_addr" fromId="360" toId="97">
</dataflow>
<dataflow id="458" from="tmp_i2" to="recentVBools_data_addr" fromId="96" toId="97">
</dataflow>
<dataflow id="459" from="recentVBools_data_addr" to="recentVBools_data_load" fromId="97" toId="98">
</dataflow>
<dataflow id="460" from="recentVBools_data_addr" to="recentVBools_data_load" fromId="97" toId="99">
</dataflow>
<dataflow id="461" from="tmp_s" to="stg_100" fromId="94" toId="100">
</dataflow>
<dataflow id="462" from="recentVBools_data_addr" to="stg_100" fromId="97" toId="100">
</dataflow>
<dataflow id="463" from="recentVBools_head_i_load" to="tmp_44_i" fromId="95" toId="101">
</dataflow>
<dataflow id="464" from="stg_365" to="tmp_44_i" fromId="365" toId="101">
</dataflow>
<dataflow id="465" from="tmp_44_i" to="tmp_45_i" fromId="101" toId="102">
</dataflow>
<dataflow id="467" from="stg_466" to="tmp_45_i" fromId="466" toId="102">
</dataflow>
<dataflow id="468" from="tmp_45_i" to="p_tmp_i1" fromId="102" toId="103">
</dataflow>
<dataflow id="469" from="stg_391" to="p_tmp_i1" fromId="391" toId="103">
</dataflow>
<dataflow id="470" from="tmp_44_i" to="p_tmp_i1" fromId="101" toId="103">
</dataflow>
<dataflow id="471" from="p_tmp_i1" to="stg_104" fromId="103" toId="104">
</dataflow>
<dataflow id="472" from="recentVBools_head_i" to="stg_104" fromId="290" toId="104">
</dataflow>
<dataflow id="473" from="recentVBools_len" to="recentVBools_len_load" fromId="289" toId="105">
</dataflow>
<dataflow id="474" from="recentVBools_len_load" to="tmp_i1" fromId="105" toId="106">
</dataflow>
<dataflow id="475" from="stg_466" to="tmp_i1" fromId="466" toId="106">
</dataflow>
<dataflow id="476" from="recentVBools_len_load" to="recentVBools_len_load_op" fromId="105" toId="107">
</dataflow>
<dataflow id="477" from="stg_365" to="recentVBools_len_load_op" fromId="365" toId="107">
</dataflow>
<dataflow id="478" from="tmp_i1" to="tmp_43_i" fromId="106" toId="108">
</dataflow>
<dataflow id="479" from="stg_466" to="tmp_43_i" fromId="466" toId="108">
</dataflow>
<dataflow id="480" from="recentVBools_len_load_op" to="tmp_43_i" fromId="107" toId="108">
</dataflow>
<dataflow id="481" from="tmp_43_i" to="stg_109" fromId="108" toId="109">
</dataflow>
<dataflow id="482" from="recentVBools_len" to="stg_109" fromId="289" toId="109">
</dataflow>
<dataflow id="483" from="p_tmp_i1" to="i_2" fromId="103" toId="110">
</dataflow>
<dataflow id="484" from="stg_397" to="i_2" fromId="397" toId="110">
</dataflow>
<dataflow id="485" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_25" fromId="399" toId="111">
</dataflow>
<dataflow id="486" from="i_2" to="tmp_25" fromId="110" toId="111">
</dataflow>
<dataflow id="487" from="stg_402" to="tmp_25" fromId="402" toId="111">
</dataflow>
<dataflow id="488" from="p_tmp_i1" to="i_3" fromId="103" toId="112">
</dataflow>
<dataflow id="490" from="stg_489" to="i_3" fromId="489" toId="112">
</dataflow>
<dataflow id="491" from="tmp_25" to="p_i1" fromId="111" toId="113">
</dataflow>
<dataflow id="492" from="i_3" to="p_i1" fromId="112" toId="113">
</dataflow>
<dataflow id="493" from="i_2" to="p_i1" fromId="110" toId="113">
</dataflow>
<dataflow id="494" from="p_i1" to="tmp_46_i" fromId="113" toId="114">
</dataflow>
<dataflow id="495" from="recentVBools_data" to="recentVBools_data_addr_1" fromId="291" toId="115">
</dataflow>
<dataflow id="496" from="stg_360" to="recentVBools_data_addr_1" fromId="360" toId="115">
</dataflow>
<dataflow id="497" from="tmp_46_i" to="recentVBools_data_addr_1" fromId="114" toId="115">
</dataflow>
<dataflow id="498" from="recentVBools_data_addr_1" to="recentVBools_data_load_1" fromId="115" toId="116">
</dataflow>
<dataflow id="499" from="tmp_43_i" to="not_tmp_i2" fromId="108" toId="117">
</dataflow>
<dataflow id="500" from="stg_391" to="not_tmp_i2" fromId="391" toId="117">
</dataflow>
<dataflow id="501" from="AbeatDelay" to="AbeatDelay_load" fromId="285" toId="118">
</dataflow>
<dataflow id="502" from="AbeatDelay_load" to="tmp_4" fromId="118" toId="119">
</dataflow>
<dataflow id="503" from="stg_365" to="tmp_4" fromId="365" toId="119">
</dataflow>
<dataflow id="504" from="VbeatDelay" to="VbeatDelay_load" fromId="286" toId="120">
</dataflow>
<dataflow id="505" from="VbeatDelay_load" to="tmp_5" fromId="120" toId="121">
</dataflow>
<dataflow id="506" from="stg_365" to="tmp_5" fromId="365" toId="121">
</dataflow>
<dataflow id="507" from="VbeatFallDelay" to="VbeatFallDelay_load" fromId="287" toId="122">
</dataflow>
<dataflow id="508" from="VbeatFallDelay_load" to="tmp_6" fromId="122" toId="123">
</dataflow>
<dataflow id="509" from="stg_365" to="tmp_6" fromId="365" toId="123">
</dataflow>
<dataflow id="510" from="recentVBools_sum" to="sum" fromId="288" toId="124">
</dataflow>
<dataflow id="511" from="tmp_s" to="val_assign_1" fromId="94" toId="125">
</dataflow>
<dataflow id="512" from="recentVBools_data_load" to="extLd1" fromId="99" toId="126">
</dataflow>
<dataflow id="513" from="sum" to="tmp_40_i" fromId="124" toId="127">
</dataflow>
<dataflow id="514" from="extLd1" to="tmp_40_i" fromId="126" toId="127">
</dataflow>
<dataflow id="515" from="tmp_i1" to="recentVBools_sum_loc_i" fromId="106" toId="128">
</dataflow>
<dataflow id="516" from="tmp_40_i" to="recentVBools_sum_loc_i" fromId="127" toId="128">
</dataflow>
<dataflow id="517" from="sum" to="recentVBools_sum_loc_i" fromId="124" toId="128">
</dataflow>
<dataflow id="518" from="recentVBools_sum_loc_i" to="tmp_42_i" fromId="128" toId="129">
</dataflow>
<dataflow id="519" from="val_assign_1" to="tmp_42_i" fromId="125" toId="129">
</dataflow>
<dataflow id="520" from="tmp_42_i" to="stg_130" fromId="129" toId="130">
</dataflow>
<dataflow id="521" from="recentVBools_sum" to="stg_130" fromId="288" toId="130">
</dataflow>
<dataflow id="522" from="recentVBools_data_addr_1" to="recentVBools_data_load_1" fromId="115" toId="131">
</dataflow>
<dataflow id="523" from="recentVBools_data_load_1" to="p_0_i" fromId="131" toId="132">
</dataflow>
<dataflow id="524" from="not_tmp_i2" to="p_0_i" fromId="117" toId="132">
</dataflow>
<dataflow id="525" from="p_0_i" to="p_0_i_cast" fromId="132" toId="133">
</dataflow>
<dataflow id="526" from="p_0_i_cast" to="sum_1" fromId="133" toId="134">
</dataflow>
<dataflow id="527" from="sum" to="sum_1" fromId="124" toId="134">
</dataflow>
<dataflow id="528" from="sum_1" to="tmp_3" fromId="134" toId="135">
</dataflow>
<dataflow id="530" from="stg_529" to="tmp_3" fromId="529" toId="135">
</dataflow>
<dataflow id="531" from="last_sample_is_V" to="last_sample_is_V_load" fromId="292" toId="136">
</dataflow>
<dataflow id="532" from="tmp_3" to="stg_137" fromId="135" toId="137">
</dataflow>
<dataflow id="533" from="last_sample_is_V_load" to="stg_138" fromId="136" toId="138">
</dataflow>
<dataflow id="535" from="stg_534" to="stg_139" fromId="534" toId="139">
</dataflow>
<dataflow id="536" from="last_sample_is_V" to="stg_139" fromId="292" toId="139">
</dataflow>
<dataflow id="537" from="last_sample_is_V_load" to="stg_141" fromId="136" toId="141">
</dataflow>
<dataflow id="539" from="stg_538" to="stg_142" fromId="538" toId="142">
</dataflow>
<dataflow id="540" from="last_sample_is_V" to="stg_142" fromId="292" toId="142">
</dataflow>
<dataflow id="541" from="tmp_36_i" to="tmp_i3" fromId="82" toId="144">
</dataflow>
<dataflow id="542" from="stg_388" to="tmp_i3" fromId="388" toId="144">
</dataflow>
<dataflow id="543" from="p_tmp_i" to="tmp_i4" fromId="64" toId="145">
</dataflow>
<dataflow id="544" from="recentdatapoints_data" to="recentdatapoints_data_addr_2" fromId="284" toId="146">
</dataflow>
<dataflow id="545" from="stg_360" to="recentdatapoints_data_addr_2" fromId="360" toId="146">
</dataflow>
<dataflow id="546" from="tmp_i4" to="recentdatapoints_data_addr_2" fromId="145" toId="146">
</dataflow>
<dataflow id="547" from="recentdatapoints_data_addr_2" to="recentdatapoints_data_load_2" fromId="146" toId="147">
</dataflow>
<dataflow id="548" from="stg_391" to="VbeatDelay_new_1" fromId="391" toId="148">
<condition id="103">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="last_sample_is_V_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="549" from="stg_143" to="VbeatDelay_new_1" fromId="143" toId="148">
</dataflow>
<dataflow id="550" from="tmp_5" to="VbeatDelay_new_1" fromId="121" toId="148">
<condition id="104">
<or_exp><and_exp><literal name="last_sample_is_V_load" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="551" from="stg_141" to="VbeatDelay_new_1" fromId="141" toId="148">
</dataflow>
<dataflow id="552" from="tmp_5" to="VbeatDelay_new_1" fromId="121" toId="148">
<condition id="105">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="last_sample_is_V_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="553" from="stg_140" to="VbeatDelay_new_1" fromId="140" toId="148">
</dataflow>
<dataflow id="554" from="tmp_5" to="VbeatDelay_new_1" fromId="121" toId="148">
<condition id="106">
<or_exp><and_exp><literal name="last_sample_is_V_load" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="555" from="stg_138" to="VbeatDelay_new_1" fromId="138" toId="148">
</dataflow>
<dataflow id="556" from="tmp_6" to="VbeatFallDelay_new_1" fromId="123" toId="149">
<condition id="107">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="last_sample_is_V_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="557" from="stg_143" to="VbeatFallDelay_new_1" fromId="143" toId="149">
</dataflow>
<dataflow id="558" from="tmp_6" to="VbeatFallDelay_new_1" fromId="123" toId="149">
<condition id="108">
<or_exp><and_exp><literal name="last_sample_is_V_load" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="559" from="stg_141" to="VbeatFallDelay_new_1" fromId="141" toId="149">
</dataflow>
<dataflow id="560" from="stg_391" to="VbeatFallDelay_new_1" fromId="391" toId="149">
<condition id="109">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="last_sample_is_V_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="561" from="stg_140" to="VbeatFallDelay_new_1" fromId="140" toId="149">
</dataflow>
<dataflow id="562" from="tmp_6" to="VbeatFallDelay_new_1" fromId="123" toId="149">
<condition id="110">
<or_exp><and_exp><literal name="last_sample_is_V_load" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="563" from="stg_138" to="VbeatFallDelay_new_1" fromId="138" toId="149">
</dataflow>
<dataflow id="564" from="recentdatapoints_data_addr_2" to="recentdatapoints_data_load_2" fromId="146" toId="150">
</dataflow>
<dataflow id="565" from="tmp_i3" to="datapointA" fromId="144" toId="151">
</dataflow>
<dataflow id="566" from="recentdatapoints_data_load_2" to="datapointA" fromId="150" toId="151">
</dataflow>
<dataflow id="567" from="stg_340" to="datapointA" fromId="340" toId="151">
</dataflow>
<dataflow id="568" from="VbeatFallDelay_new_1" to="stg_152" fromId="149" toId="152">
</dataflow>
<dataflow id="569" from="VbeatFallDelay" to="stg_152" fromId="287" toId="152">
</dataflow>
<dataflow id="570" from="VbeatDelay_new_1" to="stg_153" fromId="148" toId="153">
</dataflow>
<dataflow id="571" from="VbeatDelay" to="stg_153" fromId="286" toId="153">
</dataflow>
<dataflow id="572" from="VbeatDelay_new_1" to="tmp_13" fromId="148" toId="154">
</dataflow>
<dataflow id="573" from="VbeatFallDelay_new_1" to="tmp_13" fromId="149" toId="154">
</dataflow>
<dataflow id="574" from="datapointA" to="datapointA_cast" fromId="151" toId="155">
</dataflow>
<dataflow id="575" from="aflip" to="aflip_load" fromId="279" toId="156">
</dataflow>
<dataflow id="576" from="aflip_load" to="tmp_10" fromId="156" toId="157">
</dataflow>
<dataflow id="577" from="datapointA_cast" to="tmp_10" fromId="155" toId="157">
</dataflow>
<dataflow id="578" from="aflip_load" to="tmp_10" fromId="156" toId="158">
</dataflow>
<dataflow id="579" from="datapointA_cast" to="tmp_10" fromId="155" toId="158">
</dataflow>
<dataflow id="580" from="aflip_load" to="tmp_10" fromId="156" toId="159">
</dataflow>
<dataflow id="581" from="datapointA_cast" to="tmp_10" fromId="155" toId="159">
</dataflow>
<dataflow id="582" from="athresh" to="athresh_load" fromId="278" toId="160">
</dataflow>
<dataflow id="583" from="tmp_10" to="tmp_11" fromId="159" toId="161">
</dataflow>
<dataflow id="584" from="athresh_load" to="tmp_11" fromId="160" toId="161">
</dataflow>
<dataflow id="585" from="recentABools_head_i" to="recentABools_head_i_load" fromId="295" toId="162">
</dataflow>
<dataflow id="586" from="recentABools_head_i_load" to="tmp_i5" fromId="162" toId="163">
</dataflow>
<dataflow id="587" from="recentABools_data" to="recentABools_data_addr" fromId="296" toId="164">
</dataflow>
<dataflow id="588" from="stg_360" to="recentABools_data_addr" fromId="360" toId="164">
</dataflow>
<dataflow id="589" from="tmp_i5" to="recentABools_data_addr" fromId="163" toId="164">
</dataflow>
<dataflow id="590" from="recentABools_data_addr" to="recentABools_data_load" fromId="164" toId="165">
</dataflow>
<dataflow id="591" from="recentABools_data_addr" to="recentABools_data_load" fromId="164" toId="166">
</dataflow>
<dataflow id="592" from="tmp_11" to="stg_167" fromId="161" toId="167">
</dataflow>
<dataflow id="593" from="recentABools_data_addr" to="stg_167" fromId="164" toId="167">
</dataflow>
<dataflow id="594" from="recentABools_head_i_load" to="tmp_51_i" fromId="162" toId="168">
</dataflow>
<dataflow id="595" from="stg_365" to="tmp_51_i" fromId="365" toId="168">
</dataflow>
<dataflow id="596" from="tmp_51_i" to="tmp_52_i" fromId="168" toId="169">
</dataflow>
<dataflow id="598" from="stg_597" to="tmp_52_i" fromId="597" toId="169">
</dataflow>
<dataflow id="599" from="tmp_52_i" to="p_tmp_i2" fromId="169" toId="170">
</dataflow>
<dataflow id="600" from="stg_391" to="p_tmp_i2" fromId="391" toId="170">
</dataflow>
<dataflow id="601" from="tmp_51_i" to="p_tmp_i2" fromId="168" toId="170">
</dataflow>
<dataflow id="602" from="p_tmp_i2" to="stg_171" fromId="170" toId="171">
</dataflow>
<dataflow id="603" from="recentABools_head_i" to="stg_171" fromId="295" toId="171">
</dataflow>
<dataflow id="604" from="recentABools_len" to="recentABools_len_load" fromId="294" toId="172">
</dataflow>
<dataflow id="605" from="recentABools_len_load" to="tmp_i4_5" fromId="172" toId="173">
</dataflow>
<dataflow id="606" from="stg_597" to="tmp_i4_5" fromId="597" toId="173">
</dataflow>
<dataflow id="607" from="recentABools_len_load" to="recentABools_len_load_op" fromId="172" toId="174">
</dataflow>
<dataflow id="608" from="stg_365" to="recentABools_len_load_op" fromId="365" toId="174">
</dataflow>
<dataflow id="609" from="tmp_i4_5" to="tmp_50_i" fromId="173" toId="175">
</dataflow>
<dataflow id="610" from="stg_597" to="tmp_50_i" fromId="597" toId="175">
</dataflow>
<dataflow id="611" from="recentABools_len_load_op" to="tmp_50_i" fromId="174" toId="175">
</dataflow>
<dataflow id="612" from="tmp_50_i" to="stg_176" fromId="175" toId="176">
</dataflow>
<dataflow id="613" from="recentABools_len" to="stg_176" fromId="294" toId="176">
</dataflow>
<dataflow id="614" from="p_tmp_i2" to="i_4" fromId="170" toId="177">
</dataflow>
<dataflow id="615" from="stg_397" to="i_4" fromId="397" toId="177">
</dataflow>
<dataflow id="616" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_26" fromId="399" toId="178">
</dataflow>
<dataflow id="617" from="i_4" to="tmp_26" fromId="177" toId="178">
</dataflow>
<dataflow id="618" from="stg_402" to="tmp_26" fromId="402" toId="178">
</dataflow>
<dataflow id="619" from="p_tmp_i2" to="i_5" fromId="170" toId="179">
</dataflow>
<dataflow id="621" from="stg_620" to="i_5" fromId="620" toId="179">
</dataflow>
<dataflow id="622" from="tmp_26" to="p_i2" fromId="178" toId="180">
</dataflow>
<dataflow id="623" from="i_5" to="p_i2" fromId="179" toId="180">
</dataflow>
<dataflow id="624" from="i_4" to="p_i2" fromId="177" toId="180">
</dataflow>
<dataflow id="625" from="p_i2" to="tmp_53_i" fromId="180" toId="181">
</dataflow>
<dataflow id="626" from="recentABools_data" to="recentABools_data_addr_1" fromId="296" toId="182">
</dataflow>
<dataflow id="627" from="stg_360" to="recentABools_data_addr_1" fromId="360" toId="182">
</dataflow>
<dataflow id="628" from="tmp_53_i" to="recentABools_data_addr_1" fromId="181" toId="182">
</dataflow>
<dataflow id="629" from="recentABools_data_addr_1" to="recentABools_data_load_1" fromId="182" toId="183">
</dataflow>
<dataflow id="630" from="tmp_50_i" to="not_tmp_i5" fromId="175" toId="184">
</dataflow>
<dataflow id="631" from="stg_391" to="not_tmp_i5" fromId="391" toId="184">
</dataflow>
<dataflow id="632" from="recentABools_sum" to="sum_2" fromId="293" toId="185">
</dataflow>
<dataflow id="633" from="tmp_11" to="val_assign_2" fromId="161" toId="186">
</dataflow>
<dataflow id="634" from="recentABools_data_load" to="extLd2" fromId="166" toId="187">
</dataflow>
<dataflow id="635" from="sum_2" to="tmp_47_i" fromId="185" toId="188">
</dataflow>
<dataflow id="636" from="extLd2" to="tmp_47_i" fromId="187" toId="188">
</dataflow>
<dataflow id="637" from="tmp_i4_5" to="recentABools_sum_loc_i" fromId="173" toId="189">
</dataflow>
<dataflow id="638" from="tmp_47_i" to="recentABools_sum_loc_i" fromId="188" toId="189">
</dataflow>
<dataflow id="639" from="sum_2" to="recentABools_sum_loc_i" fromId="185" toId="189">
</dataflow>
<dataflow id="640" from="recentABools_sum_loc_i" to="tmp_49_i" fromId="189" toId="190">
</dataflow>
<dataflow id="641" from="val_assign_2" to="tmp_49_i" fromId="186" toId="190">
</dataflow>
<dataflow id="642" from="tmp_49_i" to="stg_191" fromId="190" toId="191">
</dataflow>
<dataflow id="643" from="recentABools_sum" to="stg_191" fromId="293" toId="191">
</dataflow>
<dataflow id="644" from="recentABools_data_addr_1" to="recentABools_data_load_1" fromId="182" toId="192">
</dataflow>
<dataflow id="645" from="recentABools_data_load_1" to="p_0_i2" fromId="192" toId="193">
</dataflow>
<dataflow id="646" from="not_tmp_i5" to="p_0_i2" fromId="184" toId="193">
</dataflow>
<dataflow id="647" from="p_0_i2" to="p_0_i2_cast" fromId="193" toId="194">
</dataflow>
<dataflow id="648" from="p_0_i2_cast" to="sum_3" fromId="194" toId="195">
</dataflow>
<dataflow id="649" from="sum_2" to="sum_3" fromId="185" toId="195">
</dataflow>
<dataflow id="651" from="_ssdm_op_PartSelect.i28.i32.i32.i32" to="tmp_27" fromId="650" toId="196">
</dataflow>
<dataflow id="652" from="sum_3" to="tmp_27" fromId="195" toId="196">
</dataflow>
<dataflow id="654" from="stg_653" to="tmp_27" fromId="653" toId="196">
</dataflow>
<dataflow id="655" from="stg_402" to="tmp_27" fromId="402" toId="196">
</dataflow>
<dataflow id="656" from="tmp_27" to="icmp" fromId="196" toId="197">
</dataflow>
<dataflow id="658" from="stg_657" to="icmp" fromId="657" toId="197">
</dataflow>
<dataflow id="659" from="stg_538" to="last_sample_is_V_loc_2" fromId="538" toId="198">
<condition id="111">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="last_sample_is_V_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="660" from="stg_143" to="last_sample_is_V_loc_2" fromId="143" toId="198">
</dataflow>
<dataflow id="661" from="last_sample_is_V_load" to="last_sample_is_V_loc_2" fromId="136" toId="198">
<condition id="112">
<or_exp><and_exp><literal name="last_sample_is_V_load" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="662" from="stg_141" to="last_sample_is_V_loc_2" fromId="141" toId="198">
</dataflow>
<dataflow id="663" from="stg_534" to="last_sample_is_V_loc_2" fromId="534" toId="198">
<condition id="113">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="last_sample_is_V_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="664" from="stg_140" to="last_sample_is_V_loc_2" fromId="140" toId="198">
</dataflow>
<dataflow id="665" from="last_sample_is_V_load" to="last_sample_is_V_loc_2" fromId="136" toId="198">
<condition id="114">
<or_exp><and_exp><literal name="last_sample_is_V_load" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="666" from="stg_138" to="last_sample_is_V_loc_2" fromId="138" toId="198">
</dataflow>
<dataflow id="667" from="last_sample_is_A" to="last_sample_is_A_load" fromId="297" toId="199">
</dataflow>
<dataflow id="668" from="icmp" to="or_cond2" fromId="197" toId="200">
</dataflow>
<dataflow id="669" from="tmp_13" to="or_cond2" fromId="154" toId="200">
</dataflow>
<dataflow id="670" from="or_cond2" to="stg_201" fromId="200" toId="201">
</dataflow>
<dataflow id="671" from="last_sample_is_A_load" to="stg_202" fromId="199" toId="202">
</dataflow>
<dataflow id="672" from="stg_534" to="stg_203" fromId="534" toId="203">
</dataflow>
<dataflow id="673" from="last_sample_is_A" to="stg_203" fromId="297" toId="203">
</dataflow>
<dataflow id="674" from="last_sample_is_A_load" to="stg_205" fromId="199" toId="205">
</dataflow>
<dataflow id="675" from="stg_538" to="stg_206" fromId="538" toId="206">
</dataflow>
<dataflow id="676" from="last_sample_is_A" to="stg_206" fromId="297" toId="206">
</dataflow>
<dataflow id="677" from="tmp_7" to="tmp_20" fromId="54" toId="208">
</dataflow>
<dataflow id="678" from="stg_597" to="tmp_20" fromId="597" toId="208">
</dataflow>
<dataflow id="679" from="tmp_8" to="tmp_23" fromId="56" toId="209">
</dataflow>
<dataflow id="680" from="stg_466" to="tmp_23" fromId="466" toId="209">
</dataflow>
<dataflow id="681" from="stg_391" to="AbeatDelay_new" fromId="391" toId="210">
<condition id="115">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
<literal name="last_sample_is_A_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="682" from="stg_207" to="AbeatDelay_new" fromId="207" toId="210">
</dataflow>
<dataflow id="683" from="tmp_4" to="AbeatDelay_new" fromId="119" toId="210">
<condition id="116">
<or_exp><and_exp><literal name="last_sample_is_A_load" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="684" from="stg_205" to="AbeatDelay_new" fromId="205" toId="210">
</dataflow>
<dataflow id="685" from="tmp_4" to="AbeatDelay_new" fromId="119" toId="210">
<condition id="117">
<or_exp><and_exp><literal name="last_sample_is_A_load" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="686" from="stg_202" to="AbeatDelay_new" fromId="202" toId="210">
</dataflow>
<dataflow id="687" from="tmp_4" to="AbeatDelay_new" fromId="119" toId="210">
<condition id="118">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
<literal name="last_sample_is_A_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="688" from="stg_204" to="AbeatDelay_new" fromId="204" toId="210">
</dataflow>
<dataflow id="689" from="stg_538" to="tmp_14" fromId="538" toId="211">
<condition id="119">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
<literal name="last_sample_is_A_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="690" from="stg_207" to="tmp_14" fromId="207" toId="211">
</dataflow>
<dataflow id="691" from="last_sample_is_A_load" to="tmp_14" fromId="199" toId="211">
<condition id="120">
<or_exp><and_exp><literal name="last_sample_is_A_load" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="692" from="stg_205" to="tmp_14" fromId="205" toId="211">
</dataflow>
<dataflow id="693" from="last_sample_is_A_load" to="tmp_14" fromId="199" toId="211">
<condition id="121">
<or_exp><and_exp><literal name="last_sample_is_A_load" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="694" from="stg_202" to="tmp_14" fromId="202" toId="211">
</dataflow>
<dataflow id="695" from="stg_534" to="tmp_14" fromId="534" toId="211">
<condition id="122">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
<literal name="last_sample_is_A_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="696" from="stg_204" to="tmp_14" fromId="204" toId="211">
</dataflow>
<dataflow id="697" from="VbeatDelay_new_1" to="tmp_15" fromId="148" toId="212">
</dataflow>
<dataflow id="698" from="stg_391" to="tmp_15" fromId="391" toId="212">
</dataflow>
<dataflow id="699" from="last_sample_is_V_loc_2" to="tmp_16" fromId="198" toId="213">
</dataflow>
<dataflow id="700" from="stg_538" to="tmp_16" fromId="538" toId="213">
</dataflow>
<dataflow id="701" from="tmp_15" to="or_cond" fromId="212" toId="214">
</dataflow>
<dataflow id="702" from="tmp_16" to="or_cond" fromId="213" toId="214">
</dataflow>
<dataflow id="703" from="AbeatDelay_new" to="stg_215" fromId="210" toId="215">
</dataflow>
<dataflow id="704" from="AbeatDelay" to="stg_215" fromId="285" toId="215">
</dataflow>
<dataflow id="705" from="AbeatDelay_new" to="tmp_17" fromId="210" toId="216">
</dataflow>
<dataflow id="706" from="stg_391" to="tmp_17" fromId="391" toId="216">
</dataflow>
<dataflow id="707" from="tmp_14" to="tmp_18" fromId="211" toId="217">
</dataflow>
<dataflow id="708" from="stg_538" to="tmp_18" fromId="538" toId="217">
</dataflow>
<dataflow id="709" from="tmp_17" to="or_cond4" fromId="216" toId="218">
</dataflow>
<dataflow id="710" from="tmp_18" to="or_cond4" fromId="217" toId="218">
</dataflow>
<dataflow id="711" from="or_cond4" to="storemerge" fromId="218" toId="219">
</dataflow>
<dataflow id="713" from="stg_712" to="storemerge" fromId="712" toId="219">
</dataflow>
<dataflow id="715" from="stg_714" to="storemerge" fromId="714" toId="219">
</dataflow>
<dataflow id="716" from="or_cond" to="storemerge1" fromId="214" toId="220">
</dataflow>
<dataflow id="717" from="storemerge" to="storemerge1" fromId="219" toId="220">
</dataflow>
<dataflow id="719" from="stg_718" to="storemerge1" fromId="718" toId="220">
</dataflow>
<dataflow id="720" from="storemerge1" to="storemerge1_cast1" fromId="220" toId="221">
</dataflow>
<dataflow id="721" from="storemerge1_cast1" to="storemerge1_cast" fromId="221" toId="222">
</dataflow>
<dataflow id="723" from="_ssdm_op_Write.ap_auto.i16P" to="stg_223" fromId="722" toId="223">
</dataflow>
<dataflow id="724" from="out_r" to="stg_223" fromId="273" toId="223">
</dataflow>
<dataflow id="725" from="storemerge1_cast" to="stg_223" fromId="222" toId="223">
</dataflow>
<dataflow id="726" from="AbeatDelay_new" to="tmp_19" fromId="210" toId="224">
</dataflow>
<dataflow id="728" from="stg_727" to="tmp_19" fromId="727" toId="224">
</dataflow>
<dataflow id="729" from="tmp_19" to="or_cond8" fromId="224" toId="225">
</dataflow>
<dataflow id="730" from="tmp_20" to="or_cond8" fromId="208" toId="225">
</dataflow>
<dataflow id="731" from="VbeatDelay_new_1" to="tmp_21" fromId="148" toId="226">
</dataflow>
<dataflow id="732" from="AbeatDelay_new" to="tmp_21" fromId="210" toId="226">
</dataflow>
<dataflow id="733" from="AbeatDelay_new" to="tmp_22" fromId="210" toId="227">
</dataflow>
<dataflow id="735" from="stg_734" to="tmp_22" fromId="734" toId="227">
</dataflow>
<dataflow id="736" from="tmp_22" to="tmp1" fromId="227" toId="228">
</dataflow>
<dataflow id="737" from="tmp_23" to="tmp1" fromId="209" toId="228">
</dataflow>
<dataflow id="738" from="tmp1" to="or_cond1" fromId="228" toId="229">
</dataflow>
<dataflow id="739" from="tmp_21" to="or_cond1" fromId="226" toId="229">
</dataflow>
<dataflow id="740" from="or_cond1" to="p_s" fromId="229" toId="230">
</dataflow>
<dataflow id="741" from="stg_718" to="p_s" fromId="718" toId="230">
</dataflow>
<dataflow id="742" from="stg_714" to="p_s" fromId="714" toId="230">
</dataflow>
<dataflow id="743" from="or_cond1" to="tmp_24" fromId="229" toId="231">
</dataflow>
<dataflow id="744" from="or_cond8" to="tmp_24" fromId="225" toId="231">
</dataflow>
<dataflow id="745" from="tmp_24" to="stim_new_1" fromId="231" toId="232">
</dataflow>
<dataflow id="746" from="p_s" to="stim_new_1" fromId="230" toId="232">
</dataflow>
<dataflow id="747" from="stg_712" to="stim_new_1" fromId="712" toId="232">
</dataflow>
<dataflow id="748" from="stim_new_1" to="stim_new_1_cast1" fromId="232" toId="233">
</dataflow>
<dataflow id="749" from="stim_new_1_cast1" to="stim_new_1_cast" fromId="233" toId="234">
</dataflow>
<dataflow id="750" from="_ssdm_op_Write.ap_auto.i16P" to="stg_235" fromId="722" toId="235">
</dataflow>
<dataflow id="751" from="stim" to="stg_235" fromId="274" toId="235">
</dataflow>
<dataflow id="752" from="stim_new_1_cast" to="stg_235" fromId="234" toId="235">
</dataflow>
<dataflow id="753" from="tmp_2" to="stg_1" fromId="42" toId="1">
</dataflow>
<dataflow id="754" from="tmp_i1" to="stg_10" fromId="106" toId="10">
</dataflow>
<dataflow id="755" from="tmp_3" to="stg_10" fromId="135" toId="10">
</dataflow>
<dataflow id="756" from="last_sample_is_V_load" to="stg_10" fromId="136" toId="10">
</dataflow>
<dataflow id="757" from="tmp_i4_5" to="stg_17" fromId="173" toId="17">
</dataflow>
<dataflow id="758" from="or_cond2" to="stg_18" fromId="200" toId="18">
</dataflow>
<dataflow id="759" from="last_sample_is_A_load" to="stg_18" fromId="199" toId="18">
</dataflow>
</dataflows>


</stg>
