<?xml version="1.0"?>
<Project Version="1" Minor="7" DIGEST="">
	<TOOL_VERSION Version="2022.2.2"/>
	<MODE Name="Post-Synthesis"/>
	<SYSTEMINFO BOARD="xilinx.com:kr260_som_som240_1_connector_kr260_carrier_som240_1_connector_som240_2_connector_kr260_carrier_som240_2_connector:1.1" PART="xck26-sfvc784-2LV-c" ARCH="zynquplus" PACKAGE="sfvc784" DEVICE="xck26" SPEED="-2LV" LUT="117120" FF="234240" BRAM="144" DSP="1248"/>
	<PART Name="xck26-sfvc784-2LV-c">
		<SSIT IS_SSIT="0"/>
		<NUM_OF_SLRS Value="1"/>
	</PART>
	<HIERARCHY Name="kria_eth_top_wrapper"/>
	<File Type="HW_HANDOFF" Name="kria_eth_top.hwh" src_db="kria_eth_top.hwdef" DESIGN_HIERARCHY="kria_eth_top_i" BD_TYPE="DEFAULT_BD">
	</File>
	<File Type="BDA" Name="kria_eth_top.bda" src_db="kria_eth_top.hwdef">
	</File>
	<File Type="PS_FSBL_INIT" Name="psu_init.c" src_db="kria_eth_top_zynq_ultra_ps_e_0_0.hwdef">
	</File>
	<File Type="PS_FSBL_INIT" Name="psu_init.h" src_db="kria_eth_top_zynq_ultra_ps_e_0_0.hwdef">
	</File>
	<File Type="PS_FSBL_INIT_GPL" Name="psu_init_gpl.c" src_db="kria_eth_top_zynq_ultra_ps_e_0_0.hwdef">
	</File>
	<File Type="PS_FSBL_INIT_GPL" Name="psu_init_gpl.h" src_db="kria_eth_top_zynq_ultra_ps_e_0_0.hwdef">
	</File>
	<File Type="PS_INIT_HELP" Name="psu_init.html" src_db="kria_eth_top_zynq_ultra_ps_e_0_0.hwdef">
	</File>
	<File Type="PS_XMD_INIT" Name="psu_init.tcl" src_db="kria_eth_top_zynq_ultra_ps_e_0_0.hwdef">
	</File>
	<File Type="HW_HANDOFF" Name="kria_eth_top_axi_ethernet_0_2.hwh" src_db="kria_eth_top_axi_ethernet_0_2.hwdef" DESIGN_HIERARCHY="kria_eth_top_i/axi_ethernet_0/inst" BD_TYPE="SCOPED_BD">
	</File>
	<File Type="BIT" Name="kria_eth_top_wrapper.bit" src_db="temp.hdf">
	</File>
	<File Type="AIE_PRIMITIVE" Name="aie_primitive.json" src_db="temp.hdf">
	</File>
	<USEDRESOURCES LUT="7594" FF="10721" BRAM="14" DSP="0"/>
</Project>

