// Automatically generated by PRGA's RTL generator
`timescale 1ns/1ps

module mdff (
    input wire [0:0] clk,
    input wire [0:0] D,
    output reg [0:0] Q,
    input wire [0:0] ce,
    input wire [0:0] sr
    );

    parameter ENABLE_CE = 0;
    parameter ENABLE_SR = 0;
    parameter SR_SET = 0;

    always @(posedge clk) begin
        if (~ENABLE_CE || ce) begin
            if (ENABLE_SR && sr) begin
                Q <= SR_SET;
            end else begin
                Q <= D;
            end
        end
    end

endmodule
