'\" t
.nh
.TH "X86-EMODPE" "7" "December 2023" "Intel" "Intel x86-64 ISA Manual"
.SH NAME
EMODPE - EXTEND AN EPC PAGE PERMISSIONS
.TS
allbox;
l l l l l 
l l l l l .
\fBOpcode/Instruction\fP	\fBOp/En\fP	\fB64/32 bit Mode Support\fP	\fBCPUID Feature Flag\fP	\fBDescription\fP
EAX = 06H ENCLU[EMODPE]	IR	V/V	SGX2	T{
This leaf function extends the access rights of an existing EPC page.
T}
.TE

.SH INSTRUCTION OPERAND ENCODING
.TS
allbox;
l l l l 
l l l l .
\fB\fP	\fB\fP	\fB\fP	\fB\fP
Op/En	EAX	RBX	RCX
IR	EMODPE (In)	Address of a SECINFO (In)	T{
Address of the destination EPC page (In)
T}
.TE

.SS DESCRIPTION
This leaf function extends the access rights associated with an existing
EPC page in the running enclave. THE RWX bits of the SECINFO parameter
are treated as a permissions mask; supplying a value that does not
extend the page permissions will have no effect. This instruction leaf
can only be executed when inside the enclave.

.PP
RBX contains the effective address of a SECINFO structure while RCX
contains the effective address of an EPC page. The table below provides
additional information on the memory parameter of the EMODPE leaf
function.

.SH EMODPE MEMORY PARAMETER SEMANTICS  href="emodpe.html#emodpe-memory-parameter-semantics"
class="anchor">¶

.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
SECINFO	EPCPAGE
T{
Read access permitted by Non Enclave
T}	T{
Read access permitted by Enclave
T}
.TE

.PP
The instruction faults if any of the following:

.SH EMODPE FAULTING CONDITIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
T{
The operands are not properly aligned.
T}	T{
If security attributes of the SECINFO page make the page inaccessible.
T}
T{
The EPC page is locked by another thread.
T}	T{
RBX does not contain an effective address in an EPC page in the running enclave.
T}
The EPC page is not valid.	T{
RCX does not contain an effective address of an EPC page in the running enclave.
T}
T{
SECINFO contains an invalid request.
T}	
.TE

.SS CONCURRENCY RESTRICTIONS
.SS OPERATION
.SH TEMP VARIABLES IN EMODPE OPERATIONAL FLOW  href="emodpe.html#temp-variables-in-emodpe-operational-flow"
class="anchor">¶

.TS
allbox;
l l l l 
l l l l .
\fBName\fP	\fBType\fP	\fBSize (bits)\fP	\fBDescription\fP
SCRATCH_SECINFO	SECINFO	512	T{
Scratch storage for holding the contents of DS:RBX.
T}
.TE

.PP
IF (DS:RBX is not 64Byte Aligned)

.PP
THEN #GP(0); FI;

.PP
IF (DS:RCX is not 4KByte Aligned)

.PP
THEN #GP(0); FI;

.PP
IF ((DS:RBX is not within CR_ELRANGE) or (DS:RCX is not within
CR_ELRANGE) )

.PP
THEN #GP(0); FI;

.PP
IF (DS:RBX does not resolve within an EPC)

.PP
THEN #PF(DS:RBX); FI;

.PP
IF (DS:RCX does not resolve within an EPC)

.PP
THEN #PF(DS:RCX); FI;

.PP
IF ( (EPCM(DS:RBX).VALID = 0) or (EPCM(DS:RBX).R = 0) or
(EPCM(DS:RBX).PENDING ≠ 0) or (EPCM(DS:RBX).MODIFIED ≠ 0) or

.PP
(EPCM(DS:RBX).BLOCKED ≠ 0) or (EPCM(DS:RBX).PT ≠ PT_REG) or
(EPCM(DS:RBX).ENCLAVESECS ≠ CR_ACTIVE_SECS) or

.PP
(EPCM(DS:RBX).ENCLAVEADDRESS ≠ (DS:RBX & ~0xFFF)) )

.PP
THEN #PF(DS:RBX); FI;

.PP
SCRATCH_SECINFO := DS:RBX;

.PP
(* Check for misconfigured SECINFO flags*)

.PP
IF (SCRATCH_SECINFO reserved fields are not zero )

.PP
THEN #GP(0); FI;

.PP
(* Check security attributes of the EPC page *)

.PP
IF ( (EPCM(DS:RCX).VALID = 0) or (EPCM(DS:RCX).PENDING ≠ 0) or
(EPCM(DS:RCX).MODIFIED ≠ 0) or

.PP
(EPCM(DS:RCX).BLOCKED ≠ 0) or (EPCM(DS:RCX).PT ≠ PT_REG) or
(EPCM(DS:RCX).ENCLAVESECS ≠ CR_ACTIVE_SECS) )

.PP
THEN #PF(DS:RCX); FI;

.PP
(* Check the EPC page for concurrency *)

.PP
IF (EPC page in use by another SGX2 instruction)

.PP
THEN #GP(0); FI;

.PP
(* Re-Check security attributes of the EPC page *)

.PP
IF ( (EPCM(DS:RCX).VALID = 0) or (EPCM(DS:RCX).PENDING ≠ 0) or
(EPCM(DS:RCX).MODIFIED ≠ 0) or

.PP
(EPCM(DS:RCX).PT ≠ PT_REG) or (EPCM(DS:RCX).ENCLAVESECS ≠
CR_ACTIVE_SECS) or

.PP
(EPCM(DS:RCX).ENCLAVEADDRESS ≠ DS:RCX))

.PP
THEN #PF(DS:RCX); FI;

.PP
(* Check for misconfigured SECINFO flags*)

.PP
IF ( (EPCM(DS:RCX).R = 0) and (SCRATCH_SECINFO.FLAGS.R = 0) and
(SCRATCH_SECINFO.FLAGS.W ≠ 0) )

.PP
(* Update EPCM permissions *)

.PP
EPCM(DS:RCX).R := EPCM(DS:RCX).R | SCRATCH_SECINFO.FLAGS.R;

.PP
EPCM(DS:RCX).W := EPCM(DS:RCX).W | SCRATCH_SECINFO.FLAGS.W;

.PP
EPCM(DS:RCX).X := EPCM(DS:RCX).X | SCRATCH_SECINFO.FLAGS.X;

.SS FLAGS AFFECTED
None

.SS PROTECTED MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#GP(0)	T{
If executed outside an enclave.
T}
	T{
If a memory operand effective address is outside the DS segment limit.
T}
	T{
If a memory operand is not properly aligned.
T}
	If a memory operand is locked.
#PF(error	T{
code) If a page fault occurs in accessing memory operands.
T}
.TE

.SS 64-BIT MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#GP(0)	T{
If executed outside an enclave.
T}
	T{
If a memory operand is non-canonical form.
T}
	T{
If a memory operand is not properly aligned.
T}
	If a memory operand is locked.
#PF(error	T{
code) If a page fault occurs in accessing memory operands.
T}
.TE

.SH COLOPHON
This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be
incomplete or
broken in various obvious or non-obvious ways.
Refer to Intel® 64 and IA-32 Architectures Software Developer’s
Manual
\[la]https://software.intel.com/en\-us/download/intel\-64\-and\-ia\-32\-architectures\-sdm\-combined\-volumes\-1\-2a\-2b\-2c\-2d\-3a\-3b\-3c\-3d\-and\-4\[ra]
for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/MrQubo/x86-manpages.
