<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\impl\gwsynthesis\zx_spectrum_v1.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\video\zx_io_spectrum.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct 16 20:12:52 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4480</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2428</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>27</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>64.000</td>
<td>15.625
<td>0.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>2</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>0.000</td>
<td>4.004</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>0.000</td>
<td>4.004</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.016</td>
<td>62.438
<td>0.000</td>
<td>8.008</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.024</td>
<td>41.625
<td>0.000</td>
<td>12.012</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.040</td>
<td>24.975
<td>0.000</td>
<td>20.020</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUT</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUT.default_gen_clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>15.625(MHz)</td>
<td>15.886(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>74.893(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>24.975(MHz)</td>
<td>61.428(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of my_hdmi/clk_125/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of my_hdmi/clk_125/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of my_hdmi/clk_125/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of my_hdmi/clk_125/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_hdmi/clk_125/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_hdmi/clk_125/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.527</td>
<td>Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
<td>Z80A/cpu/DI_Reg_2_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>32.000</td>
<td>-0.602</td>
<td>31.675</td>
</tr>
<tr>
<td>2</td>
<td>1.261</td>
<td>Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
<td>Z80A/cpu/DI_Reg_1_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>32.000</td>
<td>-0.602</td>
<td>30.941</td>
</tr>
<tr>
<td>3</td>
<td>1.303</td>
<td>Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
<td>Z80A/cpu/DI_Reg_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>32.000</td>
<td>-0.602</td>
<td>30.899</td>
</tr>
<tr>
<td>4</td>
<td>1.984</td>
<td>Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
<td>Z80A/cpu/DI_Reg_3_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>32.000</td>
<td>-0.602</td>
<td>30.218</td>
</tr>
<tr>
<td>5</td>
<td>2.139</td>
<td>Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
<td>Z80A/cpu/DI_Reg_4_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>32.000</td>
<td>-0.602</td>
<td>30.063</td>
</tr>
<tr>
<td>6</td>
<td>2.472</td>
<td>Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
<td>Z80A/cpu/DI_Reg_5_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>32.000</td>
<td>-0.602</td>
<td>29.730</td>
</tr>
<tr>
<td>7</td>
<td>3.245</td>
<td>Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
<td>Z80A/cpu/DI_Reg_6_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>32.000</td>
<td>-0.602</td>
<td>28.957</td>
</tr>
<tr>
<td>8</td>
<td>4.635</td>
<td>Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
<td>Z80A/cpu/DI_Reg_7_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>32.000</td>
<td>-0.602</td>
<td>27.567</td>
</tr>
<tr>
<td>9</td>
<td>6.440</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>gw_dram/dpb_inst_0/DIA[0]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>24.915</td>
</tr>
<tr>
<td>10</td>
<td>7.894</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>ram4/mem_mem_0_0_s/DI[0]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>23.461</td>
</tr>
<tr>
<td>11</td>
<td>8.256</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>ram4/mem_mem_0_1_s/DI[0]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>23.099</td>
</tr>
<tr>
<td>12</td>
<td>8.744</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>ram3/mem_mem_0_1_s/DI[0]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>22.611</td>
</tr>
<tr>
<td>13</td>
<td>8.910</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>ram3/mem_mem_0_2_s/DI[0]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>22.445</td>
</tr>
<tr>
<td>14</td>
<td>9.027</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>ram3/mem_mem_0_0_s/DI[0]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>22.327</td>
</tr>
<tr>
<td>15</td>
<td>9.209</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>gw_dram/dpb_inst_0/DIA[1]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>22.146</td>
</tr>
<tr>
<td>16</td>
<td>10.343</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>ram4/mem_mem_0_0_s/DI[1]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>21.012</td>
</tr>
<tr>
<td>17</td>
<td>10.358</td>
<td>Z80A/cpu/u0/IR_2_s1/Q</td>
<td>Z80A/cpu/RD_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>32.000</td>
<td>-0.602</td>
<td>21.844</td>
</tr>
<tr>
<td>18</td>
<td>10.414</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>ram4/mem_mem_0_1_s/DI[1]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>20.940</td>
</tr>
<tr>
<td>19</td>
<td>10.513</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>ram3/mem_mem_0_0_s/DI[1]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>20.842</td>
</tr>
<tr>
<td>20</td>
<td>10.528</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>ram4/mem_mem_0_2_s/DI[0]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>20.827</td>
</tr>
<tr>
<td>21</td>
<td>10.650</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>ram5/mem_mem_0_0_s/DI[0]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>20.705</td>
</tr>
<tr>
<td>22</td>
<td>11.060</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>gw_dram/dpb_inst_2/DIA[1]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>20.295</td>
</tr>
<tr>
<td>23</td>
<td>11.140</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>ram5/mem_mem_0_0_s/DI[1]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>20.215</td>
</tr>
<tr>
<td>24</td>
<td>11.357</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>ram5/mem_mem_0_2_s/DI[0]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>19.997</td>
</tr>
<tr>
<td>25</td>
<td>11.404</td>
<td>Z80A/cpu/MREQ_s1/Q</td>
<td>gw_dram/dpb_inst_1/DIA[1]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>32.000</td>
<td>0.602</td>
<td>19.950</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.590</td>
<td>Z80A/cpu/WR_n_i_s0/Q</td>
<td>gw_dram/dpb_inst_1/WREA</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>i123/key_index_0_s0/Q</td>
<td>i123/key_index_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>i123/timer_12_s0/Q</td>
<td>i123/timer_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>i123/timer_13_s0/Q</td>
<td>i123/timer_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>i123/timer_14_s0/Q</td>
<td>i123/timer_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>i123/timer_17_s0/Q</td>
<td>i123/timer_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>i123/timer_19_s0/Q</td>
<td>i123/timer_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>i123/timer_22_s0/Q</td>
<td>i123/timer_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>Z80A/cpu/u0/R_6_s1/Q</td>
<td>Z80A/cpu/u0/R_6_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>my_hdmi/timing1024x768/vcnt_3_s0/Q</td>
<td>my_hdmi/timing1024x768/vcnt_3_s0/D</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>my_hdmi/timing1024x768/vcnt_10_s0/Q</td>
<td>my_hdmi/timing1024x768/vcnt_10_s0/D</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>my_hdmi/timing1024x768/hcnt_2_s0/Q</td>
<td>my_hdmi/timing1024x768/hcnt_2_s0/D</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>i123/timer_1_s0/Q</td>
<td>i123/timer_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>i123/timer_18_s0/Q</td>
<td>i123/timer_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>i123/timer_23_s0/Q</td>
<td>i123/timer_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>i123/state_0_s0/Q</td>
<td>i123/state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>my_hdmi/dpijp/read_phase_0_s2/Q</td>
<td>my_hdmi/dpijp/read_phase_0_s2/D</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>my_hdmi/timing1024x768/vcnt_1_s0/Q</td>
<td>my_hdmi/timing1024x768/vcnt_1_s0/D</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>my_hdmi/timing1024x768/hcnt_0_s0/Q</td>
<td>my_hdmi/timing1024x768/hcnt_0_s0/D</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>my_hdmi/timing1024x768/hcnt_1_s0/Q</td>
<td>my_hdmi/timing1024x768/hcnt_1_s0/D</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>Z80A/cpu/u0/Halt_FF_s5/Q</td>
<td>Z80A/cpu/u0/Halt_FF_s5/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>Z80A/cpu/u0/R_2_s1/Q</td>
<td>Z80A/cpu/u0/R_2_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>Z80A/cpu/u0/R_5_s1/Q</td>
<td>Z80A/cpu/u0/R_5_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>Z80A/cpu/u0/ISet_0_s1/Q</td>
<td>Z80A/cpu/u0/ISet_0_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>i123/timer_0_s3/Q</td>
<td>i123/timer_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>29.469</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/MREQ_s1/CLEAR</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>32.000</td>
<td>-0.602</td>
<td>3.090</td>
</tr>
<tr>
<td>2</td>
<td>29.469</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/IORQ_n_i_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>32.000</td>
<td>-0.602</td>
<td>3.090</td>
</tr>
<tr>
<td>3</td>
<td>29.469</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/RD_s1/CLEAR</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>32.000</td>
<td>-0.602</td>
<td>3.090</td>
</tr>
<tr>
<td>4</td>
<td>29.469</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/MReq_Inhibit_s0/CLEAR</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
<td>32.000</td>
<td>-0.602</td>
<td>3.090</td>
</tr>
<tr>
<td>5</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/Halt_FF_s5/CLEAR</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>6</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/ACC_7_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>7</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/IntE_FF1_s1/CLEAR</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>8</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_0_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>9</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_1_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>10</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_2_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>11</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_3_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>12</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_4_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>13</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_5_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>14</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_6_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>15</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_7_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>16</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_8_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>17</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_9_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>18</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_10_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>19</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_11_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>20</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_12_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>21</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_13_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>22</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_14_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>23</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_15_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>24</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/F_0_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>25</td>
<td>60.867</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/F_1_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>64.000</td>
<td>0.000</td>
<td>3.090</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/Halt_FF_s5/CLEAR</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>2</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/ACC_7_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>3</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/IntE_FF1_s1/CLEAR</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>4</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_0_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>5</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_1_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>6</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_2_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>7</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_3_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>8</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_4_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>9</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_5_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>10</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_6_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>11</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_7_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>12</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_8_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>13</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_9_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>14</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_10_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>15</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_11_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>16</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_12_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>17</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_13_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>18</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_14_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>19</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/SP_15_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>20</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/F_0_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>21</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/F_1_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>22</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/F_2_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>23</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/F_3_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>24</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/F_4_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>25</td>
<td>1.842</td>
<td>Z80A/cpu/Reset_s_s0/Q</td>
<td>Z80A/cpu/u0/F_5_s1/PRESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>i123/state_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>i123/timer_26_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>i123/timer_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>i123/timer_20_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>i123/timer_12_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>i123/key_index_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>i123/key_5_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>i123/key_5_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>i123/key_index_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>i123/key_5_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[6]</td>
<td>Z80A/cpu/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.902</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
</tr>
<tr>
<td>6.856</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>Z80A/cpu/u0/n1736_s3/I2</td>
</tr>
<tr>
<td>7.888</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1736_s3/F</td>
</tr>
<tr>
<td>10.193</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>Z80A/cpu/u0/n1735_s2/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s2/F</td>
</tr>
<tr>
<td>12.194</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>Z80A/cpu/u0/n1735_s1/I1</td>
</tr>
<tr>
<td>13.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s1/F</td>
</tr>
<tr>
<td>15.619</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>rom1/n4_s2/I0</td>
</tr>
<tr>
<td>16.441</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C35[0][B]</td>
<td style=" background: #97FFFF;">rom1/n4_s2/F</td>
</tr>
<tr>
<td>19.689</td>
<td>3.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>ram4/n100_s0/I1</td>
</tr>
<tr>
<td>20.315</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s0/F</td>
</tr>
<tr>
<td>24.220</td>
<td>3.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>Z80A/cpu/u0/n1778_s7/I0</td>
</tr>
<tr>
<td>25.319</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1778_s7/F</td>
</tr>
<tr>
<td>25.324</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>Z80A/cpu/u0/n1778_s2/I2</td>
</tr>
<tr>
<td>26.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1778_s2/F</td>
</tr>
<tr>
<td>29.016</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>io_in/data_bus_Z_2_s/I1</td>
</tr>
<tr>
<td>30.048</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_2_s/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>Z80A/cpu/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>33.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>Z80A/cpu/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.564, 23.880%; route: 20.651, 65.197%; tC2Q: 3.460, 10.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[6]</td>
<td>Z80A/cpu/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.902</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
</tr>
<tr>
<td>6.856</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>Z80A/cpu/u0/n1736_s3/I2</td>
</tr>
<tr>
<td>7.888</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1736_s3/F</td>
</tr>
<tr>
<td>10.193</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>Z80A/cpu/u0/n1735_s2/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s2/F</td>
</tr>
<tr>
<td>12.194</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>Z80A/cpu/u0/n1735_s1/I1</td>
</tr>
<tr>
<td>13.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s1/F</td>
</tr>
<tr>
<td>15.619</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>rom1/n4_s2/I0</td>
</tr>
<tr>
<td>16.441</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C35[0][B]</td>
<td style=" background: #97FFFF;">rom1/n4_s2/F</td>
</tr>
<tr>
<td>19.863</td>
<td>3.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>rom0/n4_s2/I1</td>
</tr>
<tr>
<td>20.685</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">rom0/n4_s2/F</td>
</tr>
<tr>
<td>20.691</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>rom0/n4_s1/I1</td>
</tr>
<tr>
<td>21.513</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C35[1][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s1/F</td>
</tr>
<tr>
<td>25.761</td>
<td>4.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>Z80A/cpu/u0/n1779_s6/I0</td>
</tr>
<tr>
<td>26.583</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1779_s6/F</td>
</tr>
<tr>
<td>29.170</td>
<td>2.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>io_in/data_bus_Z_1_s0/I1</td>
</tr>
<tr>
<td>29.796</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_1_s0/F</td>
</tr>
<tr>
<td>32.383</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>Z80A/cpu/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>33.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>Z80A/cpu/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.800, 21.977%; route: 20.681, 66.840%; tC2Q: 3.460, 11.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[6]</td>
<td>Z80A/cpu/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.902</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
</tr>
<tr>
<td>6.856</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>Z80A/cpu/u0/n1736_s3/I2</td>
</tr>
<tr>
<td>7.888</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1736_s3/F</td>
</tr>
<tr>
<td>10.193</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>Z80A/cpu/u0/n1735_s2/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s2/F</td>
</tr>
<tr>
<td>12.194</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>Z80A/cpu/u0/n1735_s1/I1</td>
</tr>
<tr>
<td>13.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s1/F</td>
</tr>
<tr>
<td>15.619</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>rom1/n4_s2/I0</td>
</tr>
<tr>
<td>16.441</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C35[0][B]</td>
<td style=" background: #97FFFF;">rom1/n4_s2/F</td>
</tr>
<tr>
<td>21.312</td>
<td>4.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td>Z80A/cpu/u0/n1780_s15/I3</td>
</tr>
<tr>
<td>22.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1780_s15/F</td>
</tr>
<tr>
<td>24.117</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td>Z80A/cpu/u0/n1780_s13/I0</td>
</tr>
<tr>
<td>25.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1780_s13/F</td>
</tr>
<tr>
<td>25.222</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td>Z80A/cpu/u0/n1780_s7/I2</td>
</tr>
<tr>
<td>26.321</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1780_s7/F</td>
</tr>
<tr>
<td>27.460</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td>Z80A/cpu/u0/n1780_s2/I1</td>
</tr>
<tr>
<td>28.492</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1780_s2/F</td>
</tr>
<tr>
<td>29.301</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>io_in/data_bus_Z_0_s0/I0</td>
</tr>
<tr>
<td>29.927</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C32[3][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_0_s0/F</td>
</tr>
<tr>
<td>32.341</td>
<td>2.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>Z80A/cpu/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>33.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>Z80A/cpu/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.596, 27.820%; route: 18.843, 60.983%; tC2Q: 3.460, 11.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[6]</td>
<td>Z80A/cpu/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.902</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
</tr>
<tr>
<td>6.856</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>Z80A/cpu/u0/n1736_s3/I2</td>
</tr>
<tr>
<td>7.888</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1736_s3/F</td>
</tr>
<tr>
<td>10.193</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>Z80A/cpu/u0/n1735_s2/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s2/F</td>
</tr>
<tr>
<td>12.194</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>Z80A/cpu/u0/n1735_s1/I1</td>
</tr>
<tr>
<td>13.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s1/F</td>
</tr>
<tr>
<td>15.619</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>rom1/n4_s2/I0</td>
</tr>
<tr>
<td>16.441</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C35[0][B]</td>
<td style=" background: #97FFFF;">rom1/n4_s2/F</td>
</tr>
<tr>
<td>18.724</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>Z80A/cpu/u0/n1776_s18/I0</td>
</tr>
<tr>
<td>19.350</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C34[0][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1776_s18/F</td>
</tr>
<tr>
<td>24.227</td>
<td>4.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>Z80A/cpu/u0/n1777_s13/I3</td>
</tr>
<tr>
<td>25.049</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1777_s13/F</td>
</tr>
<tr>
<td>25.055</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>Z80A/cpu/u0/n1777_s8/I2</td>
</tr>
<tr>
<td>25.877</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1777_s8/F</td>
</tr>
<tr>
<td>27.016</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>Z80A/cpu/u0/n1777_s2/I3</td>
</tr>
<tr>
<td>28.048</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1777_s2/F</td>
</tr>
<tr>
<td>29.027</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>io_in/data_bus_Z_3_s/I1</td>
</tr>
<tr>
<td>30.059</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_3_s/F</td>
</tr>
<tr>
<td>31.660</td>
<td>1.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>Z80A/cpu/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>33.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>Z80A/cpu/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.042, 26.614%; route: 18.716, 61.936%; tC2Q: 3.460, 11.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[6]</td>
<td>Z80A/cpu/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.902</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
</tr>
<tr>
<td>6.856</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>Z80A/cpu/u0/n1736_s3/I2</td>
</tr>
<tr>
<td>7.888</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1736_s3/F</td>
</tr>
<tr>
<td>10.193</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>Z80A/cpu/u0/n1735_s2/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s2/F</td>
</tr>
<tr>
<td>12.194</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>Z80A/cpu/u0/n1735_s1/I1</td>
</tr>
<tr>
<td>13.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s1/F</td>
</tr>
<tr>
<td>15.619</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>rom1/n4_s2/I0</td>
</tr>
<tr>
<td>16.441</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C35[0][B]</td>
<td style=" background: #97FFFF;">rom1/n4_s2/F</td>
</tr>
<tr>
<td>20.981</td>
<td>4.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>Z80A/cpu/u0/n1776_s24/I3</td>
</tr>
<tr>
<td>21.803</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1776_s24/F</td>
</tr>
<tr>
<td>22.293</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>Z80A/cpu/u0/n1776_s11/I0</td>
</tr>
<tr>
<td>23.319</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1776_s11/F</td>
</tr>
<tr>
<td>23.738</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td>Z80A/cpu/u0/n1776_s4/I2</td>
</tr>
<tr>
<td>24.560</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1776_s4/F</td>
</tr>
<tr>
<td>24.565</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>Z80A/cpu/u0/n1776_s1/I1</td>
</tr>
<tr>
<td>25.664</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1776_s1/F</td>
</tr>
<tr>
<td>28.586</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>io_in/data_bus_Z_4_s/I0</td>
</tr>
<tr>
<td>29.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_4_s/F</td>
</tr>
<tr>
<td>31.505</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>Z80A/cpu/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>33.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>Z80A/cpu/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.299, 27.605%; route: 18.304, 60.886%; tC2Q: 3.460, 11.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[6]</td>
<td>Z80A/cpu/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.902</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
</tr>
<tr>
<td>6.856</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>Z80A/cpu/u0/n1736_s3/I2</td>
</tr>
<tr>
<td>7.888</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1736_s3/F</td>
</tr>
<tr>
<td>10.193</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>Z80A/cpu/u0/n1735_s2/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s2/F</td>
</tr>
<tr>
<td>12.194</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>Z80A/cpu/u0/n1735_s1/I1</td>
</tr>
<tr>
<td>13.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s1/F</td>
</tr>
<tr>
<td>15.619</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>rom1/n4_s2/I0</td>
</tr>
<tr>
<td>16.441</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C35[0][B]</td>
<td style=" background: #97FFFF;">rom1/n4_s2/F</td>
</tr>
<tr>
<td>19.863</td>
<td>3.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>rom0/n4_s2/I1</td>
</tr>
<tr>
<td>20.685</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">rom0/n4_s2/F</td>
</tr>
<tr>
<td>20.691</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>rom0/n4_s1/I1</td>
</tr>
<tr>
<td>21.513</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C35[1][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s1/F</td>
</tr>
<tr>
<td>23.153</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>io_in/data_bus_Z_5_s0/I0</td>
</tr>
<tr>
<td>24.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_5_s0/F</td>
</tr>
<tr>
<td>25.655</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>io_in/data_bus_Z_5_s/I1</td>
</tr>
<tr>
<td>26.477</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_5_s/F</td>
</tr>
<tr>
<td>31.172</td>
<td>4.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>Z80A/cpu/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>33.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>Z80A/cpu/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.206, 24.238%; route: 19.064, 64.124%; tC2Q: 3.460, 11.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[6]</td>
<td>Z80A/cpu/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.902</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
</tr>
<tr>
<td>6.856</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>Z80A/cpu/u0/n1736_s3/I2</td>
</tr>
<tr>
<td>7.888</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1736_s3/F</td>
</tr>
<tr>
<td>10.193</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>Z80A/cpu/u0/n1735_s2/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s2/F</td>
</tr>
<tr>
<td>12.194</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>Z80A/cpu/u0/n1735_s1/I1</td>
</tr>
<tr>
<td>13.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s1/F</td>
</tr>
<tr>
<td>15.619</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>rom1/n4_s2/I0</td>
</tr>
<tr>
<td>16.441</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C35[0][B]</td>
<td style=" background: #97FFFF;">rom1/n4_s2/F</td>
</tr>
<tr>
<td>19.689</td>
<td>3.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>ram4/n100_s0/I1</td>
</tr>
<tr>
<td>20.315</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s0/F</td>
</tr>
<tr>
<td>22.274</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>io_in/data_bus_Z_6_s7/I3</td>
</tr>
<tr>
<td>23.373</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_6_s7/F</td>
</tr>
<tr>
<td>24.996</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>io_in/data_bus_Z_6_s1/I3</td>
</tr>
<tr>
<td>26.028</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_6_s1/F</td>
</tr>
<tr>
<td>26.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>io_in/data_bus_Z_6_s/I3</td>
</tr>
<tr>
<td>26.856</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C35[1][B]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_6_s/F</td>
</tr>
<tr>
<td>30.399</td>
<td>3.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td>Z80A/cpu/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>33.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[1][B]</td>
<td>Z80A/cpu/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.287, 25.165%; route: 18.210, 62.886%; tC2Q: 3.460, 11.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[6]</td>
<td>Z80A/cpu/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.902</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
</tr>
<tr>
<td>6.856</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>Z80A/cpu/u0/n1736_s3/I2</td>
</tr>
<tr>
<td>7.888</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1736_s3/F</td>
</tr>
<tr>
<td>10.193</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>Z80A/cpu/u0/n1735_s2/I2</td>
</tr>
<tr>
<td>11.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s2/F</td>
</tr>
<tr>
<td>12.194</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>Z80A/cpu/u0/n1735_s1/I1</td>
</tr>
<tr>
<td>13.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1735_s1/F</td>
</tr>
<tr>
<td>15.619</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>rom1/n4_s2/I0</td>
</tr>
<tr>
<td>16.441</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C35[0][B]</td>
<td style=" background: #97FFFF;">rom1/n4_s2/F</td>
</tr>
<tr>
<td>19.689</td>
<td>3.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>ram4/n100_s0/I1</td>
</tr>
<tr>
<td>20.315</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s0/F</td>
</tr>
<tr>
<td>22.274</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>io_in/data_bus_Z_7_s2/I3</td>
</tr>
<tr>
<td>23.373</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_7_s2/F</td>
</tr>
<tr>
<td>24.996</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>io_in/data_bus_Z_7_s/I2</td>
</tr>
<tr>
<td>26.095</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C35[2][B]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_7_s/F</td>
</tr>
<tr>
<td>29.009</td>
<td>2.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>Z80A/cpu/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>33.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>Z80A/cpu/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.532, 23.695%; route: 17.575, 63.753%; tC2Q: 3.460, 12.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_dram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>40.219</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>ram4/n100_s2/I2</td>
</tr>
<tr>
<td>41.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s2/F</td>
</tr>
<tr>
<td>41.057</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>ram3/n100_s4/I3</td>
</tr>
<tr>
<td>41.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">ram3/n100_s4/F</td>
</tr>
<tr>
<td>43.988</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>ram3/n100_s3/I2</td>
</tr>
<tr>
<td>45.087</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">ram3/n100_s3/F</td>
</tr>
<tr>
<td>47.206</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][B]</td>
<td>Z80A/cpu/u0/n1780_s4/I3</td>
</tr>
<tr>
<td>48.028</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1780_s4/F</td>
</tr>
<tr>
<td>50.305</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>io_in/data_bus_Z_0_s0/I2</td>
</tr>
<tr>
<td>51.337</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C32[3][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_0_s0/F</td>
</tr>
<tr>
<td>58.959</td>
<td>7.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">gw_dram/dpb_inst_0/DIA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>gw_dram/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>gw_dram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.629, 22.593%; route: 18.827, 75.567%; tC2Q: 0.458, 1.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram4/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>40.219</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>ram4/n100_s2/I2</td>
</tr>
<tr>
<td>41.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s2/F</td>
</tr>
<tr>
<td>41.057</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>ram3/n100_s4/I3</td>
</tr>
<tr>
<td>41.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">ram3/n100_s4/F</td>
</tr>
<tr>
<td>43.988</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>ram3/n100_s3/I2</td>
</tr>
<tr>
<td>45.087</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">ram3/n100_s3/F</td>
</tr>
<tr>
<td>47.206</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][B]</td>
<td>Z80A/cpu/u0/n1780_s4/I3</td>
</tr>
<tr>
<td>48.028</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1780_s4/F</td>
</tr>
<tr>
<td>50.305</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>io_in/data_bus_Z_0_s0/I2</td>
</tr>
<tr>
<td>51.337</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C32[3][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_0_s0/F</td>
</tr>
<tr>
<td>57.505</td>
<td>6.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">ram4/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>ram4/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>ram4/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.629, 23.993%; route: 17.374, 74.053%; tC2Q: 0.458, 1.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram4/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>40.219</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>ram4/n100_s2/I2</td>
</tr>
<tr>
<td>41.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s2/F</td>
</tr>
<tr>
<td>41.057</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>ram4/n100_s0/I3</td>
</tr>
<tr>
<td>41.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s0/F</td>
</tr>
<tr>
<td>45.784</td>
<td>3.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>Z80A/cpu/u0/n1778_s7/I0</td>
</tr>
<tr>
<td>46.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1778_s7/F</td>
</tr>
<tr>
<td>46.889</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>Z80A/cpu/u0/n1778_s2/I2</td>
</tr>
<tr>
<td>47.988</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1778_s2/F</td>
</tr>
<tr>
<td>50.581</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>io_in/data_bus_Z_2_s/I1</td>
</tr>
<tr>
<td>51.613</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_2_s/F</td>
</tr>
<tr>
<td>57.143</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">ram4/mem_mem_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ram4/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ram4/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.906, 25.568%; route: 16.735, 72.448%; tC2Q: 0.458, 1.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram3/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>40.219</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>ram4/n100_s2/I2</td>
</tr>
<tr>
<td>41.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s2/F</td>
</tr>
<tr>
<td>41.057</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>ram4/n100_s0/I3</td>
</tr>
<tr>
<td>41.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s0/F</td>
</tr>
<tr>
<td>45.784</td>
<td>3.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>Z80A/cpu/u0/n1778_s7/I0</td>
</tr>
<tr>
<td>46.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1778_s7/F</td>
</tr>
<tr>
<td>46.889</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>Z80A/cpu/u0/n1778_s2/I2</td>
</tr>
<tr>
<td>47.988</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1778_s2/F</td>
</tr>
<tr>
<td>50.581</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>io_in/data_bus_Z_2_s/I1</td>
</tr>
<tr>
<td>51.613</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_2_s/F</td>
</tr>
<tr>
<td>56.654</td>
<td>5.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">ram3/mem_mem_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>ram3/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>ram3/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.906, 26.121%; route: 16.246, 71.852%; tC2Q: 0.458, 2.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram3/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>40.219</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>ram4/n100_s2/I2</td>
</tr>
<tr>
<td>41.021</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s2/F</td>
</tr>
<tr>
<td>41.448</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>Z80A/cpu/u0/n1777_s6/I3</td>
</tr>
<tr>
<td>42.270</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1777_s6/F</td>
</tr>
<tr>
<td>45.847</td>
<td>3.577</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>Z80A/cpu/u0/n1776_s6/I1</td>
</tr>
<tr>
<td>46.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1776_s6/F</td>
</tr>
<tr>
<td>46.884</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td>Z80A/cpu/u0/n1776_s2/I2</td>
</tr>
<tr>
<td>47.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C11[2][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1776_s2/F</td>
</tr>
<tr>
<td>49.612</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>io_in/data_bus_Z_4_s/I1</td>
</tr>
<tr>
<td>50.644</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_4_s/F</td>
</tr>
<tr>
<td>56.489</td>
<td>5.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">ram3/mem_mem_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>ram3/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>ram3/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.819, 25.926%; route: 16.167, 72.032%; tC2Q: 0.458, 2.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram3/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>40.219</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>ram4/n100_s2/I2</td>
</tr>
<tr>
<td>41.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s2/F</td>
</tr>
<tr>
<td>41.057</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>ram3/n100_s4/I3</td>
</tr>
<tr>
<td>41.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">ram3/n100_s4/F</td>
</tr>
<tr>
<td>43.988</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>ram3/n100_s3/I2</td>
</tr>
<tr>
<td>45.087</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">ram3/n100_s3/F</td>
</tr>
<tr>
<td>47.206</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][B]</td>
<td>Z80A/cpu/u0/n1780_s4/I3</td>
</tr>
<tr>
<td>48.028</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1780_s4/F</td>
</tr>
<tr>
<td>50.305</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>io_in/data_bus_Z_0_s0/I2</td>
</tr>
<tr>
<td>51.337</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C32[3][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_0_s0/F</td>
</tr>
<tr>
<td>56.371</td>
<td>5.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">ram3/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ram3/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ram3/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.629, 25.211%; route: 16.240, 72.736%; tC2Q: 0.458, 2.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_dram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>42.013</td>
<td>4.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>rom0/n4_s1/I2</td>
</tr>
<tr>
<td>43.045</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C35[1][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s1/F</td>
</tr>
<tr>
<td>47.293</td>
<td>4.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>Z80A/cpu/u0/n1779_s6/I0</td>
</tr>
<tr>
<td>48.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1779_s6/F</td>
</tr>
<tr>
<td>50.703</td>
<td>2.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>io_in/data_bus_Z_1_s0/I1</td>
</tr>
<tr>
<td>51.329</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_1_s0/F</td>
</tr>
<tr>
<td>56.190</td>
<td>4.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">gw_dram/dpb_inst_0/DIA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>gw_dram/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>gw_dram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.512, 15.858%; route: 18.176, 82.072%; tC2Q: 0.458, 2.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram4/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>42.013</td>
<td>4.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>rom0/n4_s1/I2</td>
</tr>
<tr>
<td>43.045</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C35[1][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s1/F</td>
</tr>
<tr>
<td>47.293</td>
<td>4.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>Z80A/cpu/u0/n1779_s6/I0</td>
</tr>
<tr>
<td>48.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1779_s6/F</td>
</tr>
<tr>
<td>50.703</td>
<td>2.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>io_in/data_bus_Z_1_s0/I1</td>
</tr>
<tr>
<td>51.329</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_1_s0/F</td>
</tr>
<tr>
<td>55.056</td>
<td>3.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">ram4/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>ram4/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>ram4/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.512, 16.714%; route: 17.042, 81.105%; tC2Q: 0.458, 2.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/IR_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/RD_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>Z80A/cpu/u0/IR_2_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>95</td>
<td>R13C32[1][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/IR_2_s1/Q</td>
</tr>
<tr>
<td>5.189</td>
<td>3.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>Z80A/cpu/u0/BusB_0_s280/I2</td>
</tr>
<tr>
<td>6.288</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C28[2][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/BusB_0_s280/F</td>
</tr>
<tr>
<td>8.897</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>Z80A/cpu/u0/Read_To_Reg_r_3_s36/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/Read_To_Reg_r_3_s36/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>Z80A/cpu/u0/Read_To_Reg_r_3_s30/I1</td>
</tr>
<tr>
<td>11.297</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/Read_To_Reg_r_3_s30/F</td>
</tr>
<tr>
<td>13.405</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>io_in/data_bus_Z_6_s10/I3</td>
</tr>
<tr>
<td>14.431</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_6_s10/F</td>
</tr>
<tr>
<td>14.850</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>io_in/data_bus_Z_6_s3/I1</td>
</tr>
<tr>
<td>15.882</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_6_s3/F</td>
</tr>
<tr>
<td>15.887</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td>io_in/data_bus_Z_6_s0/I2</td>
</tr>
<tr>
<td>16.986</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C32[2][B]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_6_s0/F</td>
</tr>
<tr>
<td>22.187</td>
<td>5.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>Z80A/cpu/n510_s3/I3</td>
</tr>
<tr>
<td>23.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/n510_s3/F</td>
</tr>
<tr>
<td>23.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/RD_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>Z80A/cpu/RD_s1/CLK</td>
</tr>
<tr>
<td>33.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>Z80A/cpu/RD_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.419, 33.963%; route: 13.967, 63.939%; tC2Q: 0.458, 2.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram4/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>40.219</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>ram4/n100_s2/I2</td>
</tr>
<tr>
<td>41.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s2/F</td>
</tr>
<tr>
<td>41.057</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>ram3/n100_s4/I3</td>
</tr>
<tr>
<td>41.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">ram3/n100_s4/F</td>
</tr>
<tr>
<td>46.274</td>
<td>4.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>Z80A/cpu/u0/n1777_s8/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1777_s8/F</td>
</tr>
<tr>
<td>48.039</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>Z80A/cpu/u0/n1777_s2/I3</td>
</tr>
<tr>
<td>49.071</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1777_s2/F</td>
</tr>
<tr>
<td>50.050</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>io_in/data_bus_Z_3_s/I1</td>
</tr>
<tr>
<td>51.082</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_3_s/F</td>
</tr>
<tr>
<td>54.984</td>
<td>3.902</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">ram4/mem_mem_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ram4/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ram4/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.366, 25.625%; route: 15.116, 72.186%; tC2Q: 0.458, 2.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram3/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>42.013</td>
<td>4.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>rom0/n4_s1/I2</td>
</tr>
<tr>
<td>43.045</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C35[1][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s1/F</td>
</tr>
<tr>
<td>47.293</td>
<td>4.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>Z80A/cpu/u0/n1779_s6/I0</td>
</tr>
<tr>
<td>48.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1779_s6/F</td>
</tr>
<tr>
<td>50.703</td>
<td>2.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>io_in/data_bus_Z_1_s0/I1</td>
</tr>
<tr>
<td>51.329</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_1_s0/F</td>
</tr>
<tr>
<td>54.885</td>
<td>3.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">ram3/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ram3/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ram3/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.512, 16.851%; route: 16.871, 80.950%; tC2Q: 0.458, 2.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram4/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>40.219</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>ram4/n100_s2/I2</td>
</tr>
<tr>
<td>41.021</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s2/F</td>
</tr>
<tr>
<td>41.448</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>Z80A/cpu/u0/n1777_s6/I3</td>
</tr>
<tr>
<td>42.270</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1777_s6/F</td>
</tr>
<tr>
<td>45.847</td>
<td>3.577</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>Z80A/cpu/u0/n1776_s6/I1</td>
</tr>
<tr>
<td>46.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1776_s6/F</td>
</tr>
<tr>
<td>46.884</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td>Z80A/cpu/u0/n1776_s2/I2</td>
</tr>
<tr>
<td>47.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C11[2][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1776_s2/F</td>
</tr>
<tr>
<td>49.612</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>io_in/data_bus_Z_4_s/I1</td>
</tr>
<tr>
<td>50.644</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_4_s/F</td>
</tr>
<tr>
<td>54.870</td>
<td>4.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">ram4/mem_mem_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>ram4/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>ram4/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.819, 27.940%; route: 14.549, 69.859%; tC2Q: 0.458, 2.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram5/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>40.219</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>ram4/n100_s2/I2</td>
</tr>
<tr>
<td>41.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s2/F</td>
</tr>
<tr>
<td>41.057</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>ram3/n100_s4/I3</td>
</tr>
<tr>
<td>41.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">ram3/n100_s4/F</td>
</tr>
<tr>
<td>43.988</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>ram3/n100_s3/I2</td>
</tr>
<tr>
<td>45.087</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">ram3/n100_s3/F</td>
</tr>
<tr>
<td>47.206</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][B]</td>
<td>Z80A/cpu/u0/n1780_s4/I3</td>
</tr>
<tr>
<td>48.028</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1780_s4/F</td>
</tr>
<tr>
<td>50.305</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>io_in/data_bus_Z_0_s0/I2</td>
</tr>
<tr>
<td>51.337</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C32[3][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_0_s0/F</td>
</tr>
<tr>
<td>54.748</td>
<td>3.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">ram5/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>ram5/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>ram5/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.629, 27.187%; route: 14.617, 70.599%; tC2Q: 0.458, 2.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_dram/dpb_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>40.219</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>ram4/n100_s2/I2</td>
</tr>
<tr>
<td>41.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s2/F</td>
</tr>
<tr>
<td>41.057</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>ram3/n100_s4/I3</td>
</tr>
<tr>
<td>41.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">ram3/n100_s4/F</td>
</tr>
<tr>
<td>43.988</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>ram3/n100_s3/I2</td>
</tr>
<tr>
<td>45.087</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">ram3/n100_s3/F</td>
</tr>
<tr>
<td>46.717</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>io_in/data_bus_Z_5_s1/I3</td>
</tr>
<tr>
<td>47.539</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_5_s1/F</td>
</tr>
<tr>
<td>48.359</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>io_in/data_bus_Z_5_s/I2</td>
</tr>
<tr>
<td>48.985</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_5_s/F</td>
</tr>
<tr>
<td>54.339</td>
<td>5.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">gw_dram/dpb_inst_2/DIA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>gw_dram/dpb_inst_2/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>gw_dram/dpb_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.223, 25.735%; route: 14.614, 72.006%; tC2Q: 0.458, 2.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram5/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>42.013</td>
<td>4.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>rom0/n4_s1/I2</td>
</tr>
<tr>
<td>43.045</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C35[1][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s1/F</td>
</tr>
<tr>
<td>47.293</td>
<td>4.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>Z80A/cpu/u0/n1779_s6/I0</td>
</tr>
<tr>
<td>48.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1779_s6/F</td>
</tr>
<tr>
<td>50.703</td>
<td>2.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>io_in/data_bus_Z_1_s0/I1</td>
</tr>
<tr>
<td>51.329</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_1_s0/F</td>
</tr>
<tr>
<td>54.259</td>
<td>2.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">ram5/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>ram5/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>ram5/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.512, 17.373%; route: 16.245, 80.360%; tC2Q: 0.458, 2.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram5/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>40.219</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>ram4/n100_s2/I2</td>
</tr>
<tr>
<td>41.021</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s2/F</td>
</tr>
<tr>
<td>41.448</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>Z80A/cpu/u0/n1777_s6/I3</td>
</tr>
<tr>
<td>42.270</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1777_s6/F</td>
</tr>
<tr>
<td>45.847</td>
<td>3.577</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>Z80A/cpu/u0/n1776_s6/I1</td>
</tr>
<tr>
<td>46.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1776_s6/F</td>
</tr>
<tr>
<td>46.884</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td>Z80A/cpu/u0/n1776_s2/I2</td>
</tr>
<tr>
<td>47.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C11[2][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1776_s2/F</td>
</tr>
<tr>
<td>49.612</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>io_in/data_bus_Z_4_s/I1</td>
</tr>
<tr>
<td>50.644</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_4_s/F</td>
</tr>
<tr>
<td>54.041</td>
<td>3.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">ram5/mem_mem_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>ram5/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>ram5/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.819, 29.099%; route: 13.720, 68.609%; tC2Q: 0.458, 2.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_dram/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.502</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/Q</td>
</tr>
<tr>
<td>36.439</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>rom0/n4_s4/I0</td>
</tr>
<tr>
<td>37.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">rom0/n4_s4/F</td>
</tr>
<tr>
<td>40.219</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>ram4/n100_s2/I2</td>
</tr>
<tr>
<td>41.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">ram4/n100_s2/F</td>
</tr>
<tr>
<td>41.057</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>ram3/n100_s4/I3</td>
</tr>
<tr>
<td>41.879</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">ram3/n100_s4/F</td>
</tr>
<tr>
<td>46.274</td>
<td>4.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>Z80A/cpu/u0/n1777_s8/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1777_s8/F</td>
</tr>
<tr>
<td>48.039</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>Z80A/cpu/u0/n1777_s2/I3</td>
</tr>
<tr>
<td>49.071</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1777_s2/F</td>
</tr>
<tr>
<td>50.050</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>io_in/data_bus_Z_3_s/I1</td>
</tr>
<tr>
<td>51.082</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">io_in/data_bus_Z_3_s/F</td>
</tr>
<tr>
<td>53.994</td>
<td>2.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">gw_dram/dpb_inst_1/DIA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>gw_dram/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>gw_dram/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.366, 26.897%; route: 14.126, 70.806%; tC2Q: 0.458, 2.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_dram/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td>Z80A/cpu/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R6C17[1][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>1.616</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">gw_dram/dpb_inst_1/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>gw_dram/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>gw_dram/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 44.668%; tC2Q: 0.333, 55.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i123/key_index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i123/key_index_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>i123/key_index_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C41[0][A]</td>
<td style=" font-weight:bold;">i123/key_index_0_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>i123/n437_s2/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" background: #97FFFF;">i123/n437_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" font-weight:bold;">i123/key_index_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>i123/key_index_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>i123/key_index_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i123/timer_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i123/timer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>i123/timer_12_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">i123/timer_12_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>i123/n477_s8/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td style=" background: #97FFFF;">i123/n477_s8/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">i123/timer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>i123/timer_12_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>i123/timer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i123/timer_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i123/timer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>i123/timer_13_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C35[0][A]</td>
<td style=" font-weight:bold;">i123/timer_13_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>i123/n476_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" background: #97FFFF;">i123/n476_s8/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" font-weight:bold;">i123/timer_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>i123/timer_13_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>i123/timer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i123/timer_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i123/timer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>i123/timer_14_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C38[1][A]</td>
<td style=" font-weight:bold;">i123/timer_14_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>i123/n475_s8/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">i123/n475_s8/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" font-weight:bold;">i123/timer_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>i123/timer_14_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>i123/timer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i123/timer_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i123/timer_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>i123/timer_17_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C37[0][A]</td>
<td style=" font-weight:bold;">i123/timer_17_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>i123/n472_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">i123/n472_s8/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" font-weight:bold;">i123/timer_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>i123/timer_17_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>i123/timer_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i123/timer_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i123/timer_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>i123/timer_19_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R23C38[1][A]</td>
<td style=" font-weight:bold;">i123/timer_19_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>i123/n470_s8/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">i123/n470_s8/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td style=" font-weight:bold;">i123/timer_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>i123/timer_19_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>i123/timer_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i123/timer_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i123/timer_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>i123/timer_22_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">i123/timer_22_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>i123/n467_s8/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" background: #97FFFF;">i123/n467_s8/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">i123/timer_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>i123/timer_22_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>i123/timer_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/R_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/R_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td>Z80A/cpu/u0/R_6_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C22[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/R_6_s1/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td>Z80A/cpu/u0/n1750_s0/I2</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1750_s0/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/R_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td>Z80A/cpu/u0/R_6_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C22[1][A]</td>
<td>Z80A/cpu/u0/R_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_hdmi/timing1024x768/vcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hdmi/timing1024x768/vcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>151</td>
<td>TOPSIDE[0]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>my_hdmi/timing1024x768/vcnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">my_hdmi/timing1024x768/vcnt_3_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>my_hdmi/timing1024x768/n41_s3/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">my_hdmi/timing1024x768/n41_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">my_hdmi/timing1024x768/vcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>151</td>
<td>TOPSIDE[0]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>my_hdmi/timing1024x768/vcnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>my_hdmi/timing1024x768/vcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_hdmi/timing1024x768/vcnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hdmi/timing1024x768/vcnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>151</td>
<td>TOPSIDE[0]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>my_hdmi/timing1024x768/vcnt_10_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C40[1][A]</td>
<td style=" font-weight:bold;">my_hdmi/timing1024x768/vcnt_10_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>my_hdmi/timing1024x768/n34_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">my_hdmi/timing1024x768/n34_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" font-weight:bold;">my_hdmi/timing1024x768/vcnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>151</td>
<td>TOPSIDE[0]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>my_hdmi/timing1024x768/vcnt_10_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>my_hdmi/timing1024x768/vcnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_hdmi/timing1024x768/hcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hdmi/timing1024x768/hcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>151</td>
<td>TOPSIDE[0]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>my_hdmi/timing1024x768/hcnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R17C41[0][A]</td>
<td style=" font-weight:bold;">my_hdmi/timing1024x768/hcnt_2_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>my_hdmi/timing1024x768/n65_s2/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">my_hdmi/timing1024x768/n65_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" font-weight:bold;">my_hdmi/timing1024x768/hcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>151</td>
<td>TOPSIDE[0]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>my_hdmi/timing1024x768/hcnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>my_hdmi/timing1024x768/hcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i123/timer_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i123/timer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>i123/timer_1_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C37[0][A]</td>
<td style=" font-weight:bold;">i123/timer_1_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>i123/n488_s8/I0</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td style=" background: #97FFFF;">i123/n488_s8/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td style=" font-weight:bold;">i123/timer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>i123/timer_1_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>i123/timer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i123/timer_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i123/timer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i123/timer_18_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C35[0][A]</td>
<td style=" font-weight:bold;">i123/timer_18_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i123/n471_s12/I0</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">i123/n471_s12/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" font-weight:bold;">i123/timer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i123/timer_18_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>i123/timer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i123/timer_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i123/timer_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>i123/timer_23_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">i123/timer_23_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>i123/n466_s8/I2</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">i123/n466_s8/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">i123/timer_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>i123/timer_23_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>i123/timer_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i123/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i123/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][A]</td>
<td>i123/state_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][A]</td>
<td style=" font-weight:bold;">i123/state_0_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][A]</td>
<td>i123/n457_s20/I3</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[0][A]</td>
<td style=" background: #97FFFF;">i123/n457_s20/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[0][A]</td>
<td style=" font-weight:bold;">i123/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][A]</td>
<td>i123/state_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C40[0][A]</td>
<td>i123/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_hdmi/dpijp/read_phase_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hdmi/dpijp/read_phase_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>151</td>
<td>TOPSIDE[0]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>my_hdmi/dpijp/read_phase_0_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R17C37[1][A]</td>
<td style=" font-weight:bold;">my_hdmi/dpijp/read_phase_0_s2/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>my_hdmi/dpijp/n57_s19/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">my_hdmi/dpijp/n57_s19/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" font-weight:bold;">my_hdmi/dpijp/read_phase_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>151</td>
<td>TOPSIDE[0]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>my_hdmi/dpijp/read_phase_0_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>my_hdmi/dpijp/read_phase_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_hdmi/timing1024x768/vcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hdmi/timing1024x768/vcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>151</td>
<td>TOPSIDE[0]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>my_hdmi/timing1024x768/vcnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R17C40[0][A]</td>
<td style=" font-weight:bold;">my_hdmi/timing1024x768/vcnt_1_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>my_hdmi/timing1024x768/n43_s2/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">my_hdmi/timing1024x768/n43_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" font-weight:bold;">my_hdmi/timing1024x768/vcnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>151</td>
<td>TOPSIDE[0]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>my_hdmi/timing1024x768/vcnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>my_hdmi/timing1024x768/vcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_hdmi/timing1024x768/hcnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hdmi/timing1024x768/hcnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>151</td>
<td>TOPSIDE[0]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>my_hdmi/timing1024x768/hcnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">my_hdmi/timing1024x768/hcnt_0_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>my_hdmi/timing1024x768/n67_s4/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td style=" background: #97FFFF;">my_hdmi/timing1024x768/n67_s4/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">my_hdmi/timing1024x768/hcnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>151</td>
<td>TOPSIDE[0]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>my_hdmi/timing1024x768/hcnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>my_hdmi/timing1024x768/hcnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_hdmi/timing1024x768/hcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_hdmi/timing1024x768/hcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>151</td>
<td>TOPSIDE[0]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>my_hdmi/timing1024x768/hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C41[1][A]</td>
<td style=" font-weight:bold;">my_hdmi/timing1024x768/hcnt_1_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>my_hdmi/timing1024x768/n66_s2/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">my_hdmi/timing1024x768/n66_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" font-weight:bold;">my_hdmi/timing1024x768/hcnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>151</td>
<td>TOPSIDE[0]</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>my_hdmi/timing1024x768/hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>my_hdmi/timing1024x768/hcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/Halt_FF_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/Halt_FF_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>Z80A/cpu/u0/Halt_FF_s5/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/Halt_FF_s5/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>Z80A/cpu/u0/n4441_s3/I3</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n4441_s3/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/Halt_FF_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>Z80A/cpu/u0/Halt_FF_s5/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>Z80A/cpu/u0/Halt_FF_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/R_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/R_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>Z80A/cpu/u0/R_2_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C22[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/R_2_s1/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>Z80A/cpu/u0/n1754_s0/I2</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1754_s0/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/R_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>Z80A/cpu/u0/R_2_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>Z80A/cpu/u0/R_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/R_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/R_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[1][A]</td>
<td>Z80A/cpu/u0/R_5_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C23[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/R_5_s1/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[1][A]</td>
<td>Z80A/cpu/u0/n1751_s0/I2</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C23[1][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1751_s0/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/R_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[1][A]</td>
<td>Z80A/cpu/u0/R_5_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C23[1][A]</td>
<td>Z80A/cpu/u0/R_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/ISet_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/ISet_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>Z80A/cpu/u0/ISet_0_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R21C25[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/ISet_0_s1/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>Z80A/cpu/u0/n1782_s3/I1</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">Z80A/cpu/u0/n1782_s3/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/ISet_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>Z80A/cpu/u0/ISet_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>Z80A/cpu/u0/ISet_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i123/timer_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>i123/timer_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>i123/timer_0_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C37[1][A]</td>
<td style=" font-weight:bold;">i123/timer_0_s3/Q</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>i123/n489_s10/I3</td>
</tr>
<tr>
<td>4.021</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">i123/n489_s10/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td style=" font-weight:bold;">i123/timer_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>i123/timer_0_s3/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>i123/timer_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MREQ_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1/CLK</td>
</tr>
<tr>
<td>34.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Z80A/cpu/MREQ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/IORQ_n_i_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/IORQ_n_i_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>Z80A/cpu/IORQ_n_i_s1/CLK</td>
</tr>
<tr>
<td>34.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>Z80A/cpu/IORQ_n_i_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/RD_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/RD_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>Z80A/cpu/RD_s1/CLK</td>
</tr>
<tr>
<td>34.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>Z80A/cpu/RD_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/MReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/MReq_Inhibit_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>34.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>Z80A/cpu/MReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>34.001</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>Z80A/cpu/MReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/Halt_FF_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/Halt_FF_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>Z80A/cpu/u0/Halt_FF_s5/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>Z80A/cpu/u0/Halt_FF_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/ACC_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/ACC_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>Z80A/cpu/u0/ACC_7_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>Z80A/cpu/u0/ACC_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/IntE_FF1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/IntE_FF1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>Z80A/cpu/u0/IntE_FF1_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>Z80A/cpu/u0/IntE_FF1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>Z80A/cpu/u0/SP_0_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>Z80A/cpu/u0/SP_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>Z80A/cpu/u0/SP_1_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>Z80A/cpu/u0/SP_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>Z80A/cpu/u0/SP_2_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>Z80A/cpu/u0/SP_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>Z80A/cpu/u0/SP_3_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>Z80A/cpu/u0/SP_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>Z80A/cpu/u0/SP_4_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>Z80A/cpu/u0/SP_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>Z80A/cpu/u0/SP_5_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>Z80A/cpu/u0/SP_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>Z80A/cpu/u0/SP_6_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>Z80A/cpu/u0/SP_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>Z80A/cpu/u0/SP_7_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>Z80A/cpu/u0/SP_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_8_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>Z80A/cpu/u0/SP_8_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>Z80A/cpu/u0/SP_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_9_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Z80A/cpu/u0/SP_9_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Z80A/cpu/u0/SP_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_10_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>Z80A/cpu/u0/SP_10_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>Z80A/cpu/u0/SP_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>Z80A/cpu/u0/SP_11_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>Z80A/cpu/u0/SP_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_12_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td>Z80A/cpu/u0/SP_12_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C9[0][B]</td>
<td>Z80A/cpu/u0/SP_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_13_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>Z80A/cpu/u0/SP_13_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>Z80A/cpu/u0/SP_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_14_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>Z80A/cpu/u0/SP_14_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>Z80A/cpu/u0/SP_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>Z80A/cpu/u0/SP_15_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>Z80A/cpu/u0/SP_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/F_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/F_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>Z80A/cpu/u0/F_0_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>Z80A/cpu/u0/F_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>60.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/F_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>4.532</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/F_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>65.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>Z80A/cpu/u0/F_1_s1/CLK</td>
</tr>
<tr>
<td>65.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>Z80A/cpu/u0/F_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>64.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/Halt_FF_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/Halt_FF_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>Z80A/cpu/u0/Halt_FF_s5/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>Z80A/cpu/u0/Halt_FF_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/ACC_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/ACC_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>Z80A/cpu/u0/ACC_7_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>Z80A/cpu/u0/ACC_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/IntE_FF1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/IntE_FF1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>Z80A/cpu/u0/IntE_FF1_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>Z80A/cpu/u0/IntE_FF1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>Z80A/cpu/u0/SP_0_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>Z80A/cpu/u0/SP_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>Z80A/cpu/u0/SP_1_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>Z80A/cpu/u0/SP_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>Z80A/cpu/u0/SP_2_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>Z80A/cpu/u0/SP_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>Z80A/cpu/u0/SP_3_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>Z80A/cpu/u0/SP_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>Z80A/cpu/u0/SP_4_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>Z80A/cpu/u0/SP_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>Z80A/cpu/u0/SP_5_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>Z80A/cpu/u0/SP_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>Z80A/cpu/u0/SP_6_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>Z80A/cpu/u0/SP_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>Z80A/cpu/u0/SP_7_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>Z80A/cpu/u0/SP_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_8_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>Z80A/cpu/u0/SP_8_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>Z80A/cpu/u0/SP_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_9_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Z80A/cpu/u0/SP_9_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Z80A/cpu/u0/SP_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_10_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>Z80A/cpu/u0/SP_10_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>Z80A/cpu/u0/SP_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>Z80A/cpu/u0/SP_11_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>Z80A/cpu/u0/SP_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_12_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td>Z80A/cpu/u0/SP_12_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[0][B]</td>
<td>Z80A/cpu/u0/SP_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_13_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>Z80A/cpu/u0/SP_13_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>Z80A/cpu/u0/SP_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_14_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>Z80A/cpu/u0/SP_14_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>Z80A/cpu/u0/SP_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/SP_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/SP_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>Z80A/cpu/u0/SP_15_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>Z80A/cpu/u0/SP_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/F_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/F_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>Z80A/cpu/u0/F_0_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>Z80A/cpu/u0/F_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/F_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/F_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>Z80A/cpu/u0/F_1_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>Z80A/cpu/u0/F_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/F_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/F_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>Z80A/cpu/u0/F_2_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>Z80A/cpu/u0/F_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/F_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/F_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>Z80A/cpu/u0/F_3_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>Z80A/cpu/u0/F_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/F_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/F_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td>Z80A/cpu/u0/F_4_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[2][A]</td>
<td>Z80A/cpu/u0/F_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/u0/F_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>Z80A/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>307</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">Z80A/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" font-weight:bold;">Z80A/cpu/u0/F_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>R30C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>Z80A/cpu/u0/F_5_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>Z80A/cpu/u0/F_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>i123/state_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i123/state_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i123/state_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>i123/timer_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i123/timer_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i123/timer_26_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>i123/timer_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i123/timer_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i123/timer_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>i123/timer_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i123/timer_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i123/timer_20_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>i123/timer_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i123/timer_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i123/timer_12_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>i123/key_index_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i123/key_index_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i123/key_index_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>i123/key_5_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i123/key_5_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i123/key_5_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>i123/key_5_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i123/key_5_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i123/key_5_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>i123/key_index_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i123/key_index_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i123/key_index_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>i123/key_5_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i123/key_5_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i123/key_5_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>610</td>
<td>clk_spectrum</td>
<td>0.527</td>
<td>2.044</td>
</tr>
<tr>
<td>307</td>
<td>Reset_s</td>
<td>11.979</td>
<td>4.077</td>
</tr>
<tr>
<td>151</td>
<td>clk_video</td>
<td>23.761</td>
<td>0.257</td>
</tr>
<tr>
<td>115</td>
<td>IR[3]</td>
<td>6.054</td>
<td>6.172</td>
</tr>
<tr>
<td>112</td>
<td>IR[1]</td>
<td>3.049</td>
<td>3.943</td>
</tr>
<tr>
<td>104</td>
<td>IR[0]</td>
<td>4.142</td>
<td>4.900</td>
</tr>
<tr>
<td>95</td>
<td>IR[2]</td>
<td>1.943</td>
<td>4.735</td>
</tr>
<tr>
<td>85</td>
<td>IR[5]</td>
<td>4.894</td>
<td>6.177</td>
</tr>
<tr>
<td>79</td>
<td>IR[4]</td>
<td>5.000</td>
<td>5.391</td>
</tr>
<tr>
<td>79</td>
<td>clk_d</td>
<td>23.685</td>
<td>0.262</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C22</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C43</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C44</td>
<td>100.00%</td>
</tr>
<tr>
<td>R24C22</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
