
5. Printing statistics.

=== f3_add ===

   Number of wires:                 29
   Number of wire bits:             32
   Number of public wires:           9
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and_1                         14
     $not_1                          4
     $or_1                           4

=== f3_mult ===

   Number of wires:                 21
   Number of wire bits:             24
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $and_1                         10
     $not_1                          4
     $or_1                           2

=== f3_sub ===

   Number of wires:                  3
   Number of wire bits:              6
   Number of public wires:           3
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     f3_add                          1

=== f3m_inv ===

   Number of wires:                 37
   Number of wire bits:           5298
   Number of public wires:          23
   Number of public wire bits:    3529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $dffe_194                       2
     $logic_not_2                    1
     $mux_196                        9
     $ne_2                           1
     $ne_3                           1
     $not_1                          1
     $reduce_and_2                   1
     $sdff_195                       1
     $sdff_196                       2
     $sdffe_1                        1
     $sdffe_196                      2
     $sdffe_2                        1
     f3_mult                         1
     func1                           2
     func2                           2
     func3                           2
     func4                           1
     func5                           1

=== func1 ===

   Number of wires:                  5
   Number of wire bits:            786
   Number of public wires:           5
   Number of public wire bits:     786
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     f3_sub                         98
     func4                           1

=== func2 ===

   Number of wires:                  2
   Number of wire bits:            392
   Number of public wires:           2
   Number of public wire bits:     392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== func3 ===

   Number of wires:                  5
   Number of wire bits:            592
   Number of public wires:           5
   Number of public wire bits:     592
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     f3_mult                         2
     f3_sub                          2

=== func4 ===

   Number of wires:                  3
   Number of wire bits:            394
   Number of public wires:           3
   Number of public wire bits:     394
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     f3_mult                        98

=== func5 ===

   Number of wires:                  2
   Number of wire bits:            392
   Number of public wires:           2
   Number of public wire bits:     392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     f3_add                          1

=== design hierarchy ===

   f3m_inv                           1
     f3_mult                         1
     func1                           2
       f3_sub                       98
         f3_add                      1
       func4                         1
         f3_mult                    98
     func2                           2
     func3                           2
       f3_mult                       2
       f3_sub                        2
         f3_add                      1
     func4                           1
       f3_mult                      98
     func5                           1
       f3_add                        1

   Number of wires:              12780
   Number of wire bits:          25220
   Number of public wires:        4560
   Number of public wire bits:   15245
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9229
     $and_1                       5804
     $dffe_194                       2
     $logic_not_2                    1
     $mux_196                        9
     $ne_2                           1
     $ne_3                           1
     $not_1                       2001
     $or_1                        1402
     $reduce_and_2                   1
     $sdff_195                       1
     $sdff_196                       2
     $sdffe_1                        1
     $sdffe_196                      2
     $sdffe_2                        1

