
---------------------------------------------

N_THREADS               :	4

---------------------------------------------

LLC_SIZE_KB             :	8192
LLC_ASSOC               :	8
LLC_REPL_POLICY         :	LRU

---------------------------------------------

ROB_WIDTH               :	256
OS_PAGESIZE             :	4096
LINESIZE                :	64
[DRAM] Row Buffer Policy: OPEN_PAGE
[DRAM] Refresh Policy: RANK_LEVEL_STAGGERED
[DRAM] Request Size: 64 bytes
[DRAM] Shift Bits: 6
[DRAM MOP Enabled] MOP Size: 4
Expected: rohirababgchlo, Actual: rohirababgchlo
[DRAM] Channel Position: 2| Width: 1
[DRAM] Rank Position: 8| Width: 0
[DRAM] BankGroup Position: 3| Width: 3
[DRAM] Bank Position: 6| Width: 2
[DRAM] Row Position: 12| Width: 17
[DRAM] High Position: 8| Width: 4
[DRAM] Low Position: 0| Width: 2
[RFM] rfm_mode: 0
[ALERT] alert_mode: 0
[MOAT] moat_mode: 0
[MIRZA] mirza_mode: 0
[DRAMSim3] Starting a JedecDRAMSystem
read_to_read_l: 12
read_to_read_s: 8
read_to_read_o: 10


--------------------------------------------------------------------------------
------------------------------- SIMULATION START -------------------------------
--------------------------------------------------------------------------------


CYCLE =    0M [ INST:     0M     0M     0M     0M ]
	progress: ..................................

--------------------------------------------------------------------------------
-------------------------------- SIMULATION END --------------------------------
--------------------------------------------------------------------------------

SIM_TIME_IN_CORE        	9.58248
SIM_TIME_IN_MEM         	31.9359
SYS_CYCLES              	33732783

CORE_0_INST             	100176045
CORE_0_IPC              	2.96969
CORE_0_MISSES           	155418
CORE_0_ACCESSES         	1921761
CORE_0_MPKI             	1.55145
CORE_0_APKI             	19.1838

CORE_1_INST             	100000002
CORE_1_IPC              	2.96448
CORE_1_MISSES           	155455
CORE_1_ACCESSES         	1921531
CORE_1_MPKI             	1.55455
CORE_1_APKI             	19.2153

CORE_2_INST             	100032230
CORE_2_IPC              	2.96543
CORE_2_MISSES           	156159
CORE_2_ACCESSES         	1921580
CORE_2_MPKI             	1.56109
CORE_2_APKI             	19.2096

CORE_3_INST             	100379982
CORE_3_IPC              	2.97574
CORE_3_MISSES           	156228
CORE_3_ACCESSES         	1922026
CORE_3_MPKI             	1.55637
CORE_3_APKI             	19.1475

LLC_MISSES              	623260
LLC_ACCESSES            	7686898
LLC_MISS_RATE           	8.10808
LLC_LRU_WB_AVOIDED      	0

LLC_MISS_PENALTY        	476.937

OS_MAPPED_PAGES         	10359
OS_TOTAL_PAGE_FRAMES    	8388608

MEM_FAILED_REQUESTS     	6

###########################################
## Statistics of Channel 0
###########################################
acts.0.7.3                     =         3858   # ACTs Counter
acts.0.7.1                     =         3908   # ACTs Counter
acts.0.7.0                     =         3953   # ACTs Counter
acts.0.6.2                     =         3945   # ACTs Counter
acts.0.6.1                     =         3690   # ACTs Counter
acts.0.5.2                     =         4131   # ACTs Counter
acts.0.5.1                     =         3855   # ACTs Counter
acts.0.4.3                     =         3906   # ACTs Counter
acts.0.4.2                     =         3947   # ACTs Counter
acts.0.4.1                     =         3714   # ACTs Counter
acts.0.4.0                     =         3916   # ACTs Counter
acts.0.3.3                     =         3437   # ACTs Counter
acts.0.3.1                     =         3366   # ACTs Counter
acts.0.3.0                     =         3605   # ACTs Counter
acts.0.2.3                     =         3535   # ACTs Counter
acts.0.2.2                     =         3555   # ACTs Counter
num_ondemand_pres              =        89132   # Number of ondemend PRE commands
num_pre_cmds                   =       121267   # Number of PRE commands
num_act_cmds                   =       121277   # Number of ACT commands
num_write_row_hits             =         1313   # Number of write row buffer hits
num_writes_done                =       146459   # Number of read requests issued
acts.0.5.0                     =         3971   # ACTs Counter
num_read_cmds                  =       310481   # Number of READ/READP commands
num_refab_cmds                 =         2155   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =         3833   # ACTs Counter
acts.0.1.2                     =         3832   # ACTs Counter
num_read_row_hits              =       202949   # Number of read row buffer hits
num_reads_done                 =       310481   # Number of read requests issued
acts.0.7.2                     =         4084   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =         3872   # ACTs Counter
acts.0.2.1                     =         3406   # ACTs Counter
num_write_cmds                 =        13917   # Number of WRITE/WRITEP commands
acts.0.0.0                     =         4030   # ACTs Counter
num_cycles                     =     20239670   # Number of DRAM cycles
acts.0.5.3                     =         3853   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =         3568   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            0   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =         3926   # ACTs Counter
acts.0.0.2                     =         3992   # ACTs Counter
acts.0.1.0                     =         3890   # ACTs Counter
acts.0.0.1                     =         3762   # ACTs Counter
acts.0.1.1                     =         3626   # ACTs Counter
acts.0.2.0                     =         3663   # ACTs Counter
acts.0.1.3                     =         3648   # ACTs Counter
rank_active_cycles.0           =     14817224   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =      5422446   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      1093398   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =         6025   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =         3257   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =          622   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =           58   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            0   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =            0   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       289224   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        42955   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        16839   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        15399   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9692   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8986   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        12419   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7396   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4249   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         5243   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        44538   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            1   # Write cmd latency (cycles)
write_latency[80-99]           =           64   # Write cmd latency (cycles)
write_latency[100-119]         =          139   # Write cmd latency (cycles)
write_latency[120-139]         =          157   # Write cmd latency (cycles)
write_latency[140-159]         =          139   # Write cmd latency (cycles)
write_latency[160-179]         =           60   # Write cmd latency (cycles)
write_latency[180-199]         =           38   # Write cmd latency (cycles)
write_latency[200-]            =        13318   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        53538   # Read request latency (cycles)
read_latency[60-79]            =         3760   # Read request latency (cycles)
read_latency[80-99]            =        26242   # Read request latency (cycles)
read_latency[100-119]          =         7915   # Read request latency (cycles)
read_latency[120-139]          =        49121   # Read request latency (cycles)
read_latency[140-159]          =        15345   # Read request latency (cycles)
read_latency[160-179]          =        12207   # Read request latency (cycles)
read_latency[180-199]          =         9753   # Read request latency (cycles)
read_latency[200-]             =       132600   # Read request latency (cycles)
refab_energy                   =  4.03068e+09   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.04745e+08   # Write energy
read_energy                    =  2.76601e+09   # Read energy
act_energy                     =  1.37965e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  1.92605e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  7.39676e+09   # Active standby energy rank.0
average_read_latency           =      283.287   # Average read request latency (cycles)
average_interarrival           =      44.2939   # Average request interarrival latency (cycles)
total_energy                   =  1.35732e+10   # Total energy (pJ)
average_power                  =      670.624   # Average power (mW)
average_bandwidth              =       3.4733   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
acts.0.7.3                     =         3917   # ACTs Counter
acts.0.7.1                     =         3847   # ACTs Counter
acts.0.7.0                     =         4016   # ACTs Counter
acts.0.6.2                     =         3839   # ACTs Counter
acts.0.6.1                     =         3705   # ACTs Counter
acts.0.5.2                     =         4027   # ACTs Counter
acts.0.5.1                     =         3797   # ACTs Counter
acts.0.4.3                     =         3797   # ACTs Counter
acts.0.4.2                     =         3815   # ACTs Counter
acts.0.4.1                     =         3811   # ACTs Counter
acts.0.4.0                     =         3979   # ACTs Counter
acts.0.3.3                     =         3832   # ACTs Counter
acts.0.3.1                     =         3806   # ACTs Counter
acts.0.3.0                     =         3787   # ACTs Counter
acts.0.2.3                     =         3569   # ACTs Counter
acts.0.2.2                     =         3591   # ACTs Counter
num_ondemand_pres              =        89206   # Number of ondemend PRE commands
num_pre_cmds                   =       121181   # Number of PRE commands
num_act_cmds                   =       121193   # Number of ACT commands
num_write_row_hits             =         1302   # Number of write row buffer hits
num_writes_done                =       143019   # Number of read requests issued
acts.0.5.0                     =         4045   # ACTs Counter
num_read_cmds                  =       311084   # Number of READ/READP commands
num_refab_cmds                 =         2155   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =         3747   # ACTs Counter
acts.0.1.2                     =         3801   # ACTs Counter
num_read_row_hits              =       203260   # Number of read row buffer hits
num_reads_done                 =       311082   # Number of read requests issued
acts.0.7.2                     =         3993   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =         3671   # ACTs Counter
acts.0.2.1                     =         3484   # ACTs Counter
num_write_cmds                 =        13538   # Number of WRITE/WRITEP commands
acts.0.0.0                     =         3776   # ACTs Counter
num_cycles                     =     20239670   # Number of DRAM cycles
acts.0.5.3                     =         3891   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =         3903   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            0   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =         3782   # ACTs Counter
acts.0.0.2                     =         3847   # ACTs Counter
acts.0.1.0                     =         3756   # ACTs Counter
acts.0.0.1                     =         3551   # ACTs Counter
acts.0.1.1                     =         3529   # ACTs Counter
acts.0.2.0                     =         3595   # ACTs Counter
acts.0.1.3                     =         3687   # ACTs Counter
rank_active_cycles.0           =     14822001   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =      5417669   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      1093335   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =         6087   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =         3220   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =          656   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =           62   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            0   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =            0   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       286863   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        43062   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        16944   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        15277   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9749   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8749   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        12185   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7195   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4108   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         5201   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        44770   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =           72   # Write cmd latency (cycles)
write_latency[100-119]         =          136   # Write cmd latency (cycles)
write_latency[120-139]         =          128   # Write cmd latency (cycles)
write_latency[140-159]         =          134   # Write cmd latency (cycles)
write_latency[160-179]         =           54   # Write cmd latency (cycles)
write_latency[180-199]         =           38   # Write cmd latency (cycles)
write_latency[200-]            =        12975   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        54157   # Read request latency (cycles)
read_latency[60-79]            =         3748   # Read request latency (cycles)
read_latency[80-99]            =        26593   # Read request latency (cycles)
read_latency[100-119]          =         7576   # Read request latency (cycles)
read_latency[120-139]          =        48753   # Read request latency (cycles)
read_latency[140-159]          =        15118   # Read request latency (cycles)
read_latency[160-179]          =        12126   # Read request latency (cycles)
read_latency[180-199]          =         9758   # Read request latency (cycles)
read_latency[200-]             =       133253   # Read request latency (cycles)
refab_energy                   =  4.03068e+09   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.01892e+08   # Write energy
read_energy                    =  2.77139e+09   # Read energy
act_energy                     =  1.37869e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  1.92436e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  7.39914e+09   # Active standby energy rank.0
average_read_latency           =      287.467   # Average read request latency (cycles)
average_interarrival           =      44.5706   # Average request interarrival latency (cycles)
total_energy                   =  1.35755e+10   # Total energy (pJ)
average_power                  =      670.736   # Average power (mW)
average_bandwidth              =      3.45172   # Average bandwidth
