module signal_generator(
    input clk,
    input rst_n,
    output reg [4:0] wave
);

    // State register: 0 indicates increment mode, 1 indicates decrement mode.
    reg state;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            // Reset condition: initialize wave and state to 0.
            wave  <= 5'd0;
            state <= 1'b0;
        end else begin
            case (state)
                1'b0: begin
                    if (wave == 5'd31) begin
                        // Peak reached, switch to decrement mode.
                        state <= 1'b1;
                        wave  <= wave - 1'b1; // Start decrementing.
                    end else begin
                        // Continue incrementing.
                        wave <= wave + 1'b1;
                    end
                end
                1'b1: begin
                    if (wave == 5'd0) begin
                        // Valley reached, switch to increment mode.
                        state <= 1'b0;
                        wave  <= wave + 1'b1; // Start incrementing.
                    end else begin
                        // Continue decrementing.
                        wave <= wave - 1'b1;
                    end
                end
                default: begin
                    // Safety default: reset to known state.
                    state <= 1'b0;
                    wave  <= 5'd0;
                end
            endcase
        end
    end

endmodule