$date
	Sat Nov 26 14:50:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_div $end
$var wire 4 ! mod [3:0] $end
$var wire 8 " c [7:0] $end
$var reg 8 # a [7:0] $end
$var reg 4 $ b [3:0] $end
$scope module u_div $end
$var wire 8 % a [7:0] $end
$var wire 4 & b [3:0] $end
$var reg 8 ' c [7:0] $end
$var reg 4 ( mod [3:0] $end
$var reg 11 ) t1 [10:0] $end
$var reg 11 * t2 [10:0] $end
$var integer 32 + k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 +
b10000011 *
b10100000000 )
b11 (
b0xxxxxxx '
b1010 &
b10000011 %
b1010 $
b10000011 #
b0xxxxxxx "
b11 !
$end
#20000
b1001 !
b1001 (
b1000000000 )
b110 +
b1111001 *
b100 $
b100 &
b1111001 #
b1111001 %
#40000
b101 !
b101 (
b11100000000 )
b110 +
b11110101 *
b1110 $
b1110 &
b11110101 #
b11110101 %
#60000
b1111 !
b1111 (
b110 +
b11111111 *
b11111111 #
b11111111 %
