/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [5:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  reg [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_2z[4] & in_data[104]);
  assign celloutsig_1_7z = !(celloutsig_1_6z[2] ? in_data[178] : celloutsig_1_4z[0]);
  assign celloutsig_1_1z = ~((in_data[147] | celloutsig_1_0z[0]) & celloutsig_1_0z[1]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[0] | celloutsig_0_1z) & celloutsig_0_0z[1]);
  assign celloutsig_1_9z = ~((celloutsig_1_4z[2] | celloutsig_1_5z[3]) & celloutsig_1_0z[2]);
  assign celloutsig_1_15z = ~((celloutsig_1_12z | celloutsig_1_14z) & (celloutsig_1_2z[4] | celloutsig_1_12z));
  assign celloutsig_1_14z = ~(celloutsig_1_3z ^ celloutsig_1_7z);
  assign celloutsig_1_12z = ~(celloutsig_1_3z ^ celloutsig_1_4z[3]);
  assign celloutsig_1_0z = in_data[148:146] + in_data[186:184];
  assign celloutsig_0_3z = { celloutsig_0_0z[2:0], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[88:79] };
  assign celloutsig_1_2z = in_data[179:174] / { 1'h1, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[44:42], celloutsig_0_2z } / { 1'h1, celloutsig_0_0z[0], celloutsig_0_2z, in_data[0] };
  assign celloutsig_0_10z = ! celloutsig_0_9z[3:0];
  assign celloutsig_1_10z = { celloutsig_1_2z[0], celloutsig_1_7z, celloutsig_1_9z } % { 1'h1, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_9z = { celloutsig_0_6z[1:0], celloutsig_0_4z } % { 1'h1, celloutsig_0_6z[4:0] };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z } % { 1'h1, celloutsig_1_1z, celloutsig_1_0z };
  assign out_data[104:97] = celloutsig_1_4z[4] ? { celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_2z } : { celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_1_5z = celloutsig_1_2z[2] ? celloutsig_1_4z[4:1] : { celloutsig_1_2z[5:4], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_18z = | celloutsig_1_10z;
  assign celloutsig_0_5z = | in_data[94:92];
  assign celloutsig_0_17z = | { celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_1z = in_data[7] & celloutsig_0_0z[3];
  assign celloutsig_0_6z = celloutsig_0_3z[9:4] - in_data[66:61];
  assign celloutsig_0_12z = { celloutsig_0_9z[2:0], celloutsig_0_1z } ~^ celloutsig_0_4z;
  assign celloutsig_0_16z = { celloutsig_0_12z, celloutsig_0_4z } ~^ { celloutsig_0_9z[4:3], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[72:69];
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_4z = celloutsig_1_2z;
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_6z = { celloutsig_1_0z[1], celloutsig_1_2z };
  assign celloutsig_1_8z = ~((celloutsig_1_6z[3] & celloutsig_1_0z[1]) | (celloutsig_1_6z[6] & celloutsig_1_1z));
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_18z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
