// Seed: 3373877654
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  ;
  final $clog2(85);
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd26,
    parameter id_5 = 32'd0
) (
    input wand id_0,
    input tri0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri0 _id_4,
    input wand _id_5
);
  wire id_7[id_4 : 1];
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  logic id_8;
  bufif0 primCall (id_3, id_0, id_1);
  wire id_9;
  logic [id_5 : -1] id_10 = 1'b0;
endmodule
