Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Oct 10 20:11:56 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_route_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 3 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.373       -3.936                     20                15489        0.037        0.000                      0                15489        3.000        0.000                       0                  6228  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clk0       {0.000 5.000}        10.000          100.000         
  clk2x      {0.000 2.500}        5.000           200.000         
  clkdv      {0.000 10.000}       20.000          50.000          
  clkfx      {0.000 1.250}        2.500           400.000         
  clkfx180   {1.250 2.500}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk0             -0.373       -3.936                     20                 9126        0.037        0.000                      0                 9126        3.750        0.000                       0                  5209  
  clkdv            12.487        0.000                      0                 6252        0.070        0.000                      0                 6252        8.750        0.000                       0                  1018  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdv         clk0                3.708        0.000                      0                   71        0.098        0.000                      0                   71  
clk0          clkdv               0.302        0.000                      0                   94        0.119        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :           20  Failing Endpoints,  Worst Slack       -0.373ns,  Total Violation       -3.936ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 radio_inst_1/t_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/wt_1_reg_rep_bsel_rep/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 7.278ns (76.152%)  route 2.279ns (23.848%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.475    -2.636    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST2/O
                         net (fo=5215, routed)        1.623    -0.917    radio_inst_1/CLK
    SLICE_X54Y60         FDRE                                         r  radio_inst_1/t_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  radio_inst_1/t_1_reg[1]/Q
                         net (fo=1, routed)           0.393    -0.006    radio_inst_1/t_1[1]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036     4.030 r  radio_inst_1/wt_10__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.032    radio_inst_1/wt_10__0_n_117
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.550 r  radio_inst_1/wt_10__1/P[0]
                         net (fo=2, routed)           1.141     6.691    radio_inst_1/wt_10__1_n_116
    SLICE_X66Y64         LUT2 (Prop_lut2_I0_O)        0.124     6.815 r  radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_35/O
                         net (fo=1, routed)           0.000     6.815    radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_35_n_11
    SLICE_X66Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.348 r  radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.348    radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_15_n_11
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.465    radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_3_n_11
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.582    radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_2_n_11
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.897 r  radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_1/O[3]
                         net (fo=2, routed)           0.743     8.641    radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_1_n_15
    RAMB18_X1Y27         RAMB18E1                                     r  radio_inst_1/wt_1_reg_rep_bsel_rep/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.087     5.486 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.402     6.888    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=5215, routed)        1.537     8.516    radio_inst_1/CLK
    RAMB18_X1Y27         RAMB18E1                                     r  radio_inst_1/wt_1_reg_rep_bsel_rep/CLKARDCLK
                         clock pessimism              0.559     9.076    
                         clock uncertainty           -0.059     9.016    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.749     8.267    radio_inst_1/wt_1_reg_rep_bsel_rep
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                 -0.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 USER_DESIGN_INST_1/main_0_139896505267624/double_divider_b_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/b_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.878%)  route 0.166ns (54.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.413    -1.190    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=5215, routed)        0.633    -0.531    USER_DESIGN_INST_1/main_0_139896505267624/CLK
    SLICE_X48Y48         FDRE                                         r  USER_DESIGN_INST_1/main_0_139896505267624/double_divider_b_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  USER_DESIGN_INST_1/main_0_139896505267624/double_divider_b_reg[35]/Q
                         net (fo=1, routed)           0.166    -0.223    USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/double_divider_b_reg[63][35]
    SLICE_X45Y50         FDRE                                         r  USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/b_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.448    -1.702    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=5215, routed)        0.839    -0.834    USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/CLK
    SLICE_X45Y50         FDRE                                         r  USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/b_reg[35]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.070    -0.260    USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/b_reg[35]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKFBIN
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y42     USER_DESIGN_INST_1/main_0_139896505267624/registers_reg_r1_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y39     USER_DESIGN_INST_1/main_0_139896505267624/registers_reg_r1_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       12.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.487ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_CRC_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_PHY_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 1.076ns (14.510%)  route 6.340ns (85.490%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.475    -2.636    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.637    -0.903    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X31Y62         FDRE                                         r  ethernet_inst_1/RX_CRC_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  ethernet_inst_1/RX_CRC_reg[24]/Q
                         net (fo=9, routed)           1.434     0.987    ethernet_inst_1/RX_CRC_reg_n_11_[24]
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.111 r  ethernet_inst_1/RX_PHY_STATE[3]_i_11/O
                         net (fo=1, routed)           0.949     2.059    ethernet_inst_1/RX_PHY_STATE[3]_i_11_n_11
    SLICE_X36Y64         LUT6 (Prop_lut6_I2_O)        0.124     2.183 r  ethernet_inst_1/RX_PHY_STATE[3]_i_8/O
                         net (fo=1, routed)           1.570     3.754    ethernet_inst_1/RX_PHY_STATE[3]_i_8_n_11
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.878 r  ethernet_inst_1/RX_PHY_STATE[3]_i_5/O
                         net (fo=1, routed)           0.294     4.172    ethernet_inst_1/RX_PHY_STATE[3]_i_5_n_11
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  ethernet_inst_1/RX_PHY_STATE[3]_i_4/O
                         net (fo=3, routed)           2.093     6.389    ethernet_inst_1/RX_PHY_STATE[3]_i_4_n_11
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.124     6.513 r  ethernet_inst_1/RX_PHY_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     6.513    ethernet_inst_1/RX_PHY_STATE[0]
    SLICE_X15Y65         FDRE                                         r  ethernet_inst_1/RX_PHY_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    22.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.087    15.486 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.402    16.888    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.518    18.498    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X15Y65         FDRE                                         r  ethernet_inst_1/RX_PHY_STATE_reg[0]/C
                         clock pessimism              0.559    19.057    
                         clock uncertainty           -0.089    18.969    
    SLICE_X15Y65         FDRE (Setup_fdre_C_D)        0.031    19.000    ethernet_inst_1/RX_PHY_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                 12.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_START_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.413    -1.190    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.563    -0.601    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X55Y59         FDRE                                         r  ethernet_inst_1/RX_START_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ethernet_inst_1/RX_START_ADDRESS_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.347    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/DIA0
    SLICE_X56Y58         RAMD32                                       r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.448    -1.702    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.834    -0.839    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/WCLK
    SLICE_X56Y58         RAMD32                                       r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.275    -0.564    
    SLICE_X56Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.417    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  dcm_sp_inst/CLKOUT4
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y62     ethernet_inst_1/RX_MEMORY_reg_1024_1087_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y53     ethernet_inst_1/RX_MEMORY_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        3.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_MEMORY_reg_1920_1983_9_11/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clkdv rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 2.081ns (34.899%)  route 3.882ns (65.101%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.475    -2.636    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.628    -0.912    ethernet_inst_1/RX_MEMORY_reg_1920_1983_9_11/WCLK
    SLICE_X14Y73         RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1920_1983_9_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.405 r  ethernet_inst_1/RX_MEMORY_reg_1920_1983_9_11/RAMB/O
                         net (fo=1, routed)           1.230     1.636    ethernet_inst_1/RX_MEMORY_reg_1920_1983_9_11_n_12
    SLICE_X29Y69         LUT6 (Prop_lut6_I1_O)        0.124     1.760 r  ethernet_inst_1/RX[10]_i_9/O
                         net (fo=1, routed)           0.000     1.760    ethernet_inst_1/RX[10]_i_9_n_11
    SLICE_X29Y69         MUXF7 (Prop_muxf7_I1_O)      0.217     1.977 r  ethernet_inst_1/RX_reg[10]_i_4/O
                         net (fo=1, routed)           1.382     3.358    ethernet_inst_1/RX_reg[10]_i_4_n_11
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.299     3.657 r  ethernet_inst_1/RX[10]_i_2/O
                         net (fo=1, routed)           1.270     4.927    ethernet_inst_1/RX0[10]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.051 r  ethernet_inst_1/RX[10]_i_1/O
                         net (fo=1, routed)           0.000     5.051    ethernet_inst_1/RX[10]_i_1_n_11
    SLICE_X60Y60         FDRE                                         r  ethernet_inst_1/RX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.087     5.486 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.402     6.888    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=5215, routed)        1.507     8.487    ethernet_inst_1/CLK
    SLICE_X60Y60         FDRE                                         r  ethernet_inst_1/RX_reg[10]/C
                         clock pessimism              0.402     8.889    
                         clock uncertainty           -0.209     8.680    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.079     8.759    ethernet_inst_1/RX_reg[10]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_PACKET_LENGTH_SYNC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.478ns (70.039%)  route 0.204ns (29.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.413    -1.190    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.565    -0.599    ethernet_inst_1/RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5/WCLK
    SLICE_X60Y59         RAMD32                                       r  ethernet_inst_1/RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478    -0.121 r  ethernet_inst_1/RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.204     0.083    ethernet_inst_1/L[1]
    SLICE_X52Y59         FDRE                                         r  ethernet_inst_1/RX_PACKET_LENGTH_SYNC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.448    -1.702    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=5215, routed)        0.833    -0.840    ethernet_inst_1/CLK
    SLICE_X52Y59         FDRE                                         r  ethernet_inst_1/RX_PACKET_LENGTH_SYNC_reg[1]/C
                         clock pessimism              0.547    -0.294    
                         clock uncertainty            0.209    -0.085    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.070    -0.015    ethernet_inst_1/RX_PACKET_LENGTH_SYNC_reg[1]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHARSVGA_INST_1/TIMEING1/ROW_ADDRESS_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkdv rise@20.000ns - clk0 rise@10.000ns)
  Data Path Delay:        8.783ns  (logic 0.478ns (5.443%)  route 8.305ns (94.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 9.177 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233    12.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.826     5.889 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.475     7.364    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 r  BUFG_INST2/O
                         net (fo=5215, routed)        1.717     9.177    CLK
    SLICE_X88Y101        FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.478     9.655 r  INTERNAL_RST_reg/Q
                         net (fo=342, routed)         8.305    17.960    CHARSVGA_INST_1/TIMEING1/INTERNAL_RST_reg
    SLICE_X9Y38          FDRE                                         r  CHARSVGA_INST_1/TIMEING1/ROW_ADDRESS_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    22.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.087    15.486 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.402    16.888    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.689    18.668    CHARSVGA_INST_1/TIMEING1/ETH_CLK_OBUF
    SLICE_X9Y38          FDRE                                         r  CHARSVGA_INST_1/TIMEING1/ROW_ADDRESS_reg[1]/C
                         clock pessimism              0.402    19.071    
                         clock uncertainty           -0.209    18.862    
    SLICE_X9Y38          FDRE (Setup_fdre_C_R)       -0.600    18.262    CHARSVGA_INST_1/TIMEING1/ROW_ADDRESS_reg[1]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                         -17.960    
  -------------------------------------------------------------------
                         slack                                  0.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethernet_inst_1/TX_PACKET_LENGTH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/TX_OUT_COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.715%)  route 0.545ns (72.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.413    -1.190    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=5215, routed)        0.573    -0.591    ethernet_inst_1/CLK
    SLICE_X12Y60         FDRE                                         r  ethernet_inst_1/TX_PACKET_LENGTH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  ethernet_inst_1/TX_PACKET_LENGTH_reg[2]/Q
                         net (fo=6, routed)           0.545     0.118    ethernet_inst_1/TX_PACKET_LENGTH[2]
    SLICE_X10Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.163 r  ethernet_inst_1/TX_OUT_COUNT[2]_i_1/O
                         net (fo=1, routed)           0.000     0.163    ethernet_inst_1/TX_OUT_COUNT0_in[2]
    SLICE_X10Y62         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.448    -1.702    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.842    -0.831    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X10Y62         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[2]/C
                         clock pessimism              0.547    -0.285    
                         clock uncertainty            0.209    -0.076    
    SLICE_X10Y62         FDRE (Hold_fdre_C_D)         0.120     0.044    ethernet_inst_1/TX_OUT_COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.119    





