Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File_tb_isim_beh.exe -prj C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File_tb_beh.prj work.Register_File_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/R_16B.v" into library work
Analyzing Verilog file "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" into library work
Analyzing Verilog file "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 121: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 122: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 123: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 124: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 125: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 126: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 127: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 128: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 129: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 130: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 131: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 132: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 133: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 134: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 135: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File.v" Line 120: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 159512 KB
Fuse CPU Usage: 327 ms
Compiling module R_16B
Compiling module Register_File
Compiling module Register_File_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/Reg_File/REG_File/Register_File_tb_isim_beh.exe
Fuse Memory Usage: 166012 KB
Fuse CPU Usage: 421 ms
