0.6
2019.2
Nov  6 2019
21:57:16
C:/SoC/activecore/designs/rtl/debouncer/debouncer.v,1710258466,verilog,,C:/SoC/activecore/designs/rtl/ram/ram_dual.v,,debouncer,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/ram/ram_dual.v,1710258466,verilog,,C:/SoC/activecore/designs/rtl/ram/ram_dual_memsplit.v,,ram_dual,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/ram/ram_dual_memsplit.v,1710258466,verilog,,C:/SoC/activecore/designs/rtl/reset_sync/reset_sync.v,,ram_dual_memsplit,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/reset_sync/reset_sync.v,1710258466,verilog,,C:/SoC/activecore/designs/rtl/sigma_tile/hw/mul_div/riscv_divider.v,,reset_sync,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/sigma/hw/sigma.sv,1710258466,systemVerilog,,C:/SoC/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv,C:/SoC/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh,sigma,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/SoC/activecore/designs/rtl/sigma/tb/riscv_tb.sv,1710945894,systemVerilog,,,C:/SoC/activecore/designs/rtl/udm/tb/udm.svh,riscv_tb,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/arb_1m2s.sv,1710258466,systemVerilog,C:/SoC/activecore/designs/rtl/sigma/hw/sigma.sv;C:/SoC/activecore/designs/rtl/sigma/tb/riscv_tb.sv;C:/SoC/activecore/designs/rtl/sigma_tile/hw/arb_2m1s.sv;C:/SoC/activecore/designs/rtl/sigma_tile/hw/arb_2m3s.sv;C:/SoC/activecore/designs/rtl/sigma_tile/hw/coproc_custom0_wrapper.sv;C:/SoC/activecore/designs/rtl/sigma_tile/hw/cpu_stub.sv;C:/SoC/activecore/designs/rtl/sigma_tile/hw/irq_adapter.sv;C:/SoC/activecore/designs/rtl/sigma_tile/hw/mul_div/genexu_MUL_DIV.sv;C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv;C:/SoC/activecore/designs/rtl/sigma_tile/hw/sfr.sv;C:/SoC/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv;C:/SoC/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh,C:/SoC/activecore/designs/rtl/sigma_tile/hw/arb_2m1s.sv,C:/SoC/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh,$unit_arb_1m2s_sv;arb_1m2s,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/arb_2m1s.sv,1710258466,systemVerilog,,C:/SoC/activecore/designs/rtl/sigma_tile/hw/arb_2m3s.sv,C:/SoC/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh,arb_2m1s,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/arb_2m3s.sv,1710258466,systemVerilog,,C:/SoC/activecore/designs/rtl/sigma_tile/hw/coproc_custom0_wrapper.sv,C:/SoC/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh,arb_2m3s,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/coproc_custom0_wrapper.sv,1710258466,systemVerilog,,C:/SoC/activecore/designs/rtl/sigma_tile/hw/cpu_stub.sv,C:/SoC/activecore/designs/rtl/sigma_tile/hw/coproc_if.svh,coproc_custom0_wrapper,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/coproc_if.svh,1710258466,verilog,,,,,,,,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/cpu_stub.sv,1710258466,systemVerilog,,C:/SoC/activecore/designs/rtl/sigma_tile/hw/mul_div/genexu_MUL_DIV.sv,C:/SoC/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh,cpu_stub,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/irq_adapter.sv,1710258466,systemVerilog,,C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv,,irq_adapter,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/mul_div/genexu_MUL_DIV.sv,1710258466,systemVerilog,,C:/SoC/activecore/designs/rtl/sigma_tile/hw/irq_adapter.sv,C:/SoC/activecore/designs/rtl/sigma_tile/hw/coproc_if.svh,genexu_MUL_DIV,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/mul_div/riscv_divider.v,1710258466,verilog,,C:/SoC/activecore/designs/rtl/sigma_tile/hw/mul_div/riscv_multiplier.v,,riscv_divider,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/mul_div/riscv_multiplier.v,1710258466,verilog,,C:/SoC/activecore/designs/rtl/udm/hw/uart_rx.v,,riscv_multiplier,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv,1668891060,systemVerilog,,C:/SoC/activecore/designs/rtl/sigma_tile/hw/sfr.sv,C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.svh,riscv_1stage,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.svh,1668891060,verilog,,,,,,,,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog/riscv_2stage.svh,1668891061,verilog,,,,,,,,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog/riscv_3stage.svh,1668891061,verilog,,,,,,,,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog/riscv_4stage.svh,1668891061,verilog,,,,,,,,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.svh,1668891062,verilog,,,,,,,,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog/riscv_6stage.svh,1668891063,verilog,,,,,,,,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/sfr.sv,1710258466,systemVerilog,,C:/SoC/activecore/designs/rtl/sigma/hw/sigma.sv,C:/SoC/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh,sfr,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv,1710258466,systemVerilog,,C:/SoC/activecore/designs/rtl/sigma/tb/riscv_tb.sv,C:/SoC/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh;C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.svh;C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog/riscv_2stage.svh;C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog/riscv_3stage.svh;C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog/riscv_4stage.svh;C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.svh;C:/SoC/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog/riscv_6stage.svh,sigma_tile,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/sigma_tile/hw/sigma_tile.svh,1710258466,verilog,,,,MemSplit32,,,,,,,,
C:/SoC/activecore/designs/rtl/udm/hw/uart_rx.v,1710258466,verilog,,C:/SoC/activecore/designs/rtl/udm/hw/uart_tx.v,,uart_rx,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/udm/hw/uart_tx.v,1710258466,verilog,,C:/SoC/activecore/designs/rtl/udm/hw/udm.v,,uart_tx,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/udm/hw/udm.v,1710258466,verilog,,C:/SoC/activecore/designs/rtl/udm/hw/udm_controller.v,,udm,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/udm/hw/udm_controller.v,1710258466,verilog,,,,udm_controller,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
C:/SoC/activecore/designs/rtl/udm/tb/udm.svh,1710258466,verilog,,,,,,,,,,,,
