## PS-PL RTL Block Implementation on ZedBoard

This repository contains a complete **end-to-end implementation** of a custom RTL design interfacing the **Processing System (PS)** and **Programmable Logic (PL)** on the **ZedBoard** (Zynq-7000 series).

# Repository highlights

- Fully verified on ZedBoard hardware  
- Written in **Verilog**
- exp_neg_with_ip contains the HW code, Zynq7_series contains the SW code in the helloworld.c file.
- Includes **simulation testbenches** wherever applicable  

Have a great read and happy hacking! ðŸ˜„  
