Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/domip/Downloads/my_m123/my_m123/CALC_5/calc_5/tb_cmd_interp_out_reg2_isim_beh.exe" -prj "C:/Users/domip/Downloads/my_m123/my_m123/CALC_5/calc_5/tb_cmd_interp_out_reg2_beh.prj" "work.tb_cmd_interp_out_reg2" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/domip/Downloads/my_m123/my_m123/CALC_5/calc_5/d_flip_flop.v" into library work
Analyzing Verilog file "C:/Users/domip/Downloads/my_m123/my_m123/CALC_5/calc_5/cmd_interp_out_reg2.v" into library work
Analyzing Verilog file "C:/Users/domip/Downloads/my_m123/my_m123/CALC_5/calc_5/tb_cmd_interp_out_reg2.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module d_flip_flop
Compiling module cmd_interp_out_reg2
Compiling module tb_cmd_interp_out_reg2
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/domip/Downloads/my_m123/my_m123/CALC_5/calc_5/tb_cmd_interp_out_reg2_isim_beh.exe
Fuse Memory Usage: 27972 KB
Fuse CPU Usage: 327 ms
