

================================================================
== Vivado HLS Report for 'read_A'
================================================================
* Date:           Fri Mar  8 14:10:17 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cal_gemm
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.888|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4610|  4610|  4610|  4610|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  4608|  4608|         2|          1|          1|  4608|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     95|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     90|
|Register         |        -|      -|      53|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      53|    185|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_679_p2                     |     +    |      0|  0|  15|           1|           6|
    |indvar_flatten_next_fu_659_p2     |     +    |      0|  0|  17|          13|           1|
    |j_1_fu_697_p2                     |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_653_p2        |   icmp   |      0|  0|  13|          13|          13|
    |exitcond_fu_665_p2                |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |i_t_mid2_v_fu_685_p3              |  select  |      0|  0|   6|           1|           6|
    |j_mid2_fu_671_p3                  |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  95|          51|          42|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |A_blk_n                     |   9|          2|    1|          2|
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_635_p4  |   9|          2|    6|         12|
    |i_reg_631                   |   9|          2|    6|         12|
    |indvar_flatten_reg_620      |   9|          2|   13|         26|
    |j_reg_642                   |   9|          2|    8|         16|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  90|         19|   37|         77|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |exitcond_flatten_reg_738  |   1|   0|    1|          0|
    |i_reg_631                 |   6|   0|    6|          0|
    |i_t_mid2_v_reg_752        |   6|   0|    6|          0|
    |indvar_flatten_reg_620    |  13|   0|   13|          0|
    |j_mid2_reg_747            |   8|   0|    8|          0|
    |j_reg_642                 |   8|   0|    8|          0|
    |tmp_reg_757               |   5|   0|    5|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  53|   0|   53|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    read_A    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    read_A    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    read_A    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    read_A    | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    read_A    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    read_A    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    read_A    | return value |
|A_dout          |  in |   32|   ap_fifo  |       A      |    pointer   |
|A_empty_n       |  in |    1|   ap_fifo  |       A      |    pointer   |
|A_read          | out |    1|   ap_fifo  |       A      |    pointer   |
|la_0_address0   | out |    8|  ap_memory |     la_0     |     array    |
|la_0_ce0        | out |    1|  ap_memory |     la_0     |     array    |
|la_0_we0        | out |    1|  ap_memory |     la_0     |     array    |
|la_0_d0         | out |   32|  ap_memory |     la_0     |     array    |
|la_1_address0   | out |    8|  ap_memory |     la_1     |     array    |
|la_1_ce0        | out |    1|  ap_memory |     la_1     |     array    |
|la_1_we0        | out |    1|  ap_memory |     la_1     |     array    |
|la_1_d0         | out |   32|  ap_memory |     la_1     |     array    |
|la_2_address0   | out |    8|  ap_memory |     la_2     |     array    |
|la_2_ce0        | out |    1|  ap_memory |     la_2     |     array    |
|la_2_we0        | out |    1|  ap_memory |     la_2     |     array    |
|la_2_d0         | out |   32|  ap_memory |     la_2     |     array    |
|la_3_address0   | out |    8|  ap_memory |     la_3     |     array    |
|la_3_ce0        | out |    1|  ap_memory |     la_3     |     array    |
|la_3_we0        | out |    1|  ap_memory |     la_3     |     array    |
|la_3_d0         | out |   32|  ap_memory |     la_3     |     array    |
|la_4_address0   | out |    8|  ap_memory |     la_4     |     array    |
|la_4_ce0        | out |    1|  ap_memory |     la_4     |     array    |
|la_4_we0        | out |    1|  ap_memory |     la_4     |     array    |
|la_4_d0         | out |   32|  ap_memory |     la_4     |     array    |
|la_5_address0   | out |    8|  ap_memory |     la_5     |     array    |
|la_5_ce0        | out |    1|  ap_memory |     la_5     |     array    |
|la_5_we0        | out |    1|  ap_memory |     la_5     |     array    |
|la_5_d0         | out |   32|  ap_memory |     la_5     |     array    |
|la_6_address0   | out |    8|  ap_memory |     la_6     |     array    |
|la_6_ce0        | out |    1|  ap_memory |     la_6     |     array    |
|la_6_we0        | out |    1|  ap_memory |     la_6     |     array    |
|la_6_d0         | out |   32|  ap_memory |     la_6     |     array    |
|la_7_address0   | out |    8|  ap_memory |     la_7     |     array    |
|la_7_ce0        | out |    1|  ap_memory |     la_7     |     array    |
|la_7_we0        | out |    1|  ap_memory |     la_7     |     array    |
|la_7_d0         | out |   32|  ap_memory |     la_7     |     array    |
|la_8_address0   | out |    8|  ap_memory |     la_8     |     array    |
|la_8_ce0        | out |    1|  ap_memory |     la_8     |     array    |
|la_8_we0        | out |    1|  ap_memory |     la_8     |     array    |
|la_8_d0         | out |   32|  ap_memory |     la_8     |     array    |
|la_9_address0   | out |    8|  ap_memory |     la_9     |     array    |
|la_9_ce0        | out |    1|  ap_memory |     la_9     |     array    |
|la_9_we0        | out |    1|  ap_memory |     la_9     |     array    |
|la_9_d0         | out |   32|  ap_memory |     la_9     |     array    |
|la_10_address0  | out |    8|  ap_memory |     la_10    |     array    |
|la_10_ce0       | out |    1|  ap_memory |     la_10    |     array    |
|la_10_we0       | out |    1|  ap_memory |     la_10    |     array    |
|la_10_d0        | out |   32|  ap_memory |     la_10    |     array    |
|la_11_address0  | out |    8|  ap_memory |     la_11    |     array    |
|la_11_ce0       | out |    1|  ap_memory |     la_11    |     array    |
|la_11_we0       | out |    1|  ap_memory |     la_11    |     array    |
|la_11_d0        | out |   32|  ap_memory |     la_11    |     array    |
|la_12_address0  | out |    8|  ap_memory |     la_12    |     array    |
|la_12_ce0       | out |    1|  ap_memory |     la_12    |     array    |
|la_12_we0       | out |    1|  ap_memory |     la_12    |     array    |
|la_12_d0        | out |   32|  ap_memory |     la_12    |     array    |
|la_13_address0  | out |    8|  ap_memory |     la_13    |     array    |
|la_13_ce0       | out |    1|  ap_memory |     la_13    |     array    |
|la_13_we0       | out |    1|  ap_memory |     la_13    |     array    |
|la_13_d0        | out |   32|  ap_memory |     la_13    |     array    |
|la_14_address0  | out |    8|  ap_memory |     la_14    |     array    |
|la_14_ce0       | out |    1|  ap_memory |     la_14    |     array    |
|la_14_we0       | out |    1|  ap_memory |     la_14    |     array    |
|la_14_d0        | out |   32|  ap_memory |     la_14    |     array    |
|la_15_address0  | out |    8|  ap_memory |     la_15    |     array    |
|la_15_ce0       | out |    1|  ap_memory |     la_15    |     array    |
|la_15_we0       | out |    1|  ap_memory |     la_15    |     array    |
|la_15_d0        | out |   32|  ap_memory |     la_15    |     array    |
|la_16_address0  | out |    8|  ap_memory |     la_16    |     array    |
|la_16_ce0       | out |    1|  ap_memory |     la_16    |     array    |
|la_16_we0       | out |    1|  ap_memory |     la_16    |     array    |
|la_16_d0        | out |   32|  ap_memory |     la_16    |     array    |
|la_17_address0  | out |    8|  ap_memory |     la_17    |     array    |
|la_17_ce0       | out |    1|  ap_memory |     la_17    |     array    |
|la_17_we0       | out |    1|  ap_memory |     la_17    |     array    |
|la_17_d0        | out |   32|  ap_memory |     la_17    |     array    |
|la_18_address0  | out |    8|  ap_memory |     la_18    |     array    |
|la_18_ce0       | out |    1|  ap_memory |     la_18    |     array    |
|la_18_we0       | out |    1|  ap_memory |     la_18    |     array    |
|la_18_d0        | out |   32|  ap_memory |     la_18    |     array    |
|la_19_address0  | out |    8|  ap_memory |     la_19    |     array    |
|la_19_ce0       | out |    1|  ap_memory |     la_19    |     array    |
|la_19_we0       | out |    1|  ap_memory |     la_19    |     array    |
|la_19_d0        | out |   32|  ap_memory |     la_19    |     array    |
|la_20_address0  | out |    8|  ap_memory |     la_20    |     array    |
|la_20_ce0       | out |    1|  ap_memory |     la_20    |     array    |
|la_20_we0       | out |    1|  ap_memory |     la_20    |     array    |
|la_20_d0        | out |   32|  ap_memory |     la_20    |     array    |
|la_21_address0  | out |    8|  ap_memory |     la_21    |     array    |
|la_21_ce0       | out |    1|  ap_memory |     la_21    |     array    |
|la_21_we0       | out |    1|  ap_memory |     la_21    |     array    |
|la_21_d0        | out |   32|  ap_memory |     la_21    |     array    |
|la_22_address0  | out |    8|  ap_memory |     la_22    |     array    |
|la_22_ce0       | out |    1|  ap_memory |     la_22    |     array    |
|la_22_we0       | out |    1|  ap_memory |     la_22    |     array    |
|la_22_d0        | out |   32|  ap_memory |     la_22    |     array    |
|la_23_address0  | out |    8|  ap_memory |     la_23    |     array    |
|la_23_ce0       | out |    1|  ap_memory |     la_23    |     array    |
|la_23_we0       | out |    1|  ap_memory |     la_23    |     array    |
|la_23_d0        | out |   32|  ap_memory |     la_23    |     array    |
|la_24_address0  | out |    8|  ap_memory |     la_24    |     array    |
|la_24_ce0       | out |    1|  ap_memory |     la_24    |     array    |
|la_24_we0       | out |    1|  ap_memory |     la_24    |     array    |
|la_24_d0        | out |   32|  ap_memory |     la_24    |     array    |
|la_25_address0  | out |    8|  ap_memory |     la_25    |     array    |
|la_25_ce0       | out |    1|  ap_memory |     la_25    |     array    |
|la_25_we0       | out |    1|  ap_memory |     la_25    |     array    |
|la_25_d0        | out |   32|  ap_memory |     la_25    |     array    |
|la_26_address0  | out |    8|  ap_memory |     la_26    |     array    |
|la_26_ce0       | out |    1|  ap_memory |     la_26    |     array    |
|la_26_we0       | out |    1|  ap_memory |     la_26    |     array    |
|la_26_d0        | out |   32|  ap_memory |     la_26    |     array    |
|la_27_address0  | out |    8|  ap_memory |     la_27    |     array    |
|la_27_ce0       | out |    1|  ap_memory |     la_27    |     array    |
|la_27_we0       | out |    1|  ap_memory |     la_27    |     array    |
|la_27_d0        | out |   32|  ap_memory |     la_27    |     array    |
|la_28_address0  | out |    8|  ap_memory |     la_28    |     array    |
|la_28_ce0       | out |    1|  ap_memory |     la_28    |     array    |
|la_28_we0       | out |    1|  ap_memory |     la_28    |     array    |
|la_28_d0        | out |   32|  ap_memory |     la_28    |     array    |
|la_29_address0  | out |    8|  ap_memory |     la_29    |     array    |
|la_29_ce0       | out |    1|  ap_memory |     la_29    |     array    |
|la_29_we0       | out |    1|  ap_memory |     la_29    |     array    |
|la_29_d0        | out |   32|  ap_memory |     la_29    |     array    |
|la_30_address0  | out |    8|  ap_memory |     la_30    |     array    |
|la_30_ce0       | out |    1|  ap_memory |     la_30    |     array    |
|la_30_we0       | out |    1|  ap_memory |     la_30    |     array    |
|la_30_d0        | out |   32|  ap_memory |     la_30    |     array    |
|la_31_address0  | out |    8|  ap_memory |     la_31    |     array    |
|la_31_ce0       | out |    1|  ap_memory |     la_31    |     array    |
|la_31_we0       | out |    1|  ap_memory |     la_31    |     array    |
|la_31_d0        | out |   32|  ap_memory |     la_31    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

