#:C13    
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.28xd
#Current Working Directory:
#:D   C:\Users\Callum\Desktop\FPGA\FinalAERProtocol
#Date/Time:
#:T   Fri Nov 30 23:30:42 2012
#------------------------------
	#Reading AER_Channel_map.ncd...
	#Loading device for application Rf_Device from file '3s100e.nph' in environment G:\Xilinx\14.2\ISE_DS\ISE\.
	#   "AER_Channel" is an NCD, version 3.2, device xc3s100e, package cp132, speed -5
	#Design creation date: 2012.11.30.23.30.35
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
	#2
unselect -all
	#3
unselect -all
	#4
unselect -all
	#5
select -k comp 'ackin'
	#6
unselect -all
	#7
select site 'SLICE_X15Y23'
	#site "SLICE_X15Y23",  type = SLICEL  (RPM grid X35Y25)
	#8
unselect -all
	#9
select site 'SLICE_X15Y22'
	#site "SLICE_X15Y22",  type = SLICEL  (RPM grid X35Y24)
	#10
unselect -all
	#11
select site 'SLICE_X15Y22'
	#site "SLICE_X15Y22",  type = SLICEL  (RPM grid X35Y24)
	#12
post block
	#<FFY>.
	#<F5MUX>.
	#13
route
	#ERROR:FPGAEditor:565 - There is no net in the selection. Please select a net to manual route.
	#14
refresh
	#15
post exit
	#16
exit
