
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.58 (git sha1 157aabb5831cc77d08346001c4a085f188d7c736, clang++ 17.0.0 -fPIC -O3)

-- Running command `read_verilog /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v; hierarchy -check -top priority_encoder; synth -top priority_encoder; stat' --

1. Executing Verilog-2005 frontend: /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v
Parsing Verilog input from `/Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v' to AST representation.
verilog frontend filename /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v
Generating RTLIL representation for module `\priority_encoder'.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v:8.9-8.19.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v:10.9-10.19.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v:12.9-12.19.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v:14.9-14.19.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v:16.9-16.19.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v:18.9-18.19.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v:20.9-20.19.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v:22.9-22.19.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \priority_encoder

2.2. Analyzing design hierarchy..
Top module:  \priority_encoder
Removed 0 unused modules.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \priority_encoder

3.1.2. Analyzing design hierarchy..
Top module:  \priority_encoder
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 7 switch rules as full_case in process $proc$/Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v:6$1 in module priority_encoder.
Removed a total of 0 dead cases.

3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.2.4. Executing PROC_INIT pass (extract init attributes).

3.2.5. Executing PROC_ARST pass (detect async resets in processes).

3.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~7 debug messages>

3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\priority_encoder.$proc$/Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v:6$1'.
     1/7: $7\y[2:0]
     2/7: $6\y[2:0]
     3/7: $5\y[2:0]
     4/7: $4\y[2:0]
     5/7: $3\y[2:0]
     6/7: $2\y[2:0]
     7/7: $1\y[2:0]

3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\priority_encoder.\y' from process `\priority_encoder.$proc$/Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v:6$1'.

3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 7 empty switches in `\priority_encoder.$proc$/Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v:6$1'.
Removing empty process `priority_encoder.$proc$/Users/tessamaeurwin/Desktop/hdlgen/outputs/v/priority_encoder.v:6$1'.
Cleaned up 7 empty switches.

3.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module priority_encoder.

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module priority_encoder.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \priority_encoder..
Removed 0 unused cells and 37 unused wires.
<suppressed ~1 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
Checking module priority_encoder...
Found and reported 0 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module priority_encoder.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\priority_encoder'.
Removed a total of 0 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \priority_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$12.
    dead port 1/2 on $mux $procmux$15.
    dead port 1/2 on $mux $procmux$18.
    dead port 1/2 on $mux $procmux$21.
    dead port 1/2 on $mux $procmux$27.
    dead port 1/2 on $mux $procmux$30.
    dead port 1/2 on $mux $procmux$33.
    dead port 1/2 on $mux $procmux$36.
    dead port 1/2 on $mux $procmux$39.
    dead port 1/2 on $mux $procmux$45.
    dead port 1/2 on $mux $procmux$48.
    dead port 1/2 on $mux $procmux$51.
    dead port 1/2 on $mux $procmux$54.
    dead port 1/2 on $mux $procmux$6.
    dead port 1/2 on $mux $procmux$60.
    dead port 1/2 on $mux $procmux$63.
    dead port 1/2 on $mux $procmux$66.
    dead port 1/2 on $mux $procmux$72.
    dead port 1/2 on $mux $procmux$75.
    dead port 1/2 on $mux $procmux$81.
    dead port 1/2 on $mux $procmux$9.
Removed 21 multiplexer ports.
<suppressed ~29 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \priority_encoder.
Performed a total of 0 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\priority_encoder'.
Removed a total of 0 cells.

3.6.6. Executing OPT_DFF pass (perform DFF optimizations).

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \priority_encoder..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module priority_encoder.

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \priority_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \priority_encoder.
Performed a total of 0 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\priority_encoder'.
Removed a total of 0 cells.

3.6.13. Executing OPT_DFF pass (perform DFF optimizations).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \priority_encoder..

3.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module priority_encoder.

3.6.16. Finished fast OPT passes. (There is nothing left to do.)

3.7. Executing FSM pass (extract and optimize FSM).

3.7.1. Executing FSM_DETECT pass (finding FSMs in design).

3.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \priority_encoder..

3.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.8. Executing OPT pass (performing simple optimizations).

3.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module priority_encoder.

3.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\priority_encoder'.
Removed a total of 0 cells.

3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \priority_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \priority_encoder.
Performed a total of 0 changes.

3.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\priority_encoder'.
Removed a total of 0 cells.

3.8.6. Executing OPT_DFF pass (perform DFF optimizations).

3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \priority_encoder..

3.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module priority_encoder.

3.8.9. Finished fast OPT passes. (There is nothing left to do.)

3.9. Executing WREDUCE pass (reducing word size of cells).

3.10. Executing PEEPOPT pass (run peephole optimizers).

3.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \priority_encoder..

3.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module priority_encoder:
  created 0 $alu and 0 $macc cells.

3.13. Executing SHARE pass (SAT-based resource sharing).

3.14. Executing OPT pass (performing simple optimizations).

3.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module priority_encoder.

3.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\priority_encoder'.
Removed a total of 0 cells.

3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \priority_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \priority_encoder.
Performed a total of 0 changes.

3.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\priority_encoder'.
Removed a total of 0 cells.

3.14.6. Executing OPT_DFF pass (perform DFF optimizations).

3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \priority_encoder..

3.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module priority_encoder.

3.14.9. Finished fast OPT passes. (There is nothing left to do.)

3.15. Executing MEMORY pass.

3.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

3.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \priority_encoder..

3.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \priority_encoder..

3.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \priority_encoder..

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module priority_encoder.

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\priority_encoder'.
Removed a total of 0 cells.

3.17.3. Executing OPT_DFF pass (perform DFF optimizations).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \priority_encoder..

3.17.5. Finished fast OPT passes.

3.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module priority_encoder.

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\priority_encoder'.
Removed a total of 0 cells.

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \priority_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \priority_encoder.
    Consolidated identical input bits for $mux cell $procmux$3:
      Old ports: A=3'111, B=3'000, Y=$7\y[2:0]
      New ports: A=1'1, B=1'0, Y=$7\y[2:0] [0]
      New connections: $7\y[2:0] [2:1] = { $7\y[2:0] [0] $7\y[2:0] [0] }
  Optimizing cells in module \priority_encoder.
    Consolidated identical input bits for $mux cell $procmux$24:
      Old ports: A=$7\y[2:0], B=3'011, Y=$6\y[2:0]
      New ports: A={ $7\y[2:0] [0] $7\y[2:0] [0] }, B=2'01, Y={ $6\y[2:0] [2] $6\y[2:0] [0] }
      New connections: $6\y[2:0] [1] = $6\y[2:0] [0]
  Optimizing cells in module \priority_encoder.
Performed a total of 2 changes.

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\priority_encoder'.
Removed a total of 0 cells.

3.19.6. Executing OPT_SHARE pass.

3.19.7. Executing OPT_DFF pass (perform DFF optimizations).

3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \priority_encoder..

3.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module priority_encoder.
<suppressed ~1 debug messages>

3.19.10. Rerunning OPT passes. (Maybe there is more to do..)

3.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \priority_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

3.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \priority_encoder.
Performed a total of 0 changes.

3.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\priority_encoder'.
Removed a total of 0 cells.

3.19.14. Executing OPT_SHARE pass.

3.19.15. Executing OPT_DFF pass (perform DFF optimizations).

3.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \priority_encoder..

3.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module priority_encoder.

3.19.18. Finished fast OPT passes. (There is nothing left to do.)

3.20. Executing TECHMAP pass (map to technology primitives).

3.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

3.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~84 debug messages>

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module priority_encoder.

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\priority_encoder'.
Removed a total of 0 cells.

3.21.3. Executing OPT_DFF pass (perform DFF optimizations).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \priority_encoder..

3.21.5. Finished fast OPT passes.

3.22. Executing ABC pass (technology mapping using ABC).

3.22.1. Extracting gate netlist of module `\priority_encoder' to `<abc-temp-dir>/input.blif'..

3.22.1.1. Executed ABC.
Extracted 18 gates and 27 wires to a netlist network with 7 inputs and 3 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/nx/5nr3vhq10kg23cf_hvpt_xrh0000gn/T/yosys-abc-1qzlMq/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.1.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       10
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        4
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        3
Removing temp directory.
Removing global temp directory.

3.23. Executing OPT pass (performing simple optimizations).

3.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module priority_encoder.

3.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\priority_encoder'.
Removed a total of 0 cells.

3.23.3. Executing OPT_DFF pass (perform DFF optimizations).

3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \priority_encoder..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

3.23.5. Finished fast OPT passes.

3.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `priority_encoder'. Setting top module to priority_encoder.

3.24.1. Analyzing design hierarchy..
Top module:  \priority_encoder

3.24.2. Analyzing design hierarchy..
Top module:  \priority_encoder
Removed 0 unused modules.

3.25. Printing statistics.

=== priority_encoder ===

        +----------Local Count, excluding submodules.
        | 
       20 wires
       29 wire bits
        2 public wires
       11 public wire bits
        2 ports
       11 port bits
       21 cells
       10   $_ANDNOT_
        2   $_NOR_
        4   $_NOT_
        1   $_ORNOT_
        4   $_OR_

3.26. Executing CHECK pass (checking for obvious problems).
Checking module priority_encoder...
Found and reported 0 problems.

4. Printing statistics.

=== priority_encoder ===

        +----------Local Count, excluding submodules.
        | 
       20 wires
       29 wire bits
        2 public wires
       11 public wire bits
        2 ports
       11 port bits
       21 cells
       10   $_ANDNOT_
        2   $_NOR_
        4   $_NOT_
        1   $_ORNOT_
        4   $_OR_

Warnings: 8 unique messages, 8 total
End of script. Logfile hash: 3c703dacaa, CPU: user 0.03s system 0.00s, MEM: 17.86 MB peak
Yosys 0.58 (git sha1 157aabb5831cc77d08346001c4a085f188d7c736, clang++ 17.0.0 -fPIC -O3)
Time spent: 62% 1x abc (0 sec), 10% 15x opt_expr (0 sec), ...
