module scanner (
	input  wire clk,
	input  wire [3:0] key_col,
	output wire [3:0] key_row,
	output reg  [3:0] data_out
);
	reg [2:0]counter;
	always@(posedge clk) begin
		counter<=counter+1;
		end
	always@(negedge clk) begin
		if (key_col != 4'b1111) begin
			case (key_col)
				4'b0xxx : data_out[1:0] <= 2'b00;
				4'b10xx : data_out[1:0] <= 2'b01;
				4'b110x : data_out[1:0] <= 2'b10;
				4'b1110 : data_out[1:0] <= 2'b11;
				default : data_out[1:0] <= data_out[1:0];
			endcase
		end
		
		