// Seed: 3252097525
module module_0;
  wire id_1;
  wire id_2;
  logic [7:0] id_3;
  wire id_4;
  logic [7:0] id_5;
  wire id_6, id_7, id_8;
  id_9(
      .id_0(),
      .id_1(),
      .id_2(id_4),
      .id_3(1'h0),
      .id_4(1),
      .id_5(id_4),
      .id_6(1),
      .id_7(id_5[1] == 1)
  );
  wire id_10 = id_4;
  wire id_11 = id_3[1'b0];
  wire id_12;
  always @(negedge 1) begin
    id_6 = id_8;
  end
  wire id_13;
  assign id_3[1] = id_2;
endmodule
module module_1;
  assign id_1 = id_1;
  wire id_3;
  module_0();
endmodule
