

================================================================
== Vivado HLS Report for 'reshape'
================================================================
* Date:           Sat Jun  9 17:03:37 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.77|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1665|  1665|  1665|  1665|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1664|  1664|        26|          -|          -|    64|    no    |
        | + Loop 1.1      |    24|    24|         8|          -|          -|     3|    no    |
        |  ++ Loop 1.1.1  |     6|     6|         2|          -|          -|     3|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    174|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      66|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      66|    234|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_110_p2        |     +    |      0|  0|  15|           7|           1|
    |i_index_fu_257_p2    |     +    |      0|  0|  13|          11|          11|
    |o_index_fu_243_p2    |     +    |      0|  0|  12|          12|          12|
    |tmp1_fu_132_p2       |     +    |      0|  0|  14|          10|          10|
    |tmp2_fu_248_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp_6_fu_204_p2      |     +    |      0|  0|   8|           5|           2|
    |x_1_fu_220_p2        |     +    |      0|  0|  10|           2|           1|
    |y_1_fu_152_p2        |     +    |      0|  0|  10|           2|           1|
    |tmp_2_fu_158_p2      |     -    |      0|  0|  12|           3|           2|
    |tmp_3_fu_180_p2      |     -    |      0|  0|   8|           5|           5|
    |tmp_4_fu_198_p2      |     -    |      0|  0|  15|           5|           5|
    |tmp_7_fu_226_p2      |     -    |      0|  0|  15|           5|           5|
    |exitcond2_fu_146_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_104_p2  |   icmp   |      0|  0|  11|           7|           8|
    |exitcond_fu_214_p2   |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 174|          83|          72|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |c_reg_63   |   9|          2|    7|         14|
    |x_reg_85   |   9|          2|    2|          4|
    |y_reg_74   |   9|          2|    2|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  60|         12|   12|         28|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   5|   0|    5|          0|
    |c_1_reg_287           |   7|   0|    7|          0|
    |c_cast8_cast_reg_279  |   7|   0|   12|          5|
    |c_reg_63              |   7|   0|    7|          0|
    |o_index_reg_323       |  12|   0|   12|          0|
    |tmp1_cast_reg_292     |  10|   0|   11|          1|
    |tmp_4_reg_305         |   5|   0|    5|          0|
    |tmp_6_reg_310         |   5|   0|    5|          0|
    |x_1_reg_318           |   2|   0|    2|          0|
    |x_reg_85              |   2|   0|    2|          0|
    |y_1_reg_300           |   2|   0|    2|          0|
    |y_reg_74              |   2|   0|    2|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  66|   0|   72|          6|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    reshape   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    reshape   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    reshape   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    reshape   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    reshape   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    reshape   | return value |
|input_V_address0   | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |   14|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |   10|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   14|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

