{"Source Block": ["serv/rtl/serv_mpram.v@33:43@HdlIdDef", "   wire [8:0] \t    waddr;\n\n   reg [4:0] \t     wdata0;\n   reg [5:0] \t     wdata1;\n\n   wire [3:0] \t     wdata;\n\n   wire \t     wen;\n   reg [1:0] \t     wen_r;\n\n   reg [3:0] \t     wcnt_lo;\n"], "Clone Blocks": [["serv/rtl/serv_mpram.v@31:41", "`include \"serv_params.vh\"\n\n   wire [8:0] \t    waddr;\n\n   reg [4:0] \t     wdata0;\n   reg [5:0] \t     wdata1;\n\n   wire [3:0] \t     wdata;\n\n   wire \t     wen;\n   reg [1:0] \t     wen_r;\n"], ["serv/rtl/serv_mpram.v@46:56", "\n   reg            trap_r;\n   reg            trap_2r;\n   reg            trap_3r;\n\n   assign wdata = wcnt_lo[0] ? wdata0[3:0] : wdata1[3:0];\n\n   assign wen = !wgo_r & |(wen_r & wcnt_lo[1:0]);\n\n   reg [4:0] \t     rd_waddr;\n\n"], ["serv/rtl/serv_mpram.v@48:58", "   reg            trap_2r;\n   reg            trap_3r;\n\n   assign wdata = wcnt_lo[0] ? wdata0[3:0] : wdata1[3:0];\n\n   assign wen = !wgo_r & |(wen_r & wcnt_lo[1:0]);\n\n   reg [4:0] \t     rd_waddr;\n\n   //port 0 rd mtval\n   //port 1 csr mepc\n"], ["serv/rtl/serv_mpram.v@38:48", "   wire [3:0] \t     wdata;\n\n   wire \t     wen;\n   reg [1:0] \t     wen_r;\n\n   reg [3:0] \t     wcnt_lo;\n   reg [2:0] \t     wcnt_hi;\n   reg \t\t     wgo_r;\n\n   reg            trap_r;\n   reg            trap_2r;\n"], ["serv/rtl/serv_mpram.v@28:38", "   input wire [4:0] i_rs2_raddr,\n   output wire \t    o_rs2);\n\n`include \"serv_params.vh\"\n\n   wire [8:0] \t    waddr;\n\n   reg [4:0] \t     wdata0;\n   reg [5:0] \t     wdata1;\n\n   wire [3:0] \t     wdata;\n"], ["serv/rtl/serv_mpram.v@36:46", "   reg [5:0] \t     wdata1;\n\n   wire [3:0] \t     wdata;\n\n   wire \t     wen;\n   reg [1:0] \t     wen_r;\n\n   reg [3:0] \t     wcnt_lo;\n   reg [2:0] \t     wcnt_hi;\n   reg \t\t     wgo_r;\n\n"], ["serv/rtl/serv_mpram.v@30:40", "\n`include \"serv_params.vh\"\n\n   wire [8:0] \t    waddr;\n\n   reg [4:0] \t     wdata0;\n   reg [5:0] \t     wdata1;\n\n   wire [3:0] \t     wdata;\n\n   wire \t     wen;\n"], ["serv/rtl/serv_mpram.v@35:45", "   reg [4:0] \t     wdata0;\n   reg [5:0] \t     wdata1;\n\n   wire [3:0] \t     wdata;\n\n   wire \t     wen;\n   reg [1:0] \t     wen_r;\n\n   reg [3:0] \t     wcnt_lo;\n   reg [2:0] \t     wcnt_hi;\n   reg \t\t     wgo_r;\n"]], "Diff Content": {"Delete": [[38, "   wire [3:0] \t     wdata;\n"]], "Add": [[38, "   wire [3:0] \t     wslot = wcnt[4:1];\n"], [38, "   wire \t     wport = wcnt[0];\n"]]}}