0.6
2018.1
Apr  4 2018
19:30:32
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/config.v,1618303444,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,,,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_biu.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_clk_ctrl.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_biu,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_clk_ctrl.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_clkgate.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_clk_ctrl,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_clkgate.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_core.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_clkgate,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_core.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_cpu.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_core,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_cpu.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_cpu_top.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_cpu,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_cpu_top.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_dtcm_ctrl.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_cpu_top,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,1620893924,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_70/sim/weight_mem_gen_70.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/config.v,,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_dtcm_ctrl.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_dtcm_ram.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_dtcm_ctrl,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_dtcm_ram.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_dtcm_ram,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_alu.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_alu.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_alu_bjp.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_alu,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_alu_bjp.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_alu_csrctrl.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_alu_bjp,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_alu_csrctrl.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_alu_dpath.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_alu_csrctrl,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_alu_dpath.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_alu_lsuagu.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_alu_dpath,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_alu_lsuagu.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_alu_muldiv.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_alu_lsuagu,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_alu_muldiv.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_alu_rglr.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_alu_muldiv,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_alu_rglr.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_branchslv.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_alu_rglr,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_branchslv.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_commit.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_branchslv,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_commit.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_csr.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_commit,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_csr.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_decode.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_csr,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_decode.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_disp.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_decode,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_disp.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_excp.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_disp,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_excp.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_longpwbck.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_excp,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_longpwbck.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_nice.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_longpwbck,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_nice.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_oitf.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_nice,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_oitf.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_regfile.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_oitf,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_regfile.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_wbck.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_regfile,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_exu_wbck.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_ifu.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_exu_wbck,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_ifu.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_ifu_ifetch.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_ifu,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_ifu_ifetch.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_ifu_ift2icb.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_ifu_ifetch,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_ifu_ift2icb.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_ifu_litebpu.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_ifu_ift2icb,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_ifu_litebpu.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_ifu_minidec.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_ifu_litebpu,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_ifu_minidec.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_irq_sync.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_ifu_minidec,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_irq_sync.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_itcm_ctrl.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_irq_sync,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_itcm_ctrl.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_itcm_ram.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_itcm_ctrl,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_itcm_ram.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_lsu.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_itcm_ram,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_lsu.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_lsu_ctrl.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_lsu,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_lsu_ctrl.v,1638875195,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_reset_ctrl.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_lsu_ctrl,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_reset_ctrl.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/soc/e203_soc_top.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_reset_ctrl,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_srams.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_clint.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_srams,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/debug/sirv_debug_csr.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/debug/sirv_debug_module.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,sirv_debug_csr,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/debug/sirv_debug_module.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/debug/sirv_debug_ram.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,sirv_debug_module,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/debug/sirv_debug_ram.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/debug/sirv_debug_rom.v,,sirv_debug_ram,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/debug/sirv_debug_rom.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_expl_axi_slv.v,,sirv_debug_rom,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/debug/sirv_jtag_dtm.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_jtaggpioport.v,,sirv_jtag_dtm,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/fab/sirv_icb1to16_bus.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/fab/sirv_icb1to2_bus.v,,sirv_icb1to16_bus,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/fab/sirv_icb1to2_bus.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/fab/sirv_icb1to8_bus.v,,sirv_icb1to2_bus,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/fab/sirv_icb1to8_bus.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/debug/sirv_jtag_dtm.v,,sirv_icb1to8_bus,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/general/sirv_1cyc_sram_ctrl.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_AsyncResetReg.v,,sirv_1cyc_sram_ctrl,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/general/sirv_gnrl_bufs.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/general/sirv_gnrl_dffs.v,,sirv_gnrl_bypbuf;sirv_gnrl_cdc_rx;sirv_gnrl_cdc_tx;sirv_gnrl_fifo;sirv_gnrl_pipe_stage;sirv_gnrl_sync,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/general/sirv_gnrl_dffs.v,1640139154,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/general/sirv_gnrl_icbs.v,,sirv_gnrl_dffl;sirv_gnrl_dfflr;sirv_gnrl_dfflrs;sirv_gnrl_dffr;sirv_gnrl_dffrs;sirv_gnrl_ltch,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/general/sirv_gnrl_icbs.v,1638624663,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/general/sirv_gnrl_ram.v,,sirv_gnrl_axi_buffer;sirv_gnrl_icb2apb;sirv_gnrl_icb2axi;sirv_gnrl_icb32towishb8;sirv_gnrl_icb_arbt;sirv_gnrl_icb_buffer;sirv_gnrl_icb_n2w;sirv_gnrl_icb_splt,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/general/sirv_gnrl_ram.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_hclkgen_regs.v,,sirv_gnrl_ram,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/general/sirv_sim_ram.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_spi_flashmap.v,,sirv_sim_ram,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/general/sirv_sram_icb_ctrl.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_tl_repeater_5.v,,sirv_sram_icb_ctrl,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/mems/sirv_mrom.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/mems/sirv_mrom_top.v,,sirv_mrom,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/mems/sirv_mrom_top.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_plic_man.v,,sirv_mrom_top,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_adv_timer/adv_timer_apb_if.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_adv_timer/apb_adv_timer.v,,adv_timer_apb_if,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_adv_timer/apb_adv_timer.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_gpio/apb_gpio.v,,apb_adv_timer,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_adv_timer/comparator.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_biu.v,,comparator,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_adv_timer/input_stage.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_uart/io_generic_fifo.v,,input_stage,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_adv_timer/prescaler.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/general/sirv_1cyc_sram_ctrl.v,,prescaler,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_adv_timer/timer_cntrl.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_adv_timer/timer_module.v,,timer_cntrl,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_adv_timer/timer_module.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/u_PE.v,,timer_module,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_adv_timer/up_down_counter.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/tb_top.v,,up_down_counter,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_gpio/apb_gpio.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_spi_master/apb_spi_master.v,,apb_gpio,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_i2c/apb_i2c.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_spi_master/apb_spi_master.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_i2c/i2c_master_defines.v,apb_i2c,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_i2c/i2c_master_bit_ctrl.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_i2c/i2c_master_byte_ctrl.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_i2c/i2c_master_defines.v,i2c_master_bit_ctrl,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_i2c/i2c_master_byte_ctrl.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_adv_timer/input_stage.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_i2c/i2c_master_defines.v,i2c_master_byte_ctrl,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_i2c/i2c_master_defines.v,1614587313,verilog,,,,,,,,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_spi_master/apb_spi_master.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_uart/apb_uart.v,,apb_spi_master,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_spi_master/spi_master_apb_if.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_spi_master/spi_master_clkgen.v,,spi_master_apb_if,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_spi_master/spi_master_clkgen.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_spi_master/spi_master_controller.v,,spi_master_clkgen,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_spi_master/spi_master_controller.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_spi_master/spi_master_fifo.v,,spi_master_controller,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_spi_master/spi_master_fifo.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_spi_master/spi_master_rx.v,,spi_master_fifo,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_spi_master/spi_master_rx.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_spi_master/spi_master_tx.v,,spi_master_rx,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_spi_master/spi_master_tx.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/u_PE.v,,spi_master_tx,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_uart/apb_uart.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_prj/axi_lite_S00_AXI.v,,apb_uart_sv,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_uart/io_generic_fifo.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/multl.v,,io_generic_fifo,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_uart/uart_interrupt.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_uart/uart_rx.v,,uart_interrupt,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_uart/uart_rx.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_uart/uart_tx.v,,uart_rx,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_uart/uart_tx.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/tb_top.v,,uart_tx,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_AsyncResetReg.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_AsyncResetRegVec.v,,sirv_AsyncResetReg,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_AsyncResetRegVec.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_AsyncResetRegVec_1.v,,sirv_AsyncResetRegVec,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_AsyncResetRegVec_1.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_AsyncResetRegVec_129.v,,sirv_AsyncResetRegVec_1,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_AsyncResetRegVec_129.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_AsyncResetRegVec_36.v,,sirv_AsyncResetRegVec_129,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_AsyncResetRegVec_36.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_DeglitchShiftRegister.v,,sirv_AsyncResetRegVec_36,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_DeglitchShiftRegister.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_LevelGateway.v,,sirv_DeglitchShiftRegister,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_LevelGateway.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_ResetCatchAndSync.v,,sirv_LevelGateway,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_ResetCatchAndSync.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_ResetCatchAndSync_2.v,,sirv_ResetCatchAndSync,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_ResetCatchAndSync_2.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_aon.v,,sirv_ResetCatchAndSync_2,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_aon.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_aon_lclkgen_regs.v,,sirv_aon,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_aon_lclkgen_regs.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_aon_porrst.v,,sirv_aon_lclkgen_regs,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_aon_porrst.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_aon_top.v,,sirv_aon_porrst,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_aon_top.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_aon_wrapper.v,,sirv_aon_top,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_aon_wrapper.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_clint.v,,sirv_aon_wrapper,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_clint.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_clint_top.v,,sirv_clint,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_clint_top.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/debug/sirv_debug_csr.v,,sirv_clint_top,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_expl_axi_slv.v,1639448786,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_flash_qspi.v,,sirv_expl_axi_slv,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_flash_qspi.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_flash_qspi_top.v,,sirv_flash_qspi,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_flash_qspi_top.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/general/sirv_gnrl_bufs.v,,sirv_flash_qspi_top,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_hclkgen_regs.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/fab/sirv_icb1to16_bus.v,,sirv_hclkgen_regs,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_jtaggpioport.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/mems/sirv_mrom.v,,sirv_jtaggpioport,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_plic_man.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_plic_top.v,,sirv_plic_man,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_plic_top.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_pmu.v,,sirv_plic_top,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_pmu.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_pmu_core.v,,sirv_pmu,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_pmu_core.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_qspi_arbiter.v,,sirv_pmu_core,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_qspi_arbiter.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_qspi_fifo.v,,sirv_qspi_arbiter,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_qspi_fifo.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_qspi_media.v,,sirv_qspi_fifo,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_qspi_media.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_qspi_physical.v,,sirv_qspi_media,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_qspi_physical.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_queue.v,,sirv_qspi_physical,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_queue.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_queue_1.v,,sirv_queue,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_queue_1.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_repeater_6.v,,sirv_queue_1,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_repeater_6.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_rtc.v,,sirv_repeater_6,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_rtc.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/general/sirv_sim_ram.v,,sirv_rtc,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_spi_flashmap.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/general/sirv_sram_icb_ctrl.v,,sirv_qspi_flashmap,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_tl_repeater_5.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_tlfragmenter_qspi_1.v,,sirv_tl_repeater_5,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_tlfragmenter_qspi_1.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_tlwidthwidget_qspi.v,,sirv_tlfragmenter_qspi_1,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_tlwidthwidget_qspi.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_wdog.v,,sirv_tlwidthwidget_qspi,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/sirv_wdog.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_spi_master/spi_master_apb_if.v,,sirv_wdog,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/soc/e203_soc_top.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_srams.v,,e203_soc_top,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_clint.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_gfcm.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_subsys_clint,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_gfcm.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_hclkgen.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_subsys_gfcm,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_hclkgen.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_hclkgen_rstsync.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_subsys_hclkgen,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_hclkgen_rstsync.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_main.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_subsys_hclkgen_rstsync,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_main.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_mems.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_subsys_main,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_mems.v,1638627879,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_nice_core.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_subsys_mems,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_nice_core.v,1626788152,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_perips.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_subsys_nice_core,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_perips.v,1639470867,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_plic.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_subsys_perips,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_plic.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_pll.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_subsys_plic,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_pll.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_pllclkdiv.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_subsys_pll,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_pllclkdiv.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_top.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_subsys_pllclkdiv,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/subsys/e203_subsys_top.v,1614587313,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_uart/io_generic_fifo.v,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,e203_subsys_top,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Configurator.v,1639316510,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_prj/ECG_Axi_Lite_Top.v,,Configurator,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/ECG_Top.v,1639707868,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/In_Out_Buffer.v,,ECG_Top,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/In_Out_Buffer.v,1639450115,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Input_Regfile.v,,In_Out_Buffer,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Input_Regfile.v,1622428205,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Mem_Ctrl.v,,Input_Regfile,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Mem_Ctrl.v,1639398307,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Output_regfile.v,,Mem_Ctrl,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Output_regfile.v,1639407831,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Output_regfile8_9.v,,Output_regfile,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Output_regfile8_9.v,1622471280,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/PEarray16_8.v,,Output_regfile8_9,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/PEarray16_8.v,1639475996,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Pool2IOB.v,,PEarray16_8,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Pool2IOB.v,1639472800,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Pooling.v,,Pool2IOB,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Pooling.v,1619486028,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Pooling8.v,,Pooling,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Pooling8.v,1619486028,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/RCA_8bit.v,,Pooling8,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/RCA_8bit.v,1619486028,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Relu.v,,RCA_8bit,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Relu.v,1619486028,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Relu8.v,,Relu,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Relu8.v,1622430970,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/SPU_ECG.v,,Relu8,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/SPU_ECG.v,1639316539,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Weight_buffer.v,,SPU_ECG,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Weight_buffer.v,1639450540,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_gpio/apb_gpio.v,,Weight_buffer,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/multl.v,1619486028,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/general/sirv_1cyc_sram_ctrl.v,,mult1,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/u_PE.v,1619486028,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/perips/apb_uart/uart_interrupt.v,,u_PE,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_prj/ECG_Axi_Lite_Top.v,1639450614,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/ECG_Top.v,,ECG_Axi_Lite_Top,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_prj/axi_lite_S00_AXI.v,1640153611,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_biu.v,,axi_lite_v1_0_S00_AXI,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.sim/sim_1/behav/xsim/glbl.v,1529022454,verilog,,,,glbl,,,,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1638167320,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Configurator.v,,blk_mem_gen_0,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1638167417,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem_gen_1,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_10/sim/blk_mem_gen_10.v,1638708495,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Configurator.v,,blk_mem_gen_10,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v,1638167475,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,,blk_mem_gen_2,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v,1638167540,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v,,blk_mem_gen_3,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_4/sim/blk_mem_gen_4.v,1638167927,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v,,blk_mem_gen_4,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_5/sim/blk_mem_gen_5.v,1638168002,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_4/sim/blk_mem_gen_4.v,,blk_mem_gen_5,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_6/sim/blk_mem_gen_6.v,1638168079,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_5/sim/blk_mem_gen_5.v,,blk_mem_gen_6,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_7/sim/blk_mem_gen_7.v,1638168111,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_6/sim/blk_mem_gen_6.v,,blk_mem_gen_7,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_8/sim/blk_mem_gen_8.v,1638168149,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_7/sim/blk_mem_gen_7.v,,blk_mem_gen_8,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_9/sim/blk_mem_gen_9.v,1638860819,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_10/sim/blk_mem_gen_10.v,,blk_mem_gen_9,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_00/sim/weight_mem_gen_00.v,1638168527,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_8/sim/blk_mem_gen_8.v,,weight_mem_gen_00,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_10/sim/weight_mem_gen_10.v,1638168934,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_00/sim/weight_mem_gen_00.v,,weight_mem_gen_10,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_20/sim/weight_mem_gen_20.v,1638168976,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_10/sim/weight_mem_gen_10.v,,weight_mem_gen_20,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_30/sim/weight_mem_gen_30.v,1638169050,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_20/sim/weight_mem_gen_20.v,,weight_mem_gen_30,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_40/sim/weight_mem_gen_40.v,1638169167,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_30/sim/weight_mem_gen_30.v,,weight_mem_gen_40,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_50/sim/weight_mem_gen_50.v,1638169268,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_40/sim/weight_mem_gen_40.v,,weight_mem_gen_50,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_60/sim/weight_mem_gen_60.v,1638169325,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_50/sim/weight_mem_gen_50.v,,weight_mem_gen_60,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_70/sim/weight_mem_gen_70.v,1638169523,verilog,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/project_3/project_3.srcs/sources_1/ip/weight_mem_gen_60/sim/weight_mem_gen_60.v,,weight_mem_gen_70,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/tb_top.v,1639379953,verilog,,,D:/FPGA/e203_ecgV0.2/e203_ecg1/e203_ecg/e203/core/e203_defines.v,tb_top,,,../../../../../e203/core;../../../../project_3.srcs/sources_1/ip/mmcm,,,,,
