

================================================================
== Vivado HLS Report for 'operator_float_div9'
================================================================
* Date:           Fri Aug 31 16:05:13 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div9
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.344|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   50|   50|   50|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div9_chunk_fu_124  |lut_div9_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 38 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [test.cpp:63->test.cpp:701]   --->   Operation 39 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [test.cpp:64->test.cpp:701]   --->   Operation 40 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [test.cpp:65->test.cpp:701]   --->   Operation 41 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i32 %p_Val2_s to i23" [test.cpp:66->test.cpp:701]   --->   Operation 42 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %p_Val2_s, i32 20, i32 22)" [test.cpp:707]   --->   Operation 43 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.86ns)   --->   "%icmp = icmp eq i3 %tmp, 0" [test.cpp:707]   --->   Operation 44 'icmp' 'icmp' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_s, i32 24, i32 30)" [test.cpp:717]   --->   Operation 45 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.18ns)   --->   "%icmp4 = icmp eq i7 %tmp_8, 0" [test.cpp:717]   --->   Operation 46 'icmp' 'icmp4' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 47 [1/1] (0.66ns)   --->   "%shift_V_cast_cast = select i1 %icmp, i8 4, i8 3" [test.cpp:707]   --->   Operation 47 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.22ns)   --->   "%tmp_3 = icmp eq i8 %new_exp_V, 0" [test.cpp:713]   --->   Operation 48 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.22ns)   --->   "%tmp_4 = icmp ult i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:716]   --->   Operation 49 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.39ns)   --->   "%shift_V = sub i8 1, %new_exp_V" [test.cpp:718]   --->   Operation 50 'sub' 'shift_V' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -1, %new_exp_V" [test.cpp:720]   --->   Operation 51 'add' 'shift_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 52 [1/1] (1.22ns)   --->   "%tmp_1 = icmp ugt i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:709]   --->   Operation 52 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %shift_V_cast_cast" [test.cpp:712]   --->   Operation 53 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2_demorgan = or i1 %tmp_3, %tmp_4" [test.cpp:713]   --->   Operation 54 'or' 'sel_tmp2_demorgan' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2 = xor i1 %sel_tmp2_demorgan, true" [test.cpp:713]   --->   Operation 55 'xor' 'sel_tmp2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = and i1 %icmp4, %sel_tmp2" [test.cpp:717]   --->   Operation 56 'and' 'sel_tmp3' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp3, i8 %shift_V, i8 %shift_V_1" [test.cpp:717]   --->   Operation 57 'select' 'shift_V_2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_3, i8 0, i8 %shift_V_2" [test.cpp:713]   --->   Operation 58 'select' 'shift_V_3' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %tmp_3, true" [test.cpp:713]   --->   Operation 59 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_4, %sel_tmp6" [test.cpp:716]   --->   Operation 60 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp7, i8 %shift_V_cast_cast, i8 %shift_V_3" [test.cpp:716]   --->   Operation 61 'select' 'shift_V_4' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.22ns)   --->   "%tmp_5 = icmp eq i8 %new_exp_V, -1" [test.cpp:731]   --->   Operation 62 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_s = select i1 %tmp_5, i8 -1, i8 0" [test.cpp:731]   --->   Operation 63 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_10 = or i1 %tmp_5, %tmp_1" [test.cpp:731]   --->   Operation 64 'or' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_10, i8 %p_s, i8 %new_exp_V_1" [test.cpp:731]   --->   Operation 65 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = zext i23 %new_mant_V_1 to i32" [test.cpp:724]   --->   Operation 66 'zext' 'tmp_9' <Predicate = (!icmp4)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %shift_V_4 to i32" [test.cpp:724]   --->   Operation 67 'zext' 'tmp_s' <Predicate = (!icmp4)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %shift_V_4 to i23" [test.cpp:724]   --->   Operation 68 'zext' 'tmp_cast' <Predicate = (icmp4)> <Delay = 0.00>
ST_4 : Operation 69 [4/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:724]   --->   Operation 69 'lshr' 'tmp_2' <Predicate = (icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [4/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:726]   --->   Operation 70 'shl' 'tmp_7' <Predicate = (!icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 71 [3/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:724]   --->   Operation 71 'lshr' 'tmp_2' <Predicate = (icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [3/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:726]   --->   Operation 72 'shl' 'tmp_7' <Predicate = (!icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 73 [2/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:724]   --->   Operation 73 'lshr' 'tmp_2' <Predicate = (icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [2/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:726]   --->   Operation 74 'shl' 'tmp_7' <Predicate = (!icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.91>
ST_7 : Operation 75 [1/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:724]   --->   Operation 75 'lshr' 'tmp_2' <Predicate = (icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:726]   --->   Operation 76 'shl' 'tmp_7' <Predicate = (!icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %tmp_7 to i28" [test.cpp:726]   --->   Operation 77 'trunc' 'tmp_12' <Predicate = (!icmp4)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.56>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_6 = zext i23 %tmp_2 to i28" [test.cpp:724]   --->   Operation 78 'zext' 'tmp_6' <Predicate = (icmp4)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.56ns)   --->   "%xf_V = select i1 %icmp4, i28 %tmp_6, i28 %tmp_12" [test.cpp:717]   --->   Operation 79 'select' 'xf_V' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.71>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%p_Result_s = call i28 @_ssdm_op_BitSet.i28.i28.i32.i1(i28 %xf_V, i32 23, i1 true)" [test.cpp:728]   --->   Operation 80 'bitset' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%xf_V_1 = select i1 %tmp_3, i28 %xf_V, i28 %p_Result_s" [test.cpp:713]   --->   Operation 81 'select' 'xf_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (1.71ns) (out node of the LUT)   --->   "%xf_V_4 = add i28 4, %xf_V_1" [test.cpp:729]   --->   Operation 82 'add' 'xf_V_4' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%d_chunk_V = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 26, i32 27) nounwind" [test.cpp:640->test.cpp:686->test.cpp:730]   --->   Operation 83 'partselect' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 24, i32 25) nounwind" [test.cpp:643->test.cpp:686->test.cpp:730]   --->   Operation 84 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 22, i32 23) nounwind" [test.cpp:646->test.cpp:686->test.cpp:730]   --->   Operation 85 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 20, i32 21) nounwind" [test.cpp:649->test.cpp:686->test.cpp:730]   --->   Operation 86 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 18, i32 19) nounwind" [test.cpp:652->test.cpp:686->test.cpp:730]   --->   Operation 87 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 16, i32 17) nounwind" [test.cpp:655->test.cpp:686->test.cpp:730]   --->   Operation 88 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 14, i32 15) nounwind" [test.cpp:658->test.cpp:686->test.cpp:730]   --->   Operation 89 'partselect' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%d_chunk_V_7 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 12, i32 13) nounwind" [test.cpp:661->test.cpp:686->test.cpp:730]   --->   Operation 90 'partselect' 'd_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%d_chunk_V_8 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 10, i32 11) nounwind" [test.cpp:664->test.cpp:686->test.cpp:730]   --->   Operation 91 'partselect' 'd_chunk_V_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%d_chunk_V_9 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 8, i32 9) nounwind" [test.cpp:667->test.cpp:686->test.cpp:730]   --->   Operation 92 'partselect' 'd_chunk_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%d_chunk_V_10 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 6, i32 7) nounwind" [test.cpp:670->test.cpp:686->test.cpp:730]   --->   Operation 93 'partselect' 'd_chunk_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%d_chunk_V_11 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 4, i32 5) nounwind" [test.cpp:673->test.cpp:686->test.cpp:730]   --->   Operation 94 'partselect' 'd_chunk_V_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%d_chunk_V_12 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 2, i32 3) nounwind" [test.cpp:676->test.cpp:686->test.cpp:730]   --->   Operation 95 'partselect' 'd_chunk_V_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%d_chunk_V_13 = trunc i28 %xf_V_4 to i2" [test.cpp:679->test.cpp:686->test.cpp:730]   --->   Operation 96 'trunc' 'd_chunk_V_13' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 97 [2/2] (2.34ns)   --->   "%call_ret1_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V, i4 0) nounwind" [test.cpp:641->test.cpp:686->test.cpp:730]   --->   Operation 97 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.33>
ST_11 : Operation 98 [1/2] (1.33ns)   --->   "%call_ret1_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V, i4 0) nounwind" [test.cpp:641->test.cpp:686->test.cpp:730]   --->   Operation 98 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i2, i4 } %call_ret1_i_i, 1" [test.cpp:641->test.cpp:686->test.cpp:730]   --->   Operation 99 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 100 [2/2] (2.34ns)   --->   "%call_ret2_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_1, i4 %r_V) nounwind" [test.cpp:644->test.cpp:686->test.cpp:730]   --->   Operation 100 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.33>
ST_13 : Operation 101 [1/2] (1.33ns)   --->   "%call_ret2_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_1, i4 %r_V) nounwind" [test.cpp:644->test.cpp:686->test.cpp:730]   --->   Operation 101 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i2, i4 } %call_ret2_i_i, 1" [test.cpp:644->test.cpp:686->test.cpp:730]   --->   Operation 102 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 103 [2/2] (2.34ns)   --->   "%call_ret3_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_2, i4 %r_V_1) nounwind" [test.cpp:647->test.cpp:686->test.cpp:730]   --->   Operation 103 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.33>
ST_15 : Operation 104 [1/2] (1.33ns)   --->   "%call_ret3_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_2, i4 %r_V_1) nounwind" [test.cpp:647->test.cpp:686->test.cpp:730]   --->   Operation 104 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i2, i4 } %call_ret3_i_i, 1" [test.cpp:647->test.cpp:686->test.cpp:730]   --->   Operation 105 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 106 [2/2] (2.34ns)   --->   "%call_ret4_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_3, i4 %r_V_2) nounwind" [test.cpp:650->test.cpp:686->test.cpp:730]   --->   Operation 106 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.33>
ST_17 : Operation 107 [1/2] (1.33ns)   --->   "%call_ret4_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_3, i4 %r_V_2) nounwind" [test.cpp:650->test.cpp:686->test.cpp:730]   --->   Operation 107 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i2, i4 } %call_ret4_i_i, 1" [test.cpp:650->test.cpp:686->test.cpp:730]   --->   Operation 108 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 109 [2/2] (2.34ns)   --->   "%call_ret5_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_4, i4 %r_V_3) nounwind" [test.cpp:653->test.cpp:686->test.cpp:730]   --->   Operation 109 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.33>
ST_19 : Operation 110 [1/2] (1.33ns)   --->   "%call_ret5_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_4, i4 %r_V_3) nounwind" [test.cpp:653->test.cpp:686->test.cpp:730]   --->   Operation 110 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i2, i4 } %call_ret5_i_i, 1" [test.cpp:653->test.cpp:686->test.cpp:730]   --->   Operation 111 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 112 [2/2] (2.34ns)   --->   "%call_ret6_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_5, i4 %r_V_4) nounwind" [test.cpp:656->test.cpp:686->test.cpp:730]   --->   Operation 112 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.33>
ST_21 : Operation 113 [1/2] (1.33ns)   --->   "%call_ret6_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_5, i4 %r_V_4) nounwind" [test.cpp:656->test.cpp:686->test.cpp:730]   --->   Operation 113 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i2, i4 } %call_ret6_i_i, 1" [test.cpp:656->test.cpp:686->test.cpp:730]   --->   Operation 114 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 115 [2/2] (2.34ns)   --->   "%call_ret7_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_6, i4 %r_V_5) nounwind" [test.cpp:659->test.cpp:686->test.cpp:730]   --->   Operation 115 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 1.33>
ST_23 : Operation 116 [1/2] (1.33ns)   --->   "%call_ret7_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_6, i4 %r_V_5) nounwind" [test.cpp:659->test.cpp:686->test.cpp:730]   --->   Operation 116 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 117 [1/1] (0.00ns)   --->   "%r_V_6 = extractvalue { i2, i4 } %call_ret7_i_i, 1" [test.cpp:659->test.cpp:686->test.cpp:730]   --->   Operation 117 'extractvalue' 'r_V_6' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 118 [2/2] (2.34ns)   --->   "%call_ret8_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_7, i4 %r_V_6) nounwind" [test.cpp:662->test.cpp:686->test.cpp:730]   --->   Operation 118 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 1.33>
ST_25 : Operation 119 [1/2] (1.33ns)   --->   "%call_ret8_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_7, i4 %r_V_6) nounwind" [test.cpp:662->test.cpp:686->test.cpp:730]   --->   Operation 119 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 120 [1/1] (0.00ns)   --->   "%r_V_7 = extractvalue { i2, i4 } %call_ret8_i_i, 1" [test.cpp:662->test.cpp:686->test.cpp:730]   --->   Operation 120 'extractvalue' 'r_V_7' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 121 [2/2] (2.34ns)   --->   "%call_ret9_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_8, i4 %r_V_7) nounwind" [test.cpp:665->test.cpp:686->test.cpp:730]   --->   Operation 121 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 1.33>
ST_27 : Operation 122 [1/2] (1.33ns)   --->   "%call_ret9_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_8, i4 %r_V_7) nounwind" [test.cpp:665->test.cpp:686->test.cpp:730]   --->   Operation 122 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 123 [1/1] (0.00ns)   --->   "%r_V_8 = extractvalue { i2, i4 } %call_ret9_i_i, 1" [test.cpp:665->test.cpp:686->test.cpp:730]   --->   Operation 123 'extractvalue' 'r_V_8' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.34>
ST_28 : Operation 124 [2/2] (2.34ns)   --->   "%call_ret10_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_9, i4 %r_V_8) nounwind" [test.cpp:668->test.cpp:686->test.cpp:730]   --->   Operation 124 'call' 'call_ret10_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 1.33>
ST_29 : Operation 125 [1/2] (1.33ns)   --->   "%call_ret10_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_9, i4 %r_V_8) nounwind" [test.cpp:668->test.cpp:686->test.cpp:730]   --->   Operation 125 'call' 'call_ret10_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 126 [1/1] (0.00ns)   --->   "%r_V_9 = extractvalue { i2, i4 } %call_ret10_i_i, 1" [test.cpp:668->test.cpp:686->test.cpp:730]   --->   Operation 126 'extractvalue' 'r_V_9' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 2.34>
ST_30 : Operation 127 [2/2] (2.34ns)   --->   "%call_ret11_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_10, i4 %r_V_9) nounwind" [test.cpp:671->test.cpp:686->test.cpp:730]   --->   Operation 127 'call' 'call_ret11_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 1.33>
ST_31 : Operation 128 [1/2] (1.33ns)   --->   "%call_ret11_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_10, i4 %r_V_9) nounwind" [test.cpp:671->test.cpp:686->test.cpp:730]   --->   Operation 128 'call' 'call_ret11_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 129 [1/1] (0.00ns)   --->   "%r_V_10 = extractvalue { i2, i4 } %call_ret11_i_i, 1" [test.cpp:671->test.cpp:686->test.cpp:730]   --->   Operation 129 'extractvalue' 'r_V_10' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 2.34>
ST_32 : Operation 130 [2/2] (2.34ns)   --->   "%call_ret12_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_11, i4 %r_V_10) nounwind" [test.cpp:674->test.cpp:686->test.cpp:730]   --->   Operation 130 'call' 'call_ret12_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 1.33>
ST_33 : Operation 131 [1/2] (1.33ns)   --->   "%call_ret12_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_11, i4 %r_V_10) nounwind" [test.cpp:674->test.cpp:686->test.cpp:730]   --->   Operation 131 'call' 'call_ret12_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 132 [1/1] (0.00ns)   --->   "%r_V_11 = extractvalue { i2, i4 } %call_ret12_i_i, 1" [test.cpp:674->test.cpp:686->test.cpp:730]   --->   Operation 132 'extractvalue' 'r_V_11' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 2.34>
ST_34 : Operation 133 [2/2] (2.34ns)   --->   "%call_ret13_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_12, i4 %r_V_11) nounwind" [test.cpp:677->test.cpp:686->test.cpp:730]   --->   Operation 133 'call' 'call_ret13_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 1.33>
ST_35 : Operation 134 [1/2] (1.33ns)   --->   "%call_ret13_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_12, i4 %r_V_11) nounwind" [test.cpp:677->test.cpp:686->test.cpp:730]   --->   Operation 134 'call' 'call_ret13_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 135 [1/1] (0.00ns)   --->   "%r_V_12 = extractvalue { i2, i4 } %call_ret13_i_i, 1" [test.cpp:677->test.cpp:686->test.cpp:730]   --->   Operation 135 'extractvalue' 'r_V_12' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 2.34>
ST_36 : Operation 136 [2/2] (2.34ns)   --->   "%call_ret_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_13, i4 %r_V_12) nounwind" [test.cpp:680->test.cpp:686->test.cpp:730]   --->   Operation 136 'call' 'call_ret_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 2.06>
ST_37 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !223"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !229"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @operator_float_div9_s) nounwind"   --->   Operation 139 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V = extractvalue { i2, i4 } %call_ret3_i_i, 0" [test.cpp:647->test.cpp:686->test.cpp:730]   --->   Operation 140 'extractvalue' 'q_chunk_V' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_1 = extractvalue { i2, i4 } %call_ret4_i_i, 0" [test.cpp:650->test.cpp:686->test.cpp:730]   --->   Operation 141 'extractvalue' 'q_chunk_V_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_2 = extractvalue { i2, i4 } %call_ret5_i_i, 0" [test.cpp:653->test.cpp:686->test.cpp:730]   --->   Operation 142 'extractvalue' 'q_chunk_V_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_3 = extractvalue { i2, i4 } %call_ret6_i_i, 0" [test.cpp:656->test.cpp:686->test.cpp:730]   --->   Operation 143 'extractvalue' 'q_chunk_V_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_4 = extractvalue { i2, i4 } %call_ret7_i_i, 0" [test.cpp:659->test.cpp:686->test.cpp:730]   --->   Operation 144 'extractvalue' 'q_chunk_V_4' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_5 = extractvalue { i2, i4 } %call_ret8_i_i, 0" [test.cpp:662->test.cpp:686->test.cpp:730]   --->   Operation 145 'extractvalue' 'q_chunk_V_5' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_6 = extractvalue { i2, i4 } %call_ret9_i_i, 0" [test.cpp:665->test.cpp:686->test.cpp:730]   --->   Operation 146 'extractvalue' 'q_chunk_V_6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_7 = extractvalue { i2, i4 } %call_ret10_i_i, 0" [test.cpp:668->test.cpp:686->test.cpp:730]   --->   Operation 147 'extractvalue' 'q_chunk_V_7' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_8 = extractvalue { i2, i4 } %call_ret11_i_i, 0" [test.cpp:671->test.cpp:686->test.cpp:730]   --->   Operation 148 'extractvalue' 'q_chunk_V_8' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_9 = extractvalue { i2, i4 } %call_ret12_i_i, 0" [test.cpp:674->test.cpp:686->test.cpp:730]   --->   Operation 149 'extractvalue' 'q_chunk_V_9' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_10 = extractvalue { i2, i4 } %call_ret13_i_i, 0" [test.cpp:677->test.cpp:686->test.cpp:730]   --->   Operation 150 'extractvalue' 'q_chunk_V_10' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 151 [1/2] (1.33ns)   --->   "%call_ret_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %d_chunk_V_13, i4 %r_V_12) nounwind" [test.cpp:680->test.cpp:686->test.cpp:730]   --->   Operation 151 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_11 = extractvalue { i2, i4 } %call_ret_i_i, 0" [test.cpp:680->test.cpp:686->test.cpp:730]   --->   Operation 152 'extractvalue' 'q_chunk_V_11' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%tmp_15 = trunc i2 %q_chunk_V to i1" [test.cpp:647->test.cpp:686->test.cpp:730]   --->   Operation 153 'trunc' 'tmp_15' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%new_mant_V = call i23 @_ssdm_op_BitConcatenate.i23.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i1 %tmp_15, i2 %q_chunk_V_1, i2 %q_chunk_V_2, i2 %q_chunk_V_3, i2 %q_chunk_V_4, i2 %q_chunk_V_5, i2 %q_chunk_V_6, i2 %q_chunk_V_7, i2 %q_chunk_V_8, i2 %q_chunk_V_9, i2 %q_chunk_V_10, i2 %q_chunk_V_11)" [test.cpp:730]   --->   Operation 154 'bitconcatenate' 'new_mant_V' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 155 [1/1] (0.73ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_5, i23 %new_mant_V_1, i23 %new_mant_V" [test.cpp:731]   --->   Operation 155 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 156 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [test.cpp:79->test.cpp:735]   --->   Operation 156 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 157 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_1 to float" [test.cpp:80->test.cpp:735]   --->   Operation 157 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 158 [1/1] (0.00ns)   --->   "ret float %out" [test.cpp:736]   --->   Operation 158 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 00000000000000000000000000000000000000]
p_Val2_s          (bitcast       ) [ 00000000000000000000000000000000000000]
p_Repl2_2         (bitselect     ) [ 00111111111111111111111111111111111111]
new_exp_V         (partselect    ) [ 00110000000000000000000000000000000000]
new_mant_V_1      (trunc         ) [ 00111111111111111111111111111111111111]
tmp               (partselect    ) [ 00000000000000000000000000000000000000]
icmp              (icmp          ) [ 00100000000000000000000000000000000000]
tmp_8             (partselect    ) [ 00000000000000000000000000000000000000]
icmp4             (icmp          ) [ 00111111100000000000000000000000000000]
shift_V_cast_cast (select        ) [ 00010000000000000000000000000000000000]
tmp_3             (icmp          ) [ 00011111110000000000000000000000000000]
tmp_4             (icmp          ) [ 00010000000000000000000000000000000000]
shift_V           (sub           ) [ 00010000000000000000000000000000000000]
shift_V_1         (add           ) [ 00010000000000000000000000000000000000]
tmp_1             (icmp          ) [ 00000000000000000000000000000000000000]
new_exp_V_1       (sub           ) [ 00000000000000000000000000000000000000]
sel_tmp2_demorgan (or            ) [ 00000000000000000000000000000000000000]
sel_tmp2          (xor           ) [ 00000000000000000000000000000000000000]
sel_tmp3          (and           ) [ 00000000000000000000000000000000000000]
shift_V_2         (select        ) [ 00000000000000000000000000000000000000]
shift_V_3         (select        ) [ 00000000000000000000000000000000000000]
sel_tmp6          (xor           ) [ 00000000000000000000000000000000000000]
sel_tmp7          (and           ) [ 00000000000000000000000000000000000000]
shift_V_4         (select        ) [ 00001000000000000000000000000000000000]
tmp_5             (icmp          ) [ 00001111111111111111111111111111111111]
p_s               (select        ) [ 00000000000000000000000000000000000000]
tmp_10            (or            ) [ 00000000000000000000000000000000000000]
p_Repl2_1         (select        ) [ 00001111111111111111111111111111111111]
tmp_9             (zext          ) [ 00000111000000000000000000000000000000]
tmp_s             (zext          ) [ 00000111000000000000000000000000000000]
tmp_cast          (zext          ) [ 00000111000000000000000000000000000000]
tmp_2             (lshr          ) [ 00000000100000000000000000000000000000]
tmp_7             (shl           ) [ 00000000000000000000000000000000000000]
tmp_12            (trunc         ) [ 00000000100000000000000000000000000000]
tmp_6             (zext          ) [ 00000000000000000000000000000000000000]
xf_V              (select        ) [ 00000000010000000000000000000000000000]
p_Result_s        (bitset        ) [ 00000000000000000000000000000000000000]
xf_V_1            (select        ) [ 00000000000000000000000000000000000000]
xf_V_4            (add           ) [ 00000000000000000000000000000000000000]
d_chunk_V         (partselect    ) [ 00000000001100000000000000000000000000]
d_chunk_V_1       (partselect    ) [ 00000000001111000000000000000000000000]
d_chunk_V_2       (partselect    ) [ 00000000001111110000000000000000000000]
d_chunk_V_3       (partselect    ) [ 00000000001111111100000000000000000000]
d_chunk_V_4       (partselect    ) [ 00000000001111111111000000000000000000]
d_chunk_V_5       (partselect    ) [ 00000000001111111111110000000000000000]
d_chunk_V_6       (partselect    ) [ 00000000001111111111111100000000000000]
d_chunk_V_7       (partselect    ) [ 00000000001111111111111111000000000000]
d_chunk_V_8       (partselect    ) [ 00000000001111111111111111110000000000]
d_chunk_V_9       (partselect    ) [ 00000000001111111111111111111100000000]
d_chunk_V_10      (partselect    ) [ 00000000001111111111111111111111000000]
d_chunk_V_11      (partselect    ) [ 00000000001111111111111111111111110000]
d_chunk_V_12      (partselect    ) [ 00000000001111111111111111111111111100]
d_chunk_V_13      (trunc         ) [ 00000000001111111111111111111111111111]
call_ret1_i_i     (call          ) [ 00000000000000000000000000000000000000]
r_V               (extractvalue  ) [ 00000000000011000000000000000000000000]
call_ret2_i_i     (call          ) [ 00000000000000000000000000000000000000]
r_V_1             (extractvalue  ) [ 00000000000000110000000000000000000000]
call_ret3_i_i     (call          ) [ 00000000000000001111111111111111111111]
r_V_2             (extractvalue  ) [ 00000000000000001100000000000000000000]
call_ret4_i_i     (call          ) [ 00000000000000000011111111111111111111]
r_V_3             (extractvalue  ) [ 00000000000000000011000000000000000000]
call_ret5_i_i     (call          ) [ 00000000000000000000111111111111111111]
r_V_4             (extractvalue  ) [ 00000000000000000000110000000000000000]
call_ret6_i_i     (call          ) [ 00000000000000000000001111111111111111]
r_V_5             (extractvalue  ) [ 00000000000000000000001100000000000000]
call_ret7_i_i     (call          ) [ 00000000000000000000000011111111111111]
r_V_6             (extractvalue  ) [ 00000000000000000000000011000000000000]
call_ret8_i_i     (call          ) [ 00000000000000000000000000111111111111]
r_V_7             (extractvalue  ) [ 00000000000000000000000000110000000000]
call_ret9_i_i     (call          ) [ 00000000000000000000000000001111111111]
r_V_8             (extractvalue  ) [ 00000000000000000000000000001100000000]
call_ret10_i_i    (call          ) [ 00000000000000000000000000000011111111]
r_V_9             (extractvalue  ) [ 00000000000000000000000000000011000000]
call_ret11_i_i    (call          ) [ 00000000000000000000000000000000111111]
r_V_10            (extractvalue  ) [ 00000000000000000000000000000000110000]
call_ret12_i_i    (call          ) [ 00000000000000000000000000000000001111]
r_V_11            (extractvalue  ) [ 00000000000000000000000000000000001100]
call_ret13_i_i    (call          ) [ 00000000000000000000000000000000000011]
r_V_12            (extractvalue  ) [ 00000000000000000000000000000000000011]
StgValue_137      (specbitsmap   ) [ 00000000000000000000000000000000000000]
StgValue_138      (specbitsmap   ) [ 00000000000000000000000000000000000000]
StgValue_139      (spectopmodule ) [ 00000000000000000000000000000000000000]
q_chunk_V         (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_1       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_2       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_3       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_4       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_5       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_6       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_7       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_8       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_9       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_10      (extractvalue  ) [ 00000000000000000000000000000000000000]
call_ret_i_i      (call          ) [ 00000000000000000000000000000000000000]
q_chunk_V_11      (extractvalue  ) [ 00000000000000000000000000000000000000]
tmp_15            (trunc         ) [ 00000000000000000000000000000000000000]
new_mant_V        (bitconcatenate) [ 00000000000000000000000000000000000000]
p_Repl2_s         (select        ) [ 00000000000000000000000000000000000000]
p_Result_1        (bitconcatenate) [ 00000000000000000000000000000000000000]
out               (bitcast       ) [ 00000000000000000000000000000000000000]
StgValue_158      (ret           ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i28.i28.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div9_chunk"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_float_div9_s"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="in_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_lut_div9_chunk_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="2" slack="1"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="0" index="3" bw="1" slack="0"/>
<pin id="129" dir="0" index="4" bw="1" slack="0"/>
<pin id="130" dir="0" index="5" bw="1" slack="0"/>
<pin id="131" dir="0" index="6" bw="1" slack="0"/>
<pin id="132" dir="0" index="7" bw="1" slack="0"/>
<pin id="133" dir="0" index="8" bw="1" slack="0"/>
<pin id="134" dir="1" index="9" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i_i/10 call_ret2_i_i/12 call_ret3_i_i/14 call_ret4_i_i/16 call_ret5_i_i/18 call_ret6_i_i/20 call_ret7_i_i/22 call_ret8_i_i/24 call_ret9_i_i/26 call_ret10_i_i/28 call_ret11_i_i/30 call_ret12_i_i/32 call_ret13_i_i/34 call_ret_i_i/36 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/11 r_V_1/13 r_V_2/15 r_V_3/17 r_V_4/19 r_V_5/21 r_V_6/23 r_V_7/25 r_V_8/27 r_V_9/29 r_V_10/31 r_V_11/33 r_V_12/35 "/>
</bind>
</comp>

<comp id="147" class="1005" name="reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="1"/>
<pin id="149" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_1 r_V_2 r_V_3 r_V_4 r_V_5 r_V_6 r_V_7 r_V_8 r_V_9 r_V_10 r_V_11 r_V_12 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_Val2_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_Repl2_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="36"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="new_exp_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="0" index="3" bw="6" slack="0"/>
<pin id="169" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="new_mant_V_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="0" index="3" bw="6" slack="0"/>
<pin id="183" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_8_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="0" index="3" bw="6" slack="0"/>
<pin id="199" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp4_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="shift_V_cast_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="1"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="1"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="shift_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="1"/>
<pin id="230" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="shift_V_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="1"/>
<pin id="235" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="0" index="1" bw="8" slack="2"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="new_exp_V_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="2"/>
<pin id="243" dir="0" index="1" bw="4" slack="1"/>
<pin id="244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sel_tmp2_demorgan_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="1" slack="1"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sel_tmp2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sel_tmp3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="2"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="shift_V_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="1"/>
<pin id="263" dir="0" index="2" bw="8" slack="1"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="shift_V_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sel_tmp6_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sel_tmp7_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="shift_V_4_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="1"/>
<pin id="286" dir="0" index="2" bw="8" slack="0"/>
<pin id="287" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="2"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_10_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_Repl2_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="1" index="3" bw="8" slack="34"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_9_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="23" slack="3"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_s_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="1"/>
<pin id="325" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="23" slack="3"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="23" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_12_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_6_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="23" slack="1"/>
<pin id="343" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="344" class="1004" name="xf_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="7"/>
<pin id="346" dir="0" index="1" bw="23" slack="0"/>
<pin id="347" dir="0" index="2" bw="28" slack="1"/>
<pin id="348" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_Result_s_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="28" slack="0"/>
<pin id="352" dir="0" index="1" bw="28" slack="1"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="0" index="3" bw="1" slack="0"/>
<pin id="355" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="xf_V_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="7"/>
<pin id="361" dir="0" index="1" bw="28" slack="1"/>
<pin id="362" dir="0" index="2" bw="28" slack="0"/>
<pin id="363" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/9 "/>
</bind>
</comp>

<comp id="365" class="1004" name="xf_V_4_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="28" slack="0"/>
<pin id="368" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_4/9 "/>
</bind>
</comp>

<comp id="371" class="1004" name="d_chunk_V_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="0"/>
<pin id="373" dir="0" index="1" bw="28" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V/9 "/>
</bind>
</comp>

<comp id="381" class="1004" name="d_chunk_V_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="0" index="1" bw="28" slack="0"/>
<pin id="384" dir="0" index="2" bw="6" slack="0"/>
<pin id="385" dir="0" index="3" bw="6" slack="0"/>
<pin id="386" dir="1" index="4" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_1/9 "/>
</bind>
</comp>

<comp id="391" class="1004" name="d_chunk_V_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="0" index="1" bw="28" slack="0"/>
<pin id="394" dir="0" index="2" bw="6" slack="0"/>
<pin id="395" dir="0" index="3" bw="6" slack="0"/>
<pin id="396" dir="1" index="4" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_2/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="d_chunk_V_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="0"/>
<pin id="403" dir="0" index="1" bw="28" slack="0"/>
<pin id="404" dir="0" index="2" bw="6" slack="0"/>
<pin id="405" dir="0" index="3" bw="6" slack="0"/>
<pin id="406" dir="1" index="4" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_3/9 "/>
</bind>
</comp>

<comp id="411" class="1004" name="d_chunk_V_4_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="0" index="1" bw="28" slack="0"/>
<pin id="414" dir="0" index="2" bw="6" slack="0"/>
<pin id="415" dir="0" index="3" bw="6" slack="0"/>
<pin id="416" dir="1" index="4" bw="2" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_4/9 "/>
</bind>
</comp>

<comp id="421" class="1004" name="d_chunk_V_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="0" index="1" bw="28" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="0" index="3" bw="6" slack="0"/>
<pin id="426" dir="1" index="4" bw="2" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_5/9 "/>
</bind>
</comp>

<comp id="431" class="1004" name="d_chunk_V_6_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="0"/>
<pin id="433" dir="0" index="1" bw="28" slack="0"/>
<pin id="434" dir="0" index="2" bw="5" slack="0"/>
<pin id="435" dir="0" index="3" bw="5" slack="0"/>
<pin id="436" dir="1" index="4" bw="2" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_6/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="d_chunk_V_7_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="28" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="0" index="3" bw="5" slack="0"/>
<pin id="446" dir="1" index="4" bw="2" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_7/9 "/>
</bind>
</comp>

<comp id="451" class="1004" name="d_chunk_V_8_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="28" slack="0"/>
<pin id="454" dir="0" index="2" bw="5" slack="0"/>
<pin id="455" dir="0" index="3" bw="5" slack="0"/>
<pin id="456" dir="1" index="4" bw="2" slack="17"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_8/9 "/>
</bind>
</comp>

<comp id="461" class="1004" name="d_chunk_V_9_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="0"/>
<pin id="463" dir="0" index="1" bw="28" slack="0"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="0" index="3" bw="5" slack="0"/>
<pin id="466" dir="1" index="4" bw="2" slack="19"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_9/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="d_chunk_V_10_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="0"/>
<pin id="473" dir="0" index="1" bw="28" slack="0"/>
<pin id="474" dir="0" index="2" bw="4" slack="0"/>
<pin id="475" dir="0" index="3" bw="4" slack="0"/>
<pin id="476" dir="1" index="4" bw="2" slack="21"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_10/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="d_chunk_V_11_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="0"/>
<pin id="483" dir="0" index="1" bw="28" slack="0"/>
<pin id="484" dir="0" index="2" bw="4" slack="0"/>
<pin id="485" dir="0" index="3" bw="4" slack="0"/>
<pin id="486" dir="1" index="4" bw="2" slack="23"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_11/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="d_chunk_V_12_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="28" slack="0"/>
<pin id="494" dir="0" index="2" bw="3" slack="0"/>
<pin id="495" dir="0" index="3" bw="3" slack="0"/>
<pin id="496" dir="1" index="4" bw="2" slack="25"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_12/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="d_chunk_V_13_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="28" slack="0"/>
<pin id="503" dir="1" index="1" bw="2" slack="27"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d_chunk_V_13/9 "/>
</bind>
</comp>

<comp id="505" class="1004" name="q_chunk_V_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="22"/>
<pin id="507" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/37 "/>
</bind>
</comp>

<comp id="508" class="1004" name="q_chunk_V_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="20"/>
<pin id="510" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_1/37 "/>
</bind>
</comp>

<comp id="511" class="1004" name="q_chunk_V_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="18"/>
<pin id="513" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_2/37 "/>
</bind>
</comp>

<comp id="514" class="1004" name="q_chunk_V_3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="16"/>
<pin id="516" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_3/37 "/>
</bind>
</comp>

<comp id="517" class="1004" name="q_chunk_V_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="14"/>
<pin id="519" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_4/37 "/>
</bind>
</comp>

<comp id="520" class="1004" name="q_chunk_V_5_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="12"/>
<pin id="522" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_5/37 "/>
</bind>
</comp>

<comp id="523" class="1004" name="q_chunk_V_6_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="10"/>
<pin id="525" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_6/37 "/>
</bind>
</comp>

<comp id="526" class="1004" name="q_chunk_V_7_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="8"/>
<pin id="528" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_7/37 "/>
</bind>
</comp>

<comp id="529" class="1004" name="q_chunk_V_8_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="6"/>
<pin id="531" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_8/37 "/>
</bind>
</comp>

<comp id="532" class="1004" name="q_chunk_V_9_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="4"/>
<pin id="534" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_9/37 "/>
</bind>
</comp>

<comp id="535" class="1004" name="q_chunk_V_10_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="2"/>
<pin id="537" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_10/37 "/>
</bind>
</comp>

<comp id="538" class="1004" name="q_chunk_V_11_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_11/37 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_15_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/37 "/>
</bind>
</comp>

<comp id="546" class="1004" name="new_mant_V_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="23" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="0" index="2" bw="2" slack="0"/>
<pin id="550" dir="0" index="3" bw="2" slack="0"/>
<pin id="551" dir="0" index="4" bw="2" slack="0"/>
<pin id="552" dir="0" index="5" bw="2" slack="0"/>
<pin id="553" dir="0" index="6" bw="2" slack="0"/>
<pin id="554" dir="0" index="7" bw="2" slack="0"/>
<pin id="555" dir="0" index="8" bw="2" slack="0"/>
<pin id="556" dir="0" index="9" bw="2" slack="0"/>
<pin id="557" dir="0" index="10" bw="2" slack="0"/>
<pin id="558" dir="0" index="11" bw="2" slack="0"/>
<pin id="559" dir="0" index="12" bw="2" slack="0"/>
<pin id="560" dir="1" index="13" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V/37 "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_Repl2_s_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="34"/>
<pin id="576" dir="0" index="1" bw="23" slack="36"/>
<pin id="577" dir="0" index="2" bw="23" slack="0"/>
<pin id="578" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/37 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_Result_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="36"/>
<pin id="583" dir="0" index="2" bw="8" slack="34"/>
<pin id="584" dir="0" index="3" bw="23" slack="0"/>
<pin id="585" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/37 "/>
</bind>
</comp>

<comp id="588" class="1004" name="out_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/37 "/>
</bind>
</comp>

<comp id="592" class="1005" name="p_Repl2_2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="36"/>
<pin id="594" dir="1" index="1" bw="1" slack="36"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="597" class="1005" name="new_exp_V_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="1"/>
<pin id="599" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V "/>
</bind>
</comp>

<comp id="608" class="1005" name="new_mant_V_1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="23" slack="3"/>
<pin id="610" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="icmp_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="620" class="1005" name="icmp4_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="2"/>
<pin id="622" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp4 "/>
</bind>
</comp>

<comp id="626" class="1005" name="shift_V_cast_cast_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="1"/>
<pin id="628" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_cast_cast "/>
</bind>
</comp>

<comp id="633" class="1005" name="tmp_3_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="641" class="1005" name="tmp_4_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="647" class="1005" name="shift_V_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V "/>
</bind>
</comp>

<comp id="652" class="1005" name="shift_V_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="1"/>
<pin id="654" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_1 "/>
</bind>
</comp>

<comp id="657" class="1005" name="shift_V_4_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="1"/>
<pin id="659" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_4 "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_5_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="34"/>
<pin id="665" dir="1" index="1" bw="1" slack="34"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="668" class="1005" name="p_Repl2_1_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="34"/>
<pin id="670" dir="1" index="1" bw="8" slack="34"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="673" class="1005" name="tmp_9_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_s_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_cast_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="23" slack="1"/>
<pin id="685" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_2_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="23" slack="1"/>
<pin id="690" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_12_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="28" slack="1"/>
<pin id="695" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="698" class="1005" name="xf_V_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="28" slack="1"/>
<pin id="700" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="704" class="1005" name="d_chunk_V_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="2" slack="1"/>
<pin id="706" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="709" class="1005" name="d_chunk_V_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="3"/>
<pin id="711" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="d_chunk_V_1 "/>
</bind>
</comp>

<comp id="714" class="1005" name="d_chunk_V_2_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="2" slack="5"/>
<pin id="716" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="d_chunk_V_2 "/>
</bind>
</comp>

<comp id="719" class="1005" name="d_chunk_V_3_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="2" slack="7"/>
<pin id="721" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="d_chunk_V_3 "/>
</bind>
</comp>

<comp id="724" class="1005" name="d_chunk_V_4_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="9"/>
<pin id="726" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="d_chunk_V_4 "/>
</bind>
</comp>

<comp id="729" class="1005" name="d_chunk_V_5_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="2" slack="11"/>
<pin id="731" dir="1" index="1" bw="2" slack="11"/>
</pin_list>
<bind>
<opset="d_chunk_V_5 "/>
</bind>
</comp>

<comp id="734" class="1005" name="d_chunk_V_6_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="2" slack="13"/>
<pin id="736" dir="1" index="1" bw="2" slack="13"/>
</pin_list>
<bind>
<opset="d_chunk_V_6 "/>
</bind>
</comp>

<comp id="739" class="1005" name="d_chunk_V_7_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="2" slack="15"/>
<pin id="741" dir="1" index="1" bw="2" slack="15"/>
</pin_list>
<bind>
<opset="d_chunk_V_7 "/>
</bind>
</comp>

<comp id="744" class="1005" name="d_chunk_V_8_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="2" slack="17"/>
<pin id="746" dir="1" index="1" bw="2" slack="17"/>
</pin_list>
<bind>
<opset="d_chunk_V_8 "/>
</bind>
</comp>

<comp id="749" class="1005" name="d_chunk_V_9_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="2" slack="19"/>
<pin id="751" dir="1" index="1" bw="2" slack="19"/>
</pin_list>
<bind>
<opset="d_chunk_V_9 "/>
</bind>
</comp>

<comp id="754" class="1005" name="d_chunk_V_10_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="2" slack="21"/>
<pin id="756" dir="1" index="1" bw="2" slack="21"/>
</pin_list>
<bind>
<opset="d_chunk_V_10 "/>
</bind>
</comp>

<comp id="759" class="1005" name="d_chunk_V_11_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="2" slack="23"/>
<pin id="761" dir="1" index="1" bw="2" slack="23"/>
</pin_list>
<bind>
<opset="d_chunk_V_11 "/>
</bind>
</comp>

<comp id="764" class="1005" name="d_chunk_V_12_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="2" slack="25"/>
<pin id="766" dir="1" index="1" bw="2" slack="25"/>
</pin_list>
<bind>
<opset="d_chunk_V_12 "/>
</bind>
</comp>

<comp id="769" class="1005" name="d_chunk_V_13_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="2" slack="27"/>
<pin id="771" dir="1" index="1" bw="2" slack="27"/>
</pin_list>
<bind>
<opset="d_chunk_V_13 "/>
</bind>
</comp>

<comp id="774" class="1005" name="call_ret3_i_i_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="6" slack="22"/>
<pin id="776" dir="1" index="1" bw="6" slack="22"/>
</pin_list>
<bind>
<opset="call_ret3_i_i "/>
</bind>
</comp>

<comp id="779" class="1005" name="call_ret4_i_i_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="6" slack="20"/>
<pin id="781" dir="1" index="1" bw="6" slack="20"/>
</pin_list>
<bind>
<opset="call_ret4_i_i "/>
</bind>
</comp>

<comp id="784" class="1005" name="call_ret5_i_i_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="6" slack="18"/>
<pin id="786" dir="1" index="1" bw="6" slack="18"/>
</pin_list>
<bind>
<opset="call_ret5_i_i "/>
</bind>
</comp>

<comp id="789" class="1005" name="call_ret6_i_i_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="6" slack="16"/>
<pin id="791" dir="1" index="1" bw="6" slack="16"/>
</pin_list>
<bind>
<opset="call_ret6_i_i "/>
</bind>
</comp>

<comp id="794" class="1005" name="call_ret7_i_i_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="14"/>
<pin id="796" dir="1" index="1" bw="6" slack="14"/>
</pin_list>
<bind>
<opset="call_ret7_i_i "/>
</bind>
</comp>

<comp id="799" class="1005" name="call_ret8_i_i_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="6" slack="12"/>
<pin id="801" dir="1" index="1" bw="6" slack="12"/>
</pin_list>
<bind>
<opset="call_ret8_i_i "/>
</bind>
</comp>

<comp id="804" class="1005" name="call_ret9_i_i_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="6" slack="10"/>
<pin id="806" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="call_ret9_i_i "/>
</bind>
</comp>

<comp id="809" class="1005" name="call_ret10_i_i_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="6" slack="8"/>
<pin id="811" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="call_ret10_i_i "/>
</bind>
</comp>

<comp id="814" class="1005" name="call_ret11_i_i_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="6" slack="6"/>
<pin id="816" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="call_ret11_i_i "/>
</bind>
</comp>

<comp id="819" class="1005" name="call_ret12_i_i_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="6" slack="4"/>
<pin id="821" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="call_ret12_i_i "/>
</bind>
</comp>

<comp id="824" class="1005" name="call_ret13_i_i_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="6" slack="2"/>
<pin id="826" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="call_ret13_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="135"><net_src comp="102" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="104" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="124" pin=8"/></net>

<net id="146"><net_src comp="124" pin="9"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="155"><net_src comp="118" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="152" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="177"><net_src comp="152" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="152" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="192"><net_src comp="178" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="152" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="208"><net_src comp="194" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="210" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="253"><net_src comp="245" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="255" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="278" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="266" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="48" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="290" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="237" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="295" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="241" pin="2"/><net_sink comp="309" pin=2"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="317" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="320" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="22" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="50" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="364"><net_src comp="350" pin="4"/><net_sink comp="359" pin=2"/></net>

<net id="369"><net_src comp="54" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="365" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="58" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="60" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="365" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="36" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="62" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="397"><net_src comp="56" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="365" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="30" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="22" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="407"><net_src comp="56" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="365" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="64" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="417"><net_src comp="56" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="365" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="66" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="427"><net_src comp="56" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="365" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="72" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="437"><net_src comp="56" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="365" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="74" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="76" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="447"><net_src comp="56" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="365" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="78" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="80" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="457"><net_src comp="56" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="365" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="82" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="84" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="365" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="86" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="88" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="477"><net_src comp="56" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="365" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="90" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="92" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="487"><net_src comp="56" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="365" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="94" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="96" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="497"><net_src comp="56" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="365" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="98" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="100" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="504"><net_src comp="365" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="541"><net_src comp="124" pin="9"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="505" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="561"><net_src comp="114" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="562"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="563"><net_src comp="508" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="564"><net_src comp="511" pin="1"/><net_sink comp="546" pin=3"/></net>

<net id="565"><net_src comp="514" pin="1"/><net_sink comp="546" pin=4"/></net>

<net id="566"><net_src comp="517" pin="1"/><net_sink comp="546" pin=5"/></net>

<net id="567"><net_src comp="520" pin="1"/><net_sink comp="546" pin=6"/></net>

<net id="568"><net_src comp="523" pin="1"/><net_sink comp="546" pin=7"/></net>

<net id="569"><net_src comp="526" pin="1"/><net_sink comp="546" pin=8"/></net>

<net id="570"><net_src comp="529" pin="1"/><net_sink comp="546" pin=9"/></net>

<net id="571"><net_src comp="532" pin="1"/><net_sink comp="546" pin=10"/></net>

<net id="572"><net_src comp="535" pin="1"/><net_sink comp="546" pin=11"/></net>

<net id="573"><net_src comp="538" pin="1"/><net_sink comp="546" pin=12"/></net>

<net id="579"><net_src comp="546" pin="13"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="116" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="574" pin="3"/><net_sink comp="580" pin=3"/></net>

<net id="591"><net_src comp="580" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="156" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="600"><net_src comp="164" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="603"><net_src comp="597" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="604"><net_src comp="597" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="606"><net_src comp="597" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="607"><net_src comp="597" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="611"><net_src comp="174" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="618"><net_src comp="188" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="623"><net_src comp="204" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="629"><net_src comp="210" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="632"><net_src comp="626" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="636"><net_src comp="217" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="639"><net_src comp="633" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="644"><net_src comp="222" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="650"><net_src comp="227" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="655"><net_src comp="232" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="660"><net_src comp="283" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="666"><net_src comp="290" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="671"><net_src comp="309" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="676"><net_src comp="317" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="681"><net_src comp="320" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="686"><net_src comp="323" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="691"><net_src comp="326" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="696"><net_src comp="337" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="701"><net_src comp="344" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="707"><net_src comp="371" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="712"><net_src comp="381" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="717"><net_src comp="391" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="722"><net_src comp="401" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="727"><net_src comp="411" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="732"><net_src comp="421" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="737"><net_src comp="431" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="742"><net_src comp="441" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="747"><net_src comp="451" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="752"><net_src comp="461" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="757"><net_src comp="471" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="762"><net_src comp="481" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="767"><net_src comp="491" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="772"><net_src comp="501" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="777"><net_src comp="124" pin="9"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="782"><net_src comp="124" pin="9"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="787"><net_src comp="124" pin="9"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="792"><net_src comp="124" pin="9"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="797"><net_src comp="124" pin="9"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="802"><net_src comp="124" pin="9"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="807"><net_src comp="124" pin="9"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="812"><net_src comp="124" pin="9"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="817"><net_src comp="124" pin="9"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="822"><net_src comp="124" pin="9"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="827"><net_src comp="124" pin="9"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="535" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_float_div9 : in_r | {1 }
	Port: operator_float_div9 : r0 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
	Port: operator_float_div9 : r1 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
	Port: operator_float_div9 : r2 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
	Port: operator_float_div9 : r3 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
	Port: operator_float_div9 : q0 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
	Port: operator_float_div9 : q1 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V_1 : 1
		tmp : 1
		icmp : 2
		tmp_8 : 1
		icmp4 : 2
	State 2
		tmp_4 : 1
	State 3
		shift_V_3 : 1
		shift_V_4 : 2
		p_s : 1
		tmp_10 : 1
		p_Repl2_1 : 1
	State 4
		tmp_2 : 1
		tmp_7 : 1
	State 5
	State 6
	State 7
		tmp_12 : 1
	State 8
		xf_V : 1
	State 9
		xf_V_1 : 1
		xf_V_4 : 2
		d_chunk_V : 3
		d_chunk_V_1 : 3
		d_chunk_V_2 : 3
		d_chunk_V_3 : 3
		d_chunk_V_4 : 3
		d_chunk_V_5 : 3
		d_chunk_V_6 : 3
		d_chunk_V_7 : 3
		d_chunk_V_8 : 3
		d_chunk_V_9 : 3
		d_chunk_V_10 : 3
		d_chunk_V_11 : 3
		d_chunk_V_12 : 3
		d_chunk_V_13 : 3
	State 10
	State 11
		r_V : 1
	State 12
	State 13
		r_V_1 : 1
	State 14
	State 15
		r_V_2 : 1
	State 16
	State 17
		r_V_3 : 1
	State 18
	State 19
		r_V_4 : 1
	State 20
	State 21
		r_V_5 : 1
	State 22
	State 23
		r_V_6 : 1
	State 24
	State 25
		r_V_7 : 1
	State 26
	State 27
		r_V_8 : 1
	State 28
	State 29
		r_V_9 : 1
	State 30
	State 31
		r_V_10 : 1
	State 32
	State 33
		r_V_11 : 1
	State 34
	State 35
		r_V_12 : 1
	State 36
	State 37
		q_chunk_V_11 : 1
		tmp_15 : 1
		new_mant_V : 2
		p_Repl2_s : 3
		p_Result_1 : 4
		out : 5
		StgValue_158 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   lshr   |         grp_fu_326        |    0    |   183   |   131   |
|----------|---------------------------|---------|---------|---------|
|    shl   |         grp_fu_331        |    0    |   183   |   131   |
|----------|---------------------------|---------|---------|---------|
|          |  shift_V_cast_cast_fu_210 |    0    |    0    |    4    |
|          |      shift_V_2_fu_260     |    0    |    0    |    8    |
|          |      shift_V_3_fu_266     |    0    |    0    |    8    |
|          |      shift_V_4_fu_283     |    0    |    0    |    8    |
|  select  |         p_s_fu_295        |    0    |    0    |    2    |
|          |      p_Repl2_1_fu_309     |    0    |    0    |    8    |
|          |        xf_V_fu_344        |    0    |    0    |    28   |
|          |       xf_V_1_fu_359       |    0    |    0    |    28   |
|          |      p_Repl2_s_fu_574     |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|   call   | grp_lut_div9_chunk_fu_124 |  6.366  |    36   |    54   |
|----------|---------------------------|---------|---------|---------|
|          |        icmp_fu_188        |    0    |    0    |    9    |
|          |        icmp4_fu_204       |    0    |    0    |    11   |
|   icmp   |        tmp_3_fu_217       |    0    |    0    |    11   |
|          |        tmp_4_fu_222       |    0    |    0    |    11   |
|          |        tmp_1_fu_237       |    0    |    0    |    11   |
|          |        tmp_5_fu_290       |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|    add   |      shift_V_1_fu_232     |    0    |    0    |    15   |
|          |       xf_V_4_fu_365       |    0    |    0    |    35   |
|----------|---------------------------|---------|---------|---------|
|    sub   |       shift_V_fu_227      |    0    |    0    |    15   |
|          |     new_exp_V_1_fu_241    |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|    or    |  sel_tmp2_demorgan_fu_245 |    0    |    0    |    6    |
|          |       tmp_10_fu_303       |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      sel_tmp2_fu_249      |    0    |    0    |    6    |
|          |      sel_tmp6_fu_273      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    and   |      sel_tmp3_fu_255      |    0    |    0    |    6    |
|          |      sel_tmp7_fu_278      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|   read   |    in_read_read_fu_118    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_143        |    0    |    0    |    0    |
|          |      q_chunk_V_fu_505     |    0    |    0    |    0    |
|          |     q_chunk_V_1_fu_508    |    0    |    0    |    0    |
|          |     q_chunk_V_2_fu_511    |    0    |    0    |    0    |
|          |     q_chunk_V_3_fu_514    |    0    |    0    |    0    |
|          |     q_chunk_V_4_fu_517    |    0    |    0    |    0    |
|extractvalue|     q_chunk_V_5_fu_520    |    0    |    0    |    0    |
|          |     q_chunk_V_6_fu_523    |    0    |    0    |    0    |
|          |     q_chunk_V_7_fu_526    |    0    |    0    |    0    |
|          |     q_chunk_V_8_fu_529    |    0    |    0    |    0    |
|          |     q_chunk_V_9_fu_532    |    0    |    0    |    0    |
|          |    q_chunk_V_10_fu_535    |    0    |    0    |    0    |
|          |    q_chunk_V_11_fu_538    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|      p_Repl2_2_fu_156     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      new_exp_V_fu_164     |    0    |    0    |    0    |
|          |         tmp_fu_178        |    0    |    0    |    0    |
|          |        tmp_8_fu_194       |    0    |    0    |    0    |
|          |      d_chunk_V_fu_371     |    0    |    0    |    0    |
|          |     d_chunk_V_1_fu_381    |    0    |    0    |    0    |
|          |     d_chunk_V_2_fu_391    |    0    |    0    |    0    |
|          |     d_chunk_V_3_fu_401    |    0    |    0    |    0    |
|partselect|     d_chunk_V_4_fu_411    |    0    |    0    |    0    |
|          |     d_chunk_V_5_fu_421    |    0    |    0    |    0    |
|          |     d_chunk_V_6_fu_431    |    0    |    0    |    0    |
|          |     d_chunk_V_7_fu_441    |    0    |    0    |    0    |
|          |     d_chunk_V_8_fu_451    |    0    |    0    |    0    |
|          |     d_chunk_V_9_fu_461    |    0    |    0    |    0    |
|          |    d_chunk_V_10_fu_471    |    0    |    0    |    0    |
|          |    d_chunk_V_11_fu_481    |    0    |    0    |    0    |
|          |    d_chunk_V_12_fu_491    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    new_mant_V_1_fu_174    |    0    |    0    |    0    |
|   trunc  |       tmp_12_fu_337       |    0    |    0    |    0    |
|          |    d_chunk_V_13_fu_501    |    0    |    0    |    0    |
|          |       tmp_15_fu_542       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_9_fu_317       |    0    |    0    |    0    |
|   zext   |        tmp_s_fu_320       |    0    |    0    |    0    |
|          |      tmp_cast_fu_323      |    0    |    0    |    0    |
|          |        tmp_6_fu_341       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  bitset  |     p_Result_s_fu_350     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     new_mant_V_fu_546     |    0    |    0    |    0    |
|          |     p_Result_1_fu_580     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  6.366  |   402   |   613   |
|----------|---------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
| r2 |    0   |    1   |    1   |
| r3 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  call_ret10_i_i_reg_809 |    6   |
|  call_ret11_i_i_reg_814 |    6   |
|  call_ret12_i_i_reg_819 |    6   |
|  call_ret13_i_i_reg_824 |    6   |
|  call_ret3_i_i_reg_774  |    6   |
|  call_ret4_i_i_reg_779  |    6   |
|  call_ret5_i_i_reg_784  |    6   |
|  call_ret6_i_i_reg_789  |    6   |
|  call_ret7_i_i_reg_794  |    6   |
|  call_ret8_i_i_reg_799  |    6   |
|  call_ret9_i_i_reg_804  |    6   |
|   d_chunk_V_10_reg_754  |    2   |
|   d_chunk_V_11_reg_759  |    2   |
|   d_chunk_V_12_reg_764  |    2   |
|   d_chunk_V_13_reg_769  |    2   |
|   d_chunk_V_1_reg_709   |    2   |
|   d_chunk_V_2_reg_714   |    2   |
|   d_chunk_V_3_reg_719   |    2   |
|   d_chunk_V_4_reg_724   |    2   |
|   d_chunk_V_5_reg_729   |    2   |
|   d_chunk_V_6_reg_734   |    2   |
|   d_chunk_V_7_reg_739   |    2   |
|   d_chunk_V_8_reg_744   |    2   |
|   d_chunk_V_9_reg_749   |    2   |
|    d_chunk_V_reg_704    |    2   |
|      icmp4_reg_620      |    1   |
|       icmp_reg_615      |    1   |
|    new_exp_V_reg_597    |    8   |
|   new_mant_V_1_reg_608  |   23   |
|    p_Repl2_1_reg_668    |    8   |
|    p_Repl2_2_reg_592    |    1   |
|         reg_147         |    4   |
|    shift_V_1_reg_652    |    8   |
|    shift_V_4_reg_657    |    8   |
|shift_V_cast_cast_reg_626|    8   |
|     shift_V_reg_647     |    8   |
|      tmp_12_reg_693     |   28   |
|      tmp_2_reg_688      |   23   |
|      tmp_3_reg_633      |    1   |
|      tmp_4_reg_641      |    1   |
|      tmp_5_reg_663      |    1   |
|      tmp_9_reg_673      |   32   |
|     tmp_cast_reg_683    |   23   |
|      tmp_s_reg_678      |   32   |
|       xf_V_reg_698      |   28   |
+-------------------------+--------+
|          Total          |   341  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div9_chunk_fu_124 |  p1  |  14  |   2  |   28   ||    59   |
| grp_lut_div9_chunk_fu_124 |  p2  |   2  |   4  |    8   ||    9    |
|         grp_fu_326        |  p1  |   2  |   8  |   16   ||    9    |
|         grp_fu_331        |  p0  |   2  |  23  |   46   ||    9    |
|         grp_fu_331        |  p1  |   2  |   8  |   16   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   114  ||  5.787  ||    95   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |   402  |   613  |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    5   |    -   |   95   |
|  Register |    -   |    -   |   341  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   749  |   714  |
+-----------+--------+--------+--------+--------+
