
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Tue May 06 09:24:02 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project present 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top present 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 45261
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.26 seconds. CPU system time: 0.55 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'copyKey(unsigned char (*) [10], unsigned char (*) [10])' into 'generateRoundKeys80(unsigned char (*) [10], unsigned char (*) [32][8])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'copyBlock(unsigned char (*) [8], unsigned char (*) [8])' into 'generateRoundKeys80(unsigned char (*) [10], unsigned char (*) [32][8])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'copyBlock(unsigned char (*) [8], unsigned char (*) [8])' into 'pLayer(unsigned char (*) [8])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'generateRoundKeys80(unsigned char (*) [10], unsigned char (*) [32][8])' into 'present(unsigned char (*) [8], unsigned char (*) [10])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char (*) [8], unsigned char (*) [8])' into 'present(unsigned char (*) [8], unsigned char (*) [10])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'pLayer(unsigned char (*) [8])' into 'present(unsigned char (*) [8], unsigned char (*) [10])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:78:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.37 seconds. CPU system time: 0.72 seconds. Elapsed time: 3.17 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.203 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:4) in function 'present' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:11) in function 'present' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:21) in function 'present' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:80) in function 'present' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:44) in function 'present' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_24_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:21) in function 'present' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_82_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:80) in function 'present' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:21) in function 'present' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_5_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:4) in function 'present' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:11) in function 'present' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:44) in function 'present' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_84_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:80) in function 'present' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_54_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:51) in function 'present' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_56_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:51) in function 'present' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'initial' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:52) automatically.
INFO: [XFORM 203-102] Partitioning array 'newKey' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:20) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'present' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:4:36)...56 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'key.i' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:6:18)
INFO: [HLS 200-472] Inferring partial write operation for 'roundKeys' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:13:18)
INFO: [HLS 200-472] Inferring partial write operation for 'key.i' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:33:16)
INFO: [HLS 200-472] Inferring partial write operation for 'key.i' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:36:16)
INFO: [HLS 200-472] Inferring partial write operation for 'key.i' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:37:16)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'present' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'present_Pipeline_VITIS_LOOP_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'present_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'present_Pipeline_VITIS_LOOP_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1'.
WARNING: [HLS 200-880] The II Violation in module 'present_Pipeline_VITIS_LOOP_24_1' (loop 'VITIS_LOOP_24_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('key_i_addr_7_write_ln6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:6) of variable 'or_ln27_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:27 on array 'key_i' and 'load' operation ('key_i_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:28) on array 'key_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'present_Pipeline_VITIS_LOOP_24_1' (loop 'VITIS_LOOP_24_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('key_i_addr_8_write_ln36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:36) of variable 'xor_ln36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:36 on array 'key_i' and 'load' operation ('key_i_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:28) on array 'key_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'present_Pipeline_VITIS_LOOP_24_1' (loop 'VITIS_LOOP_24_1'): Unable to schedule 'load' operation ('key_i_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:28) on array 'key_i' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'key_i'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'present_Pipeline_VITIS_LOOP_24_1' (loop 'VITIS_LOOP_24_1'): Unable to schedule 'load' operation ('key_i_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:28) on array 'key_i' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'key_i'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'present_Pipeline_VITIS_LOOP_24_1' (loop 'VITIS_LOOP_24_1'): Unable to schedule 'load' operation ('key_i_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:28) on array 'key_i' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'key_i'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'present_Pipeline_VITIS_LOOP_24_1' (loop 'VITIS_LOOP_24_1'): Unable to schedule 'store' operation ('key_i_addr_write_ln6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:6) of variable 'or_ln27_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:27 on array 'key_i' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'key_i'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 7, loop 'VITIS_LOOP_24_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.270 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'present_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
WARNING: [HLS 200-880] The II Violation in module 'present_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('block_r_addr_write_ln59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:59) of variable 'or_ln59_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:59 on array 'block_r' and 'load' operation ('block_r_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:46) on array 'block_r'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'present_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('block_r_addr_write_ln59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:59) of variable 'or_ln59_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:59 on array 'block_r' and 'load' operation ('block_r_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:46) on array 'block_r'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'present_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to schedule 'load' operation ('roundKeys_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:46) on array 'roundKeys' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'roundKeys'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'present_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to schedule 'load' operation ('roundKeys_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:46) on array 'roundKeys' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'roundKeys'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'present_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to schedule 'load' operation ('sBox_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:86) on array 'sBox' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'sBox'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'present_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to schedule 'load' operation ('sBox_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:86) on array 'sBox' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'sBox'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'present_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to schedule 'load' operation ('block_r_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/c2hlsc/c2hlsc_present/present_slow.cpp:46) on array 'block_r' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'block_r'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 11, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'present_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'present' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'present_Pipeline_VITIS_LOOP_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'present_Pipeline_VITIS_LOOP_5_1' pipeline 'VITIS_LOOP_5_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'present_Pipeline_VITIS_LOOP_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'present_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'present_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'present_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'present_Pipeline_VITIS_LOOP_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'present_Pipeline_VITIS_LOOP_24_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'present_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'present_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'present_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'present_Pipeline_VITIS_LOOP_45_1' pipeline 'VITIS_LOOP_45_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'present_Pipeline_VITIS_LOOP_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'present' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'present/block_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'present/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'present' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'present'.
INFO: [RTMG 210-279] Implementing memory 'present_sBox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'present_key_i_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'present_roundKeys_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.287 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for present.
INFO: [VLOG 209-307] Generating Verilog RTL for present.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 640.20 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.13 seconds. CPU system time: 1.48 seconds. Elapsed time: 8.19 seconds; current allocated memory: 89.773 MB.
INFO: [HLS 200-112] Total CPU user time: 8.72 seconds. Total CPU system time: 2.15 seconds. Total elapsed time: 21.52 seconds; peak allocated memory: 1.287 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue May  6 09:24:23 2025...
