{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1705247322607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705247322607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 14 18:48:42 2024 " "Processing started: Sun Jan 14 18:48:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1705247322607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1705247322607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1705247322607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1705247322978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mammal.sv 1 1 " "Found 1 design units, including 1 entities, in source file mammal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mammal " "Found entity 1: mammal" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/mammal.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705247323024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705247323024 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main_module.sv(87) " "Verilog HDL information at main_module.sv(87): always construct contains both blocking and non-blocking assignments" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1705247323026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705247323028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705247323028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/sevensegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705247323030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705247323030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchbank_int.sv 1 1 " "Found 1 design units, including 1 entities, in source file switchbank_int.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchbank_int " "Found entity 1: switchbank_int" {  } { { "switchbank_int.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/switchbank_int.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705247323032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705247323032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705247323035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705247323035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705247323037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705247323037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ps2d main_module.sv(53) " "Verilog HDL Implicit Net warning at main_module.sv(53): created implicit net for \"ps2d\"" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705247323037 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_module " "Elaborating entity \"main_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1705247323066 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss7_out main_module.sv(34) " "Verilog HDL or VHDL warning at main_module.sv(34): object \"ss7_out\" assigned a value but never read" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705247323067 "|main_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "switch_in_left main_module.sv(36) " "Verilog HDL warning at main_module.sv(36): object switch_in_left used but never assigned" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 36 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1705247323067 "|main_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "switch_in_right main_module.sv(37) " "Verilog HDL warning at main_module.sv(37): object switch_in_right used but never assigned" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1705247323067 "|main_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ackx main_module.sv(38) " "Verilog HDL or VHDL warning at main_module.sv(38): object \"ackx\" assigned a value but never read" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705247323067 "|main_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "switch_in_left 0 main_module.sv(36) " "Net \"switch_in_left\" at main_module.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1705247323067 "|main_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "switch_in_right 0 main_module.sv(37) " "Net \"switch_in_right\" at main_module.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1705247323068 "|main_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "grounds main_module.sv(6) " "Output port \"grounds\" at main_module.sv(6) has no driver" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1705247323068 "|main_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "display main_module.sv(7) " "Output port \"display\" at main_module.sv(7) has no driver" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1705247323068 "|main_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga\"" {  } { { "main_module.sv" "vga" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705247323069 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_speed_planet vga_sync.sv(17) " "Verilog HDL or VHDL warning at vga_sync.sv(17): object \"h_speed_planet\" assigned a value but never read" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705247323070 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_speed_planet vga_sync.sv(17) " "Verilog HDL or VHDL warning at vga_sync.sv(17): object \"v_speed_planet\" assigned a value but never read" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705247323070 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_dir_planet vga_sync.sv(18) " "Verilog HDL or VHDL warning at vga_sync.sv(18): object \"h_dir_planet\" assigned a value but never read" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705247323070 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_dir_planet vga_sync.sv(18) " "Verilog HDL or VHDL warning at vga_sync.sv(18): object \"v_dir_planet\" assigned a value but never read" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705247323070 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(44) " "Verilog HDL assignment warning at vga_sync.sv(44): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323070 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(46) " "Verilog HDL assignment warning at vga_sync.sv(46): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323070 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(124) " "Verilog HDL assignment warning at vga_sync.sv(124): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323070 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(125) " "Verilog HDL assignment warning at vga_sync.sv(125): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323070 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(126) " "Verilog HDL assignment warning at vga_sync.sv(126): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323070 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(127) " "Verilog HDL assignment warning at vga_sync.sv(127): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323070 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spaceship_bitmap.waddr_a 0 vga_sync.sv(11) " "Net \"spaceship_bitmap.waddr_a\" at vga_sync.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1705247323070 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "planet_bitmap.waddr_a 0 vga_sync.sv(12) " "Net \"planet_bitmap.waddr_a\" at vga_sync.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1705247323070 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spaceship_bitmap.data_a 0 vga_sync.sv(11) " "Net \"spaceship_bitmap.data_a\" at vga_sync.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1705247323070 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spaceship_bitmap.we_a 0 vga_sync.sv(11) " "Net \"spaceship_bitmap.we_a\" at vga_sync.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1705247323070 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "planet_bitmap.data_a 0 vga_sync.sv(12) " "Net \"planet_bitmap.data_a\" at vga_sync.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1705247323070 "|main_module|vga_sync:vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "planet_bitmap.we_a 0 vga_sync.sv(12) " "Net \"planet_bitmap.we_a\" at vga_sync.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "vga_sync.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1705247323071 "|main_module|vga_sync:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:kybrd " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:kybrd\"" {  } { { "main_module.sv" "kybrd" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705247323072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyboard.sv(54) " "Verilog HDL assignment warning at keyboard.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "keyboard.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/keyboard.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323073 "|main_module|keyboard:kybrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mammal mammal:m1 " "Elaborating entity \"mammal\" for hierarchy \"mammal:m1\"" {  } { { "main_module.sv" "m1" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705247323073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mammal.sv(56) " "Verilog HDL assignment warning at mammal.sv(56): truncated value with size 32 to match size of target (12)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/mammal.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323077 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mammal.sv(62) " "Verilog HDL assignment warning at mammal.sv(62): truncated value with size 32 to match size of target (12)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/mammal.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323077 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(107) " "Verilog HDL assignment warning at mammal.sv(107): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/mammal.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323077 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(116) " "Verilog HDL assignment warning at mammal.sv(116): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/mammal.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323077 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(131) " "Verilog HDL assignment warning at mammal.sv(131): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/mammal.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323077 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(141) " "Verilog HDL assignment warning at mammal.sv(141): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/mammal.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323077 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(156) " "Verilog HDL assignment warning at mammal.sv(156): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/mammal.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323077 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(163) " "Verilog HDL assignment warning at mammal.sv(163): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/mammal.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323077 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(176) " "Verilog HDL assignment warning at mammal.sv(176): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/mammal.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323077 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(182) " "Verilog HDL assignment warning at mammal.sv(182): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/mammal.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323077 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 mammal.sv(189) " "Verilog HDL assignment warning at mammal.sv(189): truncated value with size 16 to match size of target (12)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/mammal.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323078 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(264) " "Verilog HDL assignment warning at mammal.sv(264): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/mammal.sv" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323078 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(265) " "Verilog HDL assignment warning at mammal.sv(265): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/mammal.sv" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705247323078 "|main_module|mammal:m1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga_sync:vga\|planet_bitmap " "RAM logic \"vga_sync:vga\|planet_bitmap\" is uninferred due to inappropriate RAM size" {  } { { "vga_sync.sv" "planet_bitmap" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1705247323268 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga_sync:vga\|spaceship_bitmap " "RAM logic \"vga_sync:vga\|spaceship_bitmap\" is uninferred due to inappropriate RAM size" {  } { { "vga_sync.sv" "spaceship_bitmap" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/vga_sync.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1705247323268 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1705247323268 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1705247323437 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "grounds\[0\] GND " "Pin \"grounds\[0\]\" is stuck at GND" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705247323467 "|main_module|grounds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "grounds\[1\] GND " "Pin \"grounds\[1\]\" is stuck at GND" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705247323467 "|main_module|grounds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "grounds\[2\] GND " "Pin \"grounds\[2\]\" is stuck at GND" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705247323467 "|main_module|grounds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "grounds\[3\] GND " "Pin \"grounds\[3\]\" is stuck at GND" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705247323467 "|main_module|grounds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] GND " "Pin \"display\[0\]\" is stuck at GND" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705247323467 "|main_module|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] GND " "Pin \"display\[1\]\" is stuck at GND" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705247323467 "|main_module|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] GND " "Pin \"display\[2\]\" is stuck at GND" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705247323467 "|main_module|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] GND " "Pin \"display\[3\]\" is stuck at GND" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705247323467 "|main_module|display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[4\] GND " "Pin \"display\[4\]\" is stuck at GND" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705247323467 "|main_module|display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[5\] GND " "Pin \"display\[5\]\" is stuck at GND" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705247323467 "|main_module|display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[6\] GND " "Pin \"display\[6\]\" is stuck at GND" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705247323467 "|main_module|display[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1705247323467 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1705247323542 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1705247323728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/output_files/FinalProject.map.smsg " "Generated suppressed messages file C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1705247323757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1705247323822 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705247323822 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2d_input " "No output dependent on input pin \"ps2d_input\"" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705247323854 "|main_module|ps2d_input"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2c_input " "No output dependent on input pin \"ps2c_input\"" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_Final/main_module.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705247323854 "|main_module|ps2c_input"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1705247323854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1705247323854 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1705247323854 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1705247323854 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1705247323854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1705247323880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 14 18:48:43 2024 " "Processing ended: Sun Jan 14 18:48:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1705247323880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1705247323880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1705247323880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1705247323880 ""}
