{"sha": "73ebbfdff0d75988af114269be5afe76f6709ab8", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NzNlYmJmZGZmMGQ3NTk4OGFmMTE0MjY5YmU1YWZlNzZmNjcwOWFiOA==", "commit": {"author": {"name": "Richard Stallman", "email": "rms@gnu.org", "date": "1993-06-26T20:50:27Z"}, "committer": {"name": "Richard Stallman", "email": "rms@gnu.org", "date": "1993-06-26T20:50:27Z"}, "message": "(movdf recognizer): Remove `&' from constraint for loading mem to cpu reg.\n\nFrom-SVN: r4760", "tree": {"sha": "ebe4b5e564aa860daccb4de2322ceab625d0927c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ebe4b5e564aa860daccb4de2322ceab625d0927c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/73ebbfdff0d75988af114269be5afe76f6709ab8", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/73ebbfdff0d75988af114269be5afe76f6709ab8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/73ebbfdff0d75988af114269be5afe76f6709ab8", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/73ebbfdff0d75988af114269be5afe76f6709ab8/comments", "author": null, "committer": null, "parents": [{"sha": "cd1db1088e0d55527415056906f5fab878253b0f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cd1db1088e0d55527415056906f5fab878253b0f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/cd1db1088e0d55527415056906f5fab878253b0f"}], "stats": {"total": 2, "additions": 1, "deletions": 1}, "files": [{"sha": "d4b16601d5f5ba0d962b0899a728c32c5b16eeb7", "filename": "gcc/config/sparc/sparc.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/73ebbfdff0d75988af114269be5afe76f6709ab8/gcc%2Fconfig%2Fsparc%2Fsparc.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/73ebbfdff0d75988af114269be5afe76f6709ab8/gcc%2Fconfig%2Fsparc%2Fsparc.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fsparc%2Fsparc.md?ref=73ebbfdff0d75988af114269be5afe76f6709ab8", "patch": "@@ -1197,7 +1197,7 @@\n }\")\n \n (define_insn \"\"\n-  [(set (match_operand:DF 0 \"reg_or_nonsymb_mem_operand\" \"=T,U,f,r,Q,Q,f,&r\")\n+  [(set (match_operand:DF 0 \"reg_or_nonsymb_mem_operand\" \"=T,U,f,r,Q,Q,f,r\")\n \t(match_operand:DF 1 \"reg_or_nonsymb_mem_operand\" \"U,T,f,r,f,r,Q,Q\"))]\n   \"TARGET_FPU\n    && (register_operand (operands[0], DFmode)"}]}