currently added DMA ports to cpu.v
but neeed to add wires of DMA ports to other modules inside cpu.v like datapath or cache