module top_module ( 
    input clk, 
    input [7:0] d, 
    input [1:0] sel, 
    output reg [7:0] q 
);

    // Wires for connecting the chained D flip-flops
    wire [7:0] stage1;
    wire [7:0] stage2;
    wire [7:0] stage3;

    // Instantiate the three 8-bit D flip-flops and chain them
    my_dff8 dff0 (
        .clk(clk),
        .d(d),
        .q(stage1)
    );
    
    my_dff8 dff1 (
        .clk(clk),
        .d(stage1),
        .q(stage2)
    );
    
    my_dff8 dff2 (
        .clk(clk),
        .d(stage2),
        .q(stage3)
    );
    
    // 4-to-1 multiplexer to select the appropriate delay
    always @(*) begin
        case(sel)
            2'b00: q = d;       // Zero cycle delay (direct input)
            2'b01: q = stage1;  // One cycle delay
            2'b10: q = stage2;  // Two cycle delay
            2'b11: q = stage3;  // Three cycle delay
            default: q = d;
        endcase
    end

endmodule