0.7
2020.2
Nov 18 2020
09:47:47
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v,1606287024,verilog,,,,STATE_LOGIC_v8_4;beh_vlog_ff_ce_clr_v8_4;beh_vlog_ff_clr_v8_4;beh_vlog_ff_pre_v8_4;beh_vlog_muxf7_v8_4;blk_mem_axi_read_wrapper_beh_v8_4;blk_mem_axi_regs_fwd_v8_4;blk_mem_axi_write_wrapper_beh_v8_4;blk_mem_gen_v8_4_3;blk_mem_gen_v8_4_3_mem_module;blk_mem_gen_v8_4_3_output_stage;blk_mem_gen_v8_4_3_softecc_output_reg_stage;read_netlist_v8_4;write_netlist_v8_4,,,,,,,,
