var g_data = {"16":{"st":"inst","pa":0,"n":"/async_fifo_top/DUT/fifo_mem_inst","l":"Verilog","sn":11,"du":{"n":"work.fifo_mem","s":8,"b":1},"bc":[{"n":"async_fifo_top","s":12,"b":1},{"n":"DUT","s":15,"b":1},{"n":"fifo_mem_inst","s":16,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3],"b":[2,2],"fc":[2,2],"t":[16,16]}}},"17":{"st":"inst","pa":0,"n":"/async_fifo_top/DUT/synchronizer_r2w_inst","l":"Verilog","sn":11,"du":{"n":"work.synchronizer","s":9,"b":1},"bc":[{"n":"async_fifo_top","s":12,"b":1},{"n":"DUT","s":15,"b":1},{"n":"synchronizer_r2w_inst","s":17,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5],"b":[2,2],"t":[28,28]}}},"18":{"st":"inst","pa":0,"n":"/async_fifo_top/DUT/synchronizer_w2r_inst","l":"Verilog","sn":11,"du":{"n":"work.synchronizer","s":9,"b":1},"bc":[{"n":"async_fifo_top","s":12,"b":1},{"n":"DUT","s":15,"b":1},{"n":"synchronizer_w2r_inst","s":18,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5],"b":[2,2],"t":[28,28]}}},"19":{"st":"inst","pa":0,"n":"/async_fifo_top/DUT/rptr_handler_inst","l":"Verilog","sn":11,"du":{"n":"work.rptr_handler","s":10,"b":1},"bc":[{"n":"async_fifo_top","s":12,"b":1},{"n":"DUT","s":15,"b":1},{"n":"rptr_handler_inst","s":19,"z":1}],"loc":{"cp":100.00,"data":{"s":[16,16],"b":[6,6],"t":[92,92]}}},"20":{"st":"inst","pa":0,"n":"/async_fifo_top/DUT/wptr_handler_inst","l":"Verilog","sn":11,"du":{"n":"work.wptr_handler","s":11,"b":1},"bc":[{"n":"async_fifo_top","s":12,"b":1},{"n":"DUT","s":15,"b":1},{"n":"wptr_handler_inst","s":20,"z":1}],"loc":{"cp":100.00,"data":{"s":[16,16],"b":[6,6],"t":[92,92]}}},"15":{"st":"inst","pa":0,"n":"/async_fifo_top/DUT","l":"Verilog","sn":9,"du":{"n":"work.asynchronous_fifo","s":7,"b":1},"bc":[{"n":"async_fifo_top","s":12,"b":1},{"n":"DUT","s":15,"z":1}],"children":[{"n":"wptr_handler_inst","id":20,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"t":100.00},{"n":"rptr_handler_inst","id":19,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"t":100.00},{"n":"synchronizer_w2r_inst","id":18,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"t":100.00},{"n":"synchronizer_r2w_inst","id":17,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"t":100.00},{"n":"fifo_mem_inst","id":16,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00}],"rec":{"cp":99.87,"data":{"s":[45,45],"b":[18,18],"fc":[2,2],"t":[392,390]}},"loc":{"cp":98.52,"data":{"t":[136,134]}}},"12":{"st":"inst","pa":0,"n":"/async_fifo_top","l":"Verilog","sn":9,"du":{"n":"work.async_fifo_top","s":4,"b":1},"bc":[{"n":"async_fifo_top","s":12,"z":1}],"children":[{"n":"DUT","id":15,"zf":1,"tc":99.87,"s":100.00,"b":100.00,"fc":100.00,"t":99.48}],"rec":{"cp":95.68,"data":{"s":[45,45],"b":[18,18],"fc":[2,2],"t":[392,390],"gb":[71,49],"cvpc":[17],"g":[1,78.92]}},"loc":{"cp":78.92,"data":{"gb":[71,49],"cvpc":[17],"g":[1,78.92]}}},"4":{"st":"du","pa":0,"n":"work.async_fifo_top","l":"Verilog","sn":9,"one_inst":12,"loc":{"cp":78.92,"data":{"gb":[71,49],"cvpc":[17],"g":[1,78.92]}}},"7":{"st":"du","pa":0,"n":"work.asynchronous_fifo","l":"Verilog","sn":11,"one_inst":15,"loc":{"cp":98.52,"data":{"t":[136,134]}}},"8":{"st":"du","pa":0,"n":"work.fifo_mem","l":"Verilog","sn":11,"one_inst":16,"loc":{"cp":100.00,"data":{"s":[3,3],"b":[2,2],"fc":[2,2],"t":[16,16]}}},"10":{"st":"du","pa":0,"n":"work.rptr_handler","l":"Verilog","sn":11,"one_inst":19,"loc":{"cp":100.00,"data":{"s":[16,16],"b":[6,6],"t":[92,92]}}},"9":{"st":"du","pa":0,"n":"work.synchronizer","l":"Verilog","sn":11,"loc":{"cp":100.00,"data":{"s":[5,5],"b":[2,2],"t":[28,28]}}},"11":{"st":"du","pa":0,"n":"work.wptr_handler","l":"Verilog","sn":11,"one_inst":20,"loc":{"cp":100.00,"data":{"s":[16,16],"b":[6,6],"t":[92,92]}}}};
processSummaryData(g_data);