--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise Z:/Lab6/Lab6.ise -intstyle
ise -v 3 -s 4 -xml Lab6 Lab6.ncd -o Lab6.twr Lab6.pcf -ucf Lab6.ucf

Design file:              Lab6.ncd
Physical constraint file: Lab6.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock iCLK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
iBTN        |    3.623(R)|    1.647(R)|iCLK_BUFGP        |   0.000|
iSW<0>      |    3.607(R)|    0.282(R)|iCLK_BUFGP        |   0.000|
iSW<1>      |    6.604(R)|    0.026(R)|iCLK_BUFGP        |   0.000|
iSW<2>      |    6.326(R)|   -0.207(R)|iCLK_BUFGP        |   0.000|
iSW<3>      |    6.507(R)|    0.288(R)|iCLK_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock iCLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
oLED<0>     |    9.791(R)|iCLK_BUFGP        |   0.000|
oLED<1>     |    9.960(R)|iCLK_BUFGP        |   0.000|
oLED<2>     |   10.296(R)|iCLK_BUFGP        |   0.000|
oLED<3>     |    9.750(R)|iCLK_BUFGP        |   0.000|
oLED<4>     |    9.932(R)|iCLK_BUFGP        |   0.000|
oLED<5>     |   10.487(R)|iCLK_BUFGP        |   0.000|
oLED<6>     |   11.201(R)|iCLK_BUFGP        |   0.000|
oLED<7>     |   10.607(R)|iCLK_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    8.000|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 08 20:29:49 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 96 MB



