[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of GD32C103VBT6 production of GIGADEVICE from the text: \n \n \n \n \n \n \n \n \nGigaDevice Semiconductor Inc.  \n \nGD32 C103xx \nArm® Cortex®-M4 32-bit MCU \n \n \n \n \n \n \nDatasheet  \n \n \n \n \n \n \n \n \n \n  GD32C103 xx Datasheet  \n1 \n \nTable of Contents  \nTable of  Contents  ................................ ................................ ................................ ...........  1 \nList of Figures  ................................ ................................ ................................ ................  4 \nList of Tables  ................................ ................................ ................................ ..................  5 \n1. General description  ................................ ................................ ................................ . 7 \n2. Device overview  ................................ ................................ ................................ ....... 8 \n2.1.  Devic e information  ................................ ................................ ................................ ...... 8 \n2.2.  Block diagram  ................................ ................................ ................................ ..............  9 \n2.3.  Pinouts and pin assignment  ................................ ................................ .....................  10 \n2.4.  Memory map  ................................ ................................ ................................ ..............  12 \n2.5.  Clock tree  ................................ ................................ ................................ ...................  16 \n2.6.  Pin definitions  ................................ ................................ ................................ ............  16 \n2.6.1.  GD32C103Vx LQFP100 pin definitions  ................................ ................................ ................  17 \n2.6.2.  GD32C103Rx LQFP64 pin definitions  ................................ ................................ ..................  23 \n2.6.3.  GD32C103Cx LQFP48 pin definitions  ................................ ................................ ..................  27 \n2.6.4.  GD32C103Tx QFN36 pin definitions  ................................ ................................ ....................  30 \n3. Functional description  ................................ ................................ ..........................  33 \n3.1.  Arm® Cortex®-M4 core  ................................ ................................ ...............................  33 \n3.2. On-chip memory  ................................ ................................ ................................ ........  33 \n3.3.  Clock, reset and supply management  ................................ ................................ ...... 34 \n3.4.  Boot modes  ................................ ................................ ................................ ................  34 \n3.5.  Power s aving modes  ................................ ................................ ................................ . 35 \n3.6.  Analog to digital converter (ADC)  ................................ ................................ ............  35 \n3.7.  Digital to analog converter (DAC)  ................................ ................................ .............  36 \n3.8.  DMA  ................................ ................................ ................................ ............................  36 \n3.9.  General -purpose inputs/outputs (GPIOs)  ................................ ................................  36 \n3.10.  Timers and PWM generation  ................................ ................................ .................  37 \n3.11.  Real time clock (RTC)  ................................ ................................ ............................  38 \n3.12.  Inter -integrated circuit (I2C)  ................................ ................................ ..................  38 \n3.13.  Serial peripheral interface (SPI)  ................................ ................................ ............  38 \n3.14.  Universal synchronous asynchronous receiver transmitter (USART)  ...............  39 \n  GD32C103 xx Datasheet  \n2 \n \n3.15.  Inter -IC sound (I2S)  ................................ ................................ ................................  39 \n3.16. Universal serial bus full -speed interface (USBFS)  ................................ ...............  39 \n3.17.  Controller area network (CAN)  ................................ ................................ ..............  40 \n3.18.  External memory controller (EXMC)  ................................ ................................ ..... 40 \n3.19.  Debug mode  ................................ ................................ ................................ ...........  40 \n3.20.  Package and operation temperature  ................................ ................................ ..... 40 \n4. Electrical characteristics  ................................ ................................ .......................  42 \n4.1.  Absolute maximum ratings  ................................ ................................ .......................  42 \n4.2.  Operating conditions characteristics  ................................ ................................ ....... 42 \n4.3.  Power consumption  ................................ ................................ ................................ .. 44 \n4.4.  EMC characteristics  ................................ ................................ ................................ .. 51 \n4.5.  Power supply supervisor characteristics  ................................ ................................  52 \n4.6.  Electrical sensitivity  ................................ ................................ ................................ .. 52 \n4.7.  External clock characteristics  ................................ ................................ ..................  54 \n4.8.  Internal clock characteristics  ................................ ................................ ...................  56 \n4.9.  PLL characteristics ................................ ................................ ................................ .... 57 \n4.10.  Memory characteristics  ................................ ................................ .........................  58 \n4.11.  NRST pin characteristics  ................................ ................................ .......................  58 \n4.12.  GPIO characteristics  ................................ ................................ ..............................  59 \n4.13.  ADC characteristics  ................................ ................................ ...............................  61 \n4.14.  Temperature sensor characteristics  ................................ ................................ ..... 62 \n4.15.  DAC characteristics  ................................ ................................ ...............................  62 \n4.16. I2C characteristics  ................................ ................................ ................................ . 64 \n4.17.  SPI characteristics  ................................ ................................ ................................ . 65 \n4.18.  I2S characteristics ................................ ................................ ................................ .. 66 \n4.19. USART characteristics  ................................ ................................ ...........................  68 \n4.20.  CAN characteristics  ................................ ................................ ...............................  68 \n4.21.  USBFS characteristics  ................................ ................................ ...........................  68 \n4.22.  EXMC characteristics  ................................ ................................ .............................  69 \n4.23. TIMER characteristics  ................................ ................................ ............................  73 \n4.24.  WDGT characteristics  ................................ ................................ ............................  73 \n4.25.  Parameter conditions  ................................ ................................ .............................  74 \n  GD32C103 xx Datasheet  \n3 \n \n5. Package information  ................................ ................................ ..............................  75 \n5.1.  LQFP100 package outline dimensions  ................................ ................................ ..... 75 \n5.2.  LQFP64 package outline dimensions ................................ ................................ ....... 77 \n5.3.  LQFP48 package outline dimensions ................................ ................................ ....... 79 \n5.4.  QFN36 package outline dimensions  ................................ ................................ ........  81 \n5.5.  Thermal characteristics  ................................ ................................ ............................  83 \n6. Ordering information  ................................ ................................ .............................  85 \n7. Revision history  ................................ ................................ ................................ ..... 86 \n  \n  GD32C103 xx Datasheet  \n4 \n \nList of Figures  \nFigure 2 -1.GD32C103xx block diagram  ................................ ................................ ................................ ..... 9 \nFigure 2 -2. GD32C103Vx LQFP100 pinouts  ................................ ................................ ............................  10 \nFigure 2 -3. GD32C103Rx LQFP64 pinouts  ................................ ................................ ...............................  11 \nFigure 2 -4. GD32C103Cx LQFP48 pinouts  ................................ ................................ ...............................  11 \nFigure 2 -5. GD32C103Tx QFN36 pinouts  ................................ ................................ ................................  12 \nFigure 2 -6. GD32C103xx clock tree ................................ ................................ ................................ ..........  16 \nFigure 4 -1. Recommended power supply decoupling capacitors(1)(2) ................................ ..................  43 \nFigure 4 -2. Typical supply current consumption in Run mode  ................................ ............................  49 \nFigure 4 -3. Typical supply current consumption in Sleep mode  ................................ ..........................  49 \nFigure 4 -4. Recommended external  NRST pin circuit ................................ ................................ ............  59 \nFigure 4 -5. I/O port  AC characteristics definition  ................................ ................................ ...................  60 \nFigure 4 -6. I2C bus timing diagram ................................ ................................ ................................ ..........  65 \nFigure 4 -7. SPI timing diagram - master mode  ................................ ................................ .......................  66 \nFigure 4 -8. SPI timing diagram - slave mode  ................................ ................................ ..........................  66 \nFigure 4 -9. I2S timing diagram - master mode  ................................ ................................ .......................  67 \nFigure  4-10. I2S timing diagram - slave mode  ................................ ................................ ........................  68 \nFigure 4 -11. USBFS timings : definition of data signal rise and fall time  ................................ .............  69 \nFigure 5 -1. LQFP100 package outline  ................................ ................................ ................................ ..... 75 \nFigure 5 -2. LQFP100 recommended footprint  ................................ ................................ ........................  76 \nFigure 5 -3. LQFP64 package outline  ................................ ................................ ................................ ....... 77 \nFigure 5 -4. LQFP64 recommended footprint  ................................ ................................ ..........................  78 \nFigure 5 -5. LQFP48 package outline  ................................ ................................ ................................ ....... 79 \nFigure 5 -6. LQFP48 recommended footprint  ................................ ................................ ..........................  80 \nFigure 5 -7. QFN36 package outline  ................................ ................................ ................................ .........  81 \nFigure 5 -8. QFN36 recommended footprint  ................................ ................................ ............................  82 \n  \n  GD32C103 xx Datasheet  \n5 \n \nList of Tables  \nTable 2 -1. GD32C103xx devices features and peripheral list  ................................ ................................ . 8 \nTable 2 -2. GD3 2C103xx memory map  ................................ ................................ ................................ ..... 12 \nTable 2 -3. GD32C103Vx LQFP100 pin definitions  ................................ ................................ ..................  17 \nTable 2 -4. GD32C103Rx LQFP64 pin definitions  ................................ ................................ ....................  23 \nTable 2 -5. GD32C103Cx LQFP48 pin definitions  ................................ ................................ ....................  27 \nTable 2 -6. GD32C103Tx QFN36 pin definitions  ................................ ................................ ......................  30 \nTable 4 -1. Absolute maximum ratings(1)(4) ................................ ................................ ...............................  42 \nTable 4 -2. DC operating conditions  ................................ ................................ ................................ .........  42 \nTable 4 -3. Clock frequency(1) ................................ ................................ ................................ ....................  43 \nTable 4 -4. Operating conditions at Power up/ Power down(1) ................................ ...............................  43 \nTable 4 -5. Start -up timings of Operating conditions(1)(2)(3) ................................ ................................ ..... 43 \nTable 4 -6. Power saving mode wakeup timings characteristics(1)(2) ................................ .....................  44 \nTable 4 -7. Power consumption characteristics(2)(3)(4)(5)(6) ................................ ................................ ........  44 \nTable 4 -8. Peripheral curren t consumption characteristics(1) ................................ ...............................  50 \nTable 4 -9. EMS characteristics(1) ................................ ................................ ................................ ..............  51 \nTable 4 -10. EMI characteristics(1) ................................ ................................ ................................ .............  51 \nTable 4 -11. Power supply supervisor characteristics ................................ ................................ ............  52 \nTable 4 -12. ESD characteristics(1) ................................ ................................ ................................ ............  53 \nTable 4 -13. Static latch -up characteristics(1) ................................ ................................ ...........................  54 \nTable 4 -14. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics  . 54 \nTable 4 -15. Hi gh speed external clock characteristics (HXTAL in bypass mode)  ..............................  54 \nTable 4 -16. Low speed external clock (LXTAL) generated from a cr ystal/ceramic characteristics  .. 55 \nTable 4 -17.Low speed external user clock characteristics (LXTAL in bypass mode) ........................  55 \nTable 4 -18. High speed internal clock (IRC8M) characteristics  ................................ ............................  56 \nTable 4 -19. Low speed internal clock (IRC40K) characteristics  ................................ ...........................  56 \nTable 4 -20. High speed internal clock (IRC48M) characteristics  ................................ ..........................  57 \nTable 4 -21. PLL characteristics  ................................ ................................ ................................ ................  57 \nTable 4 -22. PLL1/2 characteristics  ................................ ................................ ................................ ...........  57 \nTable 4 -23. Flash memory characteristics  ................................ ................................ ..............................  58 \nTable 4 -24. NRST pin characteristics  ................................ ................................ ................................ ...... 58 \nTable 4 -25. I/O port DC characteristics(1)(3) ................................ ................................ ..............................  59 \nTable 4-26. I/O port AC characteristics(1)(2) ................................ ................................ ..............................  60 \nTable 4 -27. ADC characteristics  ................................ ................................ ................................ ...............  61 \nTable 4 -28. ADC R AIN max for f ADC = 42 MHz  ................................ ................................ ............................  61 \nTable 4 -29. ADC dynamic accuracy at f ADC = 14 MHz(1) ................................ ................................ ..........  62 \nTable 4 -30. ADC dynamic accuracy at f ADC = 42 MHz(1) ................................ ................................ ..........  62 \nTable 4 -31. ADC static accuracy at f ADC = 42 MHz(1) ................................ ................................ ...............  62 \nTable 4 -32. Temperature sensor characteristi cs(1) ................................ ................................ .................  62 \nTable 4 -33. DAC characteristics  ................................ ................................ ................................ ...............  62 \nTable 4 -34. I2C characteristics(1)(2) ................................ ................................ ................................ ...........  64 \n  GD32C103 xx Datasheet  \n6 \n \nTable 4 -35. Standard SPI characteristics(1) ................................ ................................ .............................  65 \nTable 4-36. I2S characteristics(1)(2) ................................ ................................ ................................ ...........  66 \nTable 4 -37. USART characteristics(1) ................................ ................................ ................................ ....... 68 \nTable 4 -38. USBFS start up time  ................................ ................................ ................................ ..............  68 \nTable 4 -39. USBFS DC electrical characteristics  ................................ ................................ ...................  68 \nTable 4 -40. USBFS electrical characteristics(1) ................................ ................................ .......................  69 \nTable 4 -41. Asynchronous non -multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3) .........................  69 \nTable 4 -42. Asynchronous non -multiplexed SRAM/PSRAM/NOR write timings(1)(2)(3) ........................  70 \nTable 4 -43. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3) ................................ ............  70 \nTable 4 -44. Asynchronous multiplexed PSRAM/NOR write timings(1)(2)(3)................................ ............  71 \nTable 4 -45. Synchronous multiplexed PSRAM/NOR read timings(1)(2)(3)................................ ...............  71 \nTable 4 -46. Synchronous multiplexed PSRAM write timings(1)(2)(3) ................................ .......................  71 \nTable 4 -47. Synchronous non -multiplexed PSRAM/NOR read timings(1)(2)(3) ................................ ....... 72 \nTable 4 -48. Synchronous non -multiplexed PSRAM write timings(1)(2)(3) ................................ ...............  72 \nTable 4 -49. TIMER characteristics(1) ................................ ................................ ................................ ........  73 \nTable 4 -50. FWDGT min/max timeout period at 40 kHz (IRC40K)(1) ................................ ......................  73 \nTable 4 -51. WWDGT min -max timeout value at 60 MHz (f PCLK1 )(1)................................ ..........................  73 \nTable 5 -1. LQFP100 package dimensions  ................................ ................................ ...............................  75 \nTable 5 -2. LQFP64 package dimensions  ................................ ................................ ................................ . 77 \nTable 5 -3. LQFP48 package dimensions  ................................ ................................ ................................ . 79 \nTable 5 -4. QFN36 package dimensions  ................................ ................................ ................................ ... 81 \nTable 5 -5. Package thermal characteristics(1) ................................ ................................ .........................  83 \nTable 6 -1. Part ordering code for GD32C103xx devices  ................................ ................................ ........  85 \nTable 7 -1. Revision history  ................................ ................................ ................................ .......................  86 \n \n  \n  GD32C103 xx Datasheet  \n7 \n \n1. General description  \nThe GD32C103 xx device  belongs to the  connectivity line of GD32 M CU Family. It is a 32-bit \ngeneral -purpose microcontroller based on the A rm® Cortex® M4 RISC  core with best cost -\nperformance ratio in terms of enhanced processing capacity , reduced power consumption \nand peripheral set . The Cortex®-M4 core features implements a full set of DSP instructions to \naddress digital signal control market s that demand an efficient, easy -to-use blend of control \nand signal processing capabilities. It also provides  powerful trace technology for enhance d \napplicatio n security and advanced debug support.  \nThe GD32C103 xx devic e incorporates the Arm® Cortex®-M4 32 -bit processor core operating \nat 120 MHz frequency with Flash accesses to obtain maximum efficiency. It provides up to \n128 KB on -chip Flash memory and 32 KB S RAM memory. An extensive range of enhanced \nI/Os and peripherals connected to two APB buses. The devices offer up to two 12-bit 3 MSPS \nADCs , two 12-bit DAC s, up to ten general 16 -bit timers , two 16 -bit PWM advanced timers, \nand two 16 -bit basic timers, as  well as standard and advanced communication interfaces: up \nto three SPIs, two I2Cs, three USARTs and two UARTs, two I2Ss,  an USBFS  and two CAN s. \nThe device operates fro m 1.71 to 3.6 V  power supply and available in –40 to + 85 ° C \ntemperature range. Several power saving modes provide the flexibility for maximum \noptimization between wakeup latency and power consumption, an especially important \nconsidera tion in low power applications.  \nThe above features make GD32C103 xx devices suitable for a wide range of inter connection \nand advanced applications, especially in areas such as industrial control, motor drives, \nconsumer and handheld equipment, human machine interface, security and alarm systems, \nPOS, automotive navigation, IoT and so on.  \n \n  \n  \n\n  GD32C103 xx Datasheet  \n8 \n \n2. Device overview  \n2.1. Device information  \nTable 2-1. GD32C103 xx devices  features and peripheral list  \nPart Number  GD32C103 xx \nTB CB RB VB \nFlash (KB)  128 128 128 128 \nSRAM (KB)  32 32 32 32 Timers  General timer (16-\nbit) 4 \n(1-4) 10 \n(1-4,8-13) 10 \n(1-4,8-13) 10 \n(1-4,8-13) \nAdvanced \ntimer (16-bit) 1 \n(0) 1 \n(0) 2 \n(0,7) 2 \n(0,7) \nSysTick  1 1 1 1 \nBasic timer (16-bit) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) \nWatchdog  2 2 2 2 \nRTC 1 1 1 1 Connectivity  USART  2 \n(0-1) 3 \n(0-2) 3 \n(0-2) 3 \n(0-2) \nUART 0 0 2 \n(3-4) 2 \n(3-4) \nI2C 1 \n(0) 2 \n(0-1) 2 \n(0-1) 2 \n(0-1) \nSPI/I2S 1/0 \n(0/-) 3/2 \n(0-2)/(1-2) 3/2 \n(0-2)/(1-2) 3/2 \n(0-2)/(1-2) \nCAN  2xFD 2xFD 2xFD 2xFD \nUSB FS 1 1 1 1 \nGPIO  26 37 51 80 \nEXMC  0 0 0 1 \nEXTI  16 16 16 16 ADC  Units  2 2 2 2 \nChannels  10 10 16 16 \nDAC  2 2 2 2 \nPackage  QFN36  LQFP 48 LQFP64  LQFP100  \n  GD32C103 xx Datasheet  \n9 \n \n \n2.2. Block diagram  \nFigure 2-1.GD32C103 xx block diagram  \nNVICTPIU\nFlash\nMemory \nControllerFlash\nMemory\n SRAM\nControllerSRAM\nAHB to APB \nBridge 2AHB to APB \nBridge 1\nUSART 0\nSPI0\nEXTI\nGPIOA\nGPIOBUSART 1~2SPI1~2TIMER 1~3WWDGTCAN0Slave\nSlave\nSlave\nSlave SlaveMasterIbus\nDbus\nInterrput request   POR/PDR\nPLL\nFmax: 120MHz\nLDO\n1.2V\nIRC\n8MHz\nHXTAL\n4-32MHz\nLVD\nPowered By V DDAMaster\nI2C0\nI2C1\nFWDGT\nRTC\nDAC\n   \nTIMER 4~6GPIOC\nGPIOD\nGPIOE\nTIMER 0\nTIMER 7\nTIMER 8~10UART 3~4\nCAN1\nTIMER\n11~13ADC0~1AHB PeripheralsFMC USBFS CRC RCU\nDMA 12 chs\nSlaveEXMC\n12-bit\nSAR ADC\nPowered By V DDAARM Cortex -M4\nProcessor\nFmax :120MHzSW/JTAGSystem DCode ICodeAHB MatrixAPB2: Fmax = 120MHzAPB1: Fmax = 60MHZ\nCTC\n \n  GD32C103 xx Datasheet  \n10 \n \n2.3. Pinouts and pin assignment  \nFigure 2-2. GD32C103 Vx LQFP100  pinouts  \n13\n22\n23\n24\n2627282930313233343536371009998979695949392919089\nOSCIN\nOSCOUT\nVSSA\nVREFN\nPA1PC6\nPD15\nPD14\nPD13\nPD12\nPD11\nPD10\nPD9\nPD8\nPB15\nPB14\nPB13\nPA3VSS_4VDD_4PA4PA5PA6PA7PC4PC5PB0PB1PB2\nVDD_3VSS_3PE1PE0PB9PB8BOOT 0PB7PB6PB5PB4PB3\nGigaDevice GD 32C103Vx\nLQFP 100\n38394041 43444546474849\nPE7PE8PE9PE10PE11PE12PE13PE14PE15PB10PB11VSS_1VDD_2\nVSS_2\nNC\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\n42888786858483828180797877\nPD5PD4PD3PD2PD1PD0PC12PC11PC10PA15\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12VBAT\nPC13-TAMPER -RTC\nPC14-OSC 32IN\nPC15-OSC 32OUT\nNRSTVSS_5\nVDD_5\nPA0-WKUPPE2 75\n74\n73\n72\n71\n70\n69\n68\n67\n66\n65\n64\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n5214\n15\n16\n17\n18\n19\n20\n21\n25 PA2 PB12 51\n50VDD_1 PA14\n76\nPE3\nPE4\nPE5\nPE6\nPC0\nPC1\nPC2\nPC3\nVREFP\nVDDAPD6\nPD7\n \n  GD32C103 xx Datasheet  \n11 \n \nFigure 2-3. GD32C103 Rx LQFP64  pinouts  \n4\n13\n14\n15\n171819202122232425262728646362616059585756555453\nVSSA\nPA1PA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\nPC6\nPB15\nPB14\nPB13\nPA3VSS_4VDD_4PA4PA5PA6PA7PC4PC5PB0PB1PB2\nVDD_3VSS_3PB9PB8PB7PB6\nBOOT 0PB5PB4PB3PD2PC12\nGigaDevice GD 32C103Rx\nLQFP 64\n29303132\nPB10PB11VSS_1VDD_2\nVSS_2\nPA1352515049\nPA15PA14\n1\n2\n3VBAT\nPC13-TAMPER -RTC\nPC14-OSC 32IN\nPC15-OSC 32OUT\nNRST\nPA0-WKUP48\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n345\n6\n7\n8\n9\n10\n11\n12\n16 PA2 PB12 33\nVDD_1PC0\nPC1\nPC2\nPC3\nVDDAPC10\nPC11\nPD1-OSCOUTPD0-OSCIN\n \nFigure 2-4. GD32C103 Cx LQFP48  pinouts  \n4\n131415161718192021222324484746454443424140393837\nVSSA\nPA1PA12\nPA11\nPA10\nPA9\nPA8\nPB15\nPB14\nPB13\nPA3PA4PA5PA6PA7PB0PB1PB2\nVDD_3VSS_3PB9PB8PB7PB6\nBOOT 0PB5PB4PB3\nGigaDevice GD 32C103Cx\nLQFP 48PB10PB11VSS_1VDD_2\nVSS_2\nPA13\nPA15PA14\n1\n2\n3VBAT\nPC13-TAMPER -RTC\nPC14-OSC 32IN\nPC15-OSC 32OUT\nNRST\nPA0-WKUP36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n255\n6\n7\n8\n9\n10\n11\n12 PA2 PB12\nVDD_1VDDAPD1-OSCOUTPD0-OSCIN\n \n \n  GD32C103 xx Datasheet  \n12 \n \nFigure 2-5. GD32C103 Tx QFN36  pinouts  \n4\nVSSA\nPA1PA12\nPA11\nPA10\nPA9\nPA8\nPA3PA4PA5PA6PA7PB0PB1PB2\nVSS_3PB7PB6\nBOOT 0PB5PB4PB3\nGigaDevice GD 32C103Tx\nQFN 36VSS_1VDD_2\nVSS_2\nPA13\nPA15PA14\n1\n2\n3\nNRST\nPA0-WKUP5\n6\n7\n8\n9 PA2VDDA\n1011121314151617182427\n26\n25\n23\n22\n21\n20\n19363534333231302928\nPD1-OSCOUTPD0-OSCINVDD_3\nVDD_1\n \n2.4. Memory map  \nTable 2-2. GD32C103 xx memory map  \nPre-defined  \nregions  Bus Address  Peripherals  \nExternal device  \nAHB3  0xA000 0000 - 0xA000 0FFF  EXMC - SWREG  \nExternal RAM  0x9000 0000 - 0x9FFF FFFF  Reserved  \n0x7000 0000 - 0x8FFF FFFF  Reserved  \n0x6000 0000 - 0x63FF FFFF  EXMC - \nNOR/PSRAM/SRAM  \nPeripheral  AHB1  0x5000 0000 - 0x5003 FFFF  USBFS  \n0x4008 0000 - 0x4FFF FFFF  Reserved  \n0x4004 0000 - 0x4007 FFFF  Reserved  \n0x4002 BC00 - 0x4003 FFFF  Reserved  \n0x4002 B000 - 0x4002 BBFF  Reserved  \n0x4002 A000 - 0x4002 AFFF  Reserved  \n0x4002 8000 - 0x4002 9FFF  Reserved  \n0x4002 6800 - 0x4002 7FFF  Reserved  \n0x4002 6400 - 0x4002 67FF  Reserved  \n0x4002 6000 - 0x4002 63FF  Reserved  \n0x4002 5000 - 0x4002 5FFF  Reserved  \n0x4002 4000 - 0x4002 4FFF  Reserved  \n0x4002 3C00 - 0x4002 3FFF  Reserved  \n  GD32C103 xx Datasheet  \n13 \n \nPre-defined  \nregions  Bus Address  Peripherals  \n0x4002 3800 - 0x4002 3BFF  Reserved  \n0x4002 3400 - 0x4002 37FF  Reserved  \n0x4002 3000 - 0x4002 33FF  CRC  \n0x4002 2C00 - 0x4002 2FFF  Reserved  \n0x4002 2800 - 0x4002 2BFF  Reserved  \n0x4002 2400 - 0x4002 27FF  Reserved  \n0x4002 2000 - 0x4002 23FF  FMC  \n0x4002 1C00 - 0x4002 1FFF  Reserved  \n0x4002 1800 - 0x4002 1BFF  Reserved  \n0x4002 1400 - 0x4002 17FF  Reserved  \n0x4002 1000 - 0x4002 13FF  RCU  \n0x4002 0C00 - 0x4002 0FFF  Reserved  \n0x4002 0800 - 0x4002 0BFF  Reserved  \n0x4002 0400 - 0x4002 07FF  DMA1  \n0x4002 0000 - 0x4002 03FF  DMA0  \n0x4001 8400 - 0x4001 FFFF  Reserved  \n0x4001 8000 - 0x4001 83FF  Reserved  \nAPB2  0x4001 7C00 - 0x4001 7FFF  Reserved  \n0x4001 7800 - 0x4001 7BFF  Reserved  \n0x4001 7400 - 0x4001 77FF  Reserved  \n0x4001 7000 - 0x4001 73FF  Reserved  \n0x4001 6C00 - 0x4001 6FFF  Reserved  \n0x4001 6800 - 0x4001 6BFF  Reserved  \n0x4001 5C00 - 0x4001 67FF  Reserved  \n0x4001 5800 - 0x4001 5BFF  Reserved  \n0x4001 5400 - 0x4001 57FF  TIMER10  \n0x4001 5000 - 0x4001 53FF  TIMER9  \n0x4001 4C00 - 0x4001 4FFF  TIMER8  \n0x4001 4800 - 0x4001 4BFF  Reserved  \n0x4001 4400 - 0x4001 47FF  Reserved  \n0x4001 4000 - 0x4001 43FF  Reserved  \n0x4001 3C00 - 0x4001 3FFF  Reserved  \n0x4001 3800 - 0x4001 3BFF  USART0  \n0x4001 3400 - 0x4001 37FF  TIMER7  \n0x4001 3000 - 0x4001 33FF  SPI0  \n0x4001 2C00 - 0x4001 2FFF  TIMER0  \n0x4001 2800 - 0x4001 2BFF  ADC1  \n0x4001 2400 - 0x4001 27FF  ADC0  \n0x4001 2000 - 0x4001 23FF  Reserved  \n  GD32C103 xx Datasheet  \n14 \n \nPre-defined  \nregions  Bus Address  Peripherals  \n0x4001 1C00 - 0x4001 1FFF  Reserved  \n0x4001 1800 - 0x4001 1BFF  GPIOE  \n0x4001 1400 - 0x4001 17FF  GPIOD  \n0x4001 1000 - 0x4001 13FF  GPIOC  \n0x4001 0C00 - 0x4001 0FFF  GPIOB  \n0x4001 0800 - 0x4001 0BFF  GPIOA  \n0x4001 0400 - 0x4001 07FF  EXTI  \n0x4001 0000 - 0x4001 03FF  AFIO  \nAPB1  0x4000 CC00 - 0x4000 FFFF  Reserved  \n0x4000 C800 - 0x4000 CBFF  CTC \n0x4000 C400 - 0x4000 C7FF  Reserved  \n0x4000 C000 - 0x4000 C3FF  Reserved  \n0x4000 8000 - 0x4000 BFFF  Reserved  \n0x4000 7C00 - 0x4000 7FFF  Reserved  \n0x4000 7800 - 0x4000 7BFF  Reserved  \n0x4000 7400 - 0x4000 77FF  DAC  \n0x4000 7000 - 0x4000 73FF  PMU  \n0x4000 6C00 - 0x4000 6FFF  BKP \n0x4000 6800 - 0x4000 6BFF  CAN1  \n0x4000 6400 - 0x4000 67FF  CAN0  \n0x4000 6000 - 0x4000 63FF  CAN SRAM 1K bytes  \n0x4000 5C00 - 0x4000 5FFF  Reserved  \n0x4000 5800 - 0x4000 5BFF  I2C1  \n0x4000 5400 - 0x4000 57FF  I2C0  \n0x4000 5000 - 0x4000 53FF  UART4  \n0x4000 4C00 - 0x4000 4FFF  UART3  \n0x4000 4800 - 0x4000 4BFF  USART2  \n0x4000 4400 - 0x4000 47FF  USART1  \n0x4000 4000 - 0x4000 43FF  Reserved  \n0x4000 3C00 - 0x4000 3FFF  SPI2/I2S2  \n0x4000 3800 - 0x4000 3BFF  SPI1/I2S1  \n0x4000 3400 - 0x4000 37FF  Reserved  \n0x4000 3000 - 0x4000 33FF  FWDGT  \n0x4000 2C00 - 0x4000 2FFF  WWDGT  \n0x4000 2800 - 0x4000 2BFF  RTC \n0x4000 2400 - 0x4000 27FF  Reserved  \n0x4000  2000 - 0x4000 23FF  TIMER13  \n0x4000 1C00 - 0x4000 1FFF  TIMER12  \n0x4000 1800 - 0x4000 1BFF  TIMER11  \n  GD32C103 xx Datasheet  \n15 \n \nPre-defined  \nregions  Bus Address  Peripherals  \n0x4000 1400 - 0x4000 17FF  TIMER6  \n0x4000 1000 - 0x4000 13FF  TIMER5  \n0x4000 0C00 - 0x4000 0FFF  TIMER4  \n0x4000 0800 - 0x4000 0BFF  TIMER3  \n0x4000 0400 - 0x4000 07FF  TIMER2  \n0x4000 0000 - 0x4000 03FF  TIMER1  \nSRAM  AHB 0x2007 0000 - 0x3FFF FFFF  Reserved  \n0x2006 0000 - 0x2006 FFFF  Reserved  \n0x2003 0000 - 0x2005 FFFF  Reserved  \n0x2002 0000 - 0x2002 FFFF  Reserved  \n0x2001 C000 - 0x2001 FFFF  \nSRAM  0x2001 8000 - 0x2001 BFFF  \n0x2000 5000 - 0x2001 7FFF  \n0x2000 0000 - 0x2000 4FFF  \nCode  AHB 0x1FFF F810 - 0x1FFF FFFF  Reserved  \n0x1FFF F800 - 0x1FFF F80F  Option Bytes  \n0x1FFF F000 - 0x1FFF F7FF  \nBoot loader  0x1FFF C010 - 0x1FFF EFFF  \n0x1FFF  C000 - 0x1FFF C00F  \n0x1FFF B000 - 0x1FFF BFFF  \n0x1FFF 7A10 - 0x1FFF AFFF  Reserved  \n0x1FFF 7800 - 0x1FFF 7A0F  Reserved  \n0x1FFF 0000 - 0x1FFF 77FF  Reserved  \n0x1FFE C010 - 0x1FFE FFFF  Reserved  \n0x1FFE C000 - 0x1FFE C00F  Reserved  \n0x1001 0000 - 0x1FFE BFFF  Reserved  \n0x1000 0000 - 0x1000 FFFF  Reserved  \n0x083C 0000 - 0x0FFF FFFF  Reserved  \n0x0830 0000 - 0x083B FFFF  Reserved  \n0x0810 0000 - 0x082F FFFF  \nMain Flash  0x0802 0000 - 0x080F FFFF  \n0x0800 0000 - 0x0801 FFFF  \n0x0030 0000 - 0x07FF FFFF  Reserved  \n0x0010 0000 - 0x002F FFFF  \nAliased to Main Flash or \nBoot loader  0x0002 0000 - 0x000F FFFF  \n0x0000 0000 - 0x0001 FFFF  \n  GD32C103 xx Datasheet  \n16 \n \n2.5. Clock  tree \nFigure 2-6. GD32C103 xx clock tree  \n/2\n4-32 MHz\nHXTAL8 MHz\nIRC8M×2,3,4\n…,31\nPLL\nClock\nMonitorPLLSEL PLLMF0\n100\n0110CK_IRC8M\nCK_HXTALCK_PLL CK_SYS\n120 MHz maxAHB\nPrescaler\n÷1,2...512CK_AHB\n120 MHz max\nAPB1\nPrescaler\n÷1,2,4,8,16\nTIMER 1,2,3,4,5,6,\n11,12,13 if(APB1 \nprescale =1)x1\nelse x 2\nAPB2\nPrescaler\n÷1,2,4,8,16\nTIMER 0,7,8,9,10\n if(APB2 prescale \n=1)x1\nelse x 2\nADC\nPrescaler\n÷2,4,6,8,12,1\n6CK_APB2\n120 MHz max\nPeripheral enablePCLK 2\nto APB 2 peripheralsCK_APB1\n60 MHz max\nPeripheral enablePCLK 1\nto APB 1 peripherals\nTIMERx \nenableCK_TIMERx\nto \nTIMER 0,7,8,9,10TIMERx \nenableCK_TIMERx\nto TIMER 1,2,3,4, \n5,6,11,12,13\nCK_ADC x to ADC 0,1\n40 MHz maxAHB enableHCLK\n(to AHB bus ,Cortex -M4,SRAM ,DMA ,FMC )EXMC enable\n(by hardware )CK_EXMC\n(to EXMC )\n÷8CK_CST\n(to Cortex -M4 SysTick )\nFCLK\n(free running clock )USBFS\nPrescaler\n1,1.5,2,2.5\n3,3.5,4CK_USBFS\n(to USB FS)\n32.768 KHz\nLXTAL11\n1001\n40 KHz\nIRC40KCK_RTC\nCK_FWDG T(to RTC )\n(to FWDG T)/128\nCK_OUT 0SCS[1:0]\nRTCSRC [1:0]PREDV 0\n0\n1\nCK_PLLCK_HXTALCK_IRC8MCK_SYS\n/2 011100xx NO CLK  \n0100\n0101\n0110\nCKOUT 0SEL[3:0]48 MHz\n/21000\n1001\n1010CK_PLL1\nCK_PLL2\n1011 CK_PLL2/1,2,3…\n15,16\nPREDV 1×8,9,10…,\n14,16,20\nPLL1\nPLL1MF\nPLL2MF×8,9,10…,\n14,16,20\nPLL2CK_PLL1\nCK_PLL2/1,2,3…\n15,16\nx2\nI2S1/2SEL0\n1CK_I2S1\nPREDV 0SEL48 MHz\nIRC48MCTC\nCK48MSELCK_CTC\n1\n0\n1\n0CK_IRC48MPLLPRESEL\nADC\nPrescaler\n÷3,5,7,90\n1ADCPSC [3]CK_IRC48M\nCK_HXTAL\n1100\n1101CK_IRC48M\n/8 CK_IRC48M\n \nLegend:  \nHXTAL : 4 to 32 MHz High Speed crystal oscillator  \nLXTAL : 32,768  Hz Low Speed crystal oscillator  \nIRC8M : Internal 8  MHz RC oscillator  \nIRC40K : Internal 40 KHz RC oscillator  \nIRC48M: Internal 48  MHz RC oscillator  \n2.6. Pin definitions  \nNotes:  \nFor GD32C103 Rx LQFP64 、GD32C103 Cx LQFP48  and GD32C103 Tx QFN36,  VREFN and \nVREFP are internally connected to VSSA and V DDA respectively.  \n  GD32C103 xx Datasheet  \n17 \n \n2.6.1.  GD32C103 Vx LQFP100  pin definitions  \nTable 2-3. GD32C103 Vx LQFP100 pin definitions  \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nPE2 1 I/O 5VT Default: PE2  \nAlternate: EXMC_A23  \nPE3 2 I/O 5VT Default: PE3  \nAlternate: EXMC_A19  \nPE4 3 I/O 5VT Default: PE4 \nAlternate:  EXMC_A20  \nPE5 4 I/O 5VT Default: PE5 \nAlternate:  EXMC_A21  \nRemap:  TIMER8_CH0  \nPE6 5 I/O 5VT Default: PE6  \nAlternate:  EXMC_A22  \nRemap:  TIMER8_CH1  \nVBAT 6 P - Default: VBAT \nPC13 - \nTAMPER - \nRTC 7 I/O - Default: PC13  \nAlternate:  RTC_TAMPER  \nPC14 - \nOSC32 IN 8 I/O - Default: PC14  \nAlternate:  OSC32 IN \nPC15 - \nOSC32 OU\nT 9 I/O - Default: PC15  \nAlternate:  OSC32 OUT  \nVSS_5 10 P - Default: VSS_5 \nVDD_5 11 P - Default: VDD_5 \nOSC IN 12 I - Default: OSC IN \nRemap:  PD0 \nOSC OUT  13 O - Default: OSC OUT  \nRemap: PD1 \nNRST  14 I/O - Default: NRST  \nPC0 15 I/O - Default: PC0 \nAlternate:  ADC01 _IN10  \nPC1 16 I/O - Default: PC1 \nAlternate:  ADC01 _IN11  \nPC2 17 I/O - Default: PC2 \nAlternate:  ADC01 _IN12  \nPC3 18 I/O - Default: PC3 \nAlternate:  ADC01 _IN13  \nVSSA 19 P - Default: VSSA \nVREFN 20 P - Default: VREFN \n  GD32C103 xx Datasheet  \n18 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nVREFP 21 P - Default: VREFP \nVDDA 22 P - Default: VDDA \nPA0-WKUP  23 I/O - Default: PA0 \nAlternate:  WKUP, USART1_CTS, ADC01_IN0, \nTIMER1_CH0 , TIMER1 _ETI, TIMER4_CH0, TIMER7_ETI  \nPA1 24 I/O - Default: PA1 \nAlternate:  USART1_RTS, ADC01_IN1, TIMER4_CH1, \nTIMER1_CH1  \nPA2 25 I/O - Default: PA2 \nAlternate:  USART1_TX, TIMER4_CH2, ADC01_IN2, \nTIMER8_CH0 , TIMER1_CH2, SPI0_IO2  \nPA3 26 I/O - Default: PA3 \nAlternate:  USART1_RX, TIMER4_CH3, ADC01_IN3, \nTIMER1_CH3, TIMER8_CH1, SPI0_IO3  \nVSS_4 27 P - Default: VSS_4 \nVDD_4 28 P - Default: VDD_4 \nPA4 29 I/O - Default: PA4 \nAlternate:  SPI0_NSS, USART1_CK, DAC_OUT0, \nADC01_IN4  \nRemap:  SPI2_NSS, I2S2_WS  \nPA5 30 I/O - Default: PA5 \nAlternate:  SPI0_SCK, ADC01_IN5, DAC_OUT1  \nPA6 31 I/O - Default: PA6 \nAlternate:  SPI0_MISO, TIMER7_ BRKIN , ADC01_IN6, \nTIMER2_CH0, TIMER12_CH0  \nRemap:  TIMER0_ BRKIN  \nPA7 32 I/O - Default: PA7 \nAlternate:  SPI0_MOSI,  TIMER7_CH0 _ON, ADC01_IN7, \nTIMER2_CH1, TIMER13_CH0  \nRemap:  TIMER0_CH0 _ON \nPC4 33 I/O - Default: PC4 \nAlternate:  ADC01_IN14  \nPC5 34 I/O - Default: PC5 \nAlternate:  ADC01_IN15  \nPB0 35 I/O - Default: PB0 \nAlternate:  ADC01_IN8, TIMER2_CH2, TIMER7_CH1 _ON \nRemap:  TIMER0_CH1 _ON \nPB1 36 I/O - Default: PB1 \nAlternate:  ADC01_IN9 , TIMER2_CH3, TIMER7_CH2 _ON \nRemap:  TIMER0_CH2 _ON \nPB2 37 I/O 5VT Default: PB2, BOOT1  \n  GD32C103 xx Datasheet  \n19 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nPE7 38 I/O 5VT Default: PE7 \nAlternate:  EXMC_D4  \nRemap: TIMER0_ETI  \nPE8 39 I/O 5VT Default: PE8 \nAlternate:  EXMC_D5  \nRemap:  TIMER0_CH0_ON  \nPE9 40 I/O 5VT Default: PE9 \nAlternate:  EXMC_D6  \nRemap:  TIMER0_CH0  \nPE10  41 I/O 5VT Default: PE10  \nAlternate:  EXMC_D7  \nRemap:  TIMER0_CH1_ON  \nPE11  42 I/O 5VT Default: PE11  \nAlternate:  EXMC_D8  \nRemap:  TIMER0_CH1  \nPE12  43 I/O 5VT Default: PE12  \nAlternate:  EXMC_D9  \nRemap:  TIMER0_CH2_ON  \nPE13  44 I/O 5VT Default: PE13  \nAlternate:  EXMC_D10  \nRemap:  TIMER0_CH2  \nPE14  45 I/O 5VT Default: PE14  \nAlternate:  EXMC_D11  \nRemap:  TIMER0_CH3  \nPE15  46 I/O 5VT Default: PE15  \nAlternate:  EXMC_D12  \nRemap:  TIMER0_ BRKIN  \nPB10  47 I/O 5VT Default: PB10  \nAlternate:  I2C1_SCL, USART2_TX  \nRemap:  TIMER1_CH2  \nPB11  48 I/O 5VT Default: PB11  \nAlternate:  I2C1_SDA, USART2_RX  \nRemap:  TIMER1_CH3  \nVSS_1 49 P - Default:  VSS_1 \nVDD_1 50 P - Default:  VDD_1 \nPB12  51 I/O 5VT Default: PB12  \nAlternate:  SPI1_NSS, I2S1_WS, I2C1_SMBA, USART2_CK,   \nTIMER0_ BRKIN , CAN1_RX  \nPB13  52 I/O 5VT Default: PB13  \nAlternate:  SPI1_SCK, I2S1_CK, USART2_CTS , \nTIMER0_CH0_ON, CAN1_TX, I2C1_TXFRAME  \n  GD32C103 xx Datasheet  \n20 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nPB14 53 I/O 5VT Default: PB14  \nAlternate:  SPI1_MISO, USART2_RTS , TIMER0_CH1_ON , \nTIMER11_CH0  \nPB15  54 I/O 5VT Default: PB15  \nAlternate:  SPI1_MOSI , I2S1_SD , TIMER0_CH2_ON , \nTIMER11_CH 1 \nPD8 55 I/O 5VT Default: PD 8 \nAlternate:  EXMC_D13  \nRemap:  USART2_TX  \nPD9 56 I/O 5VT Default: PD 9 \nAlternate:  EXMC_D14  \nRemap:  USART2_RX  \nPD10 57 I/O 5VT Default: PD 10 \nAlternate:  EXMC_D15  \nRemap:  USART2_CK  \nPD11  58 I/O 5VT Default: PD 11 \nAlternate:  EXMC_A16  \nRemap:  USART2_CTS  \nPD12  59 I/O 5VT Default: PD 12 \nAlternate:  EXMC_A17  \nRemap:  TIMER3_CH0 , USART2_RTS  \nPD13  60 I/O 5VT Default: PD 13 \nAlternate:  EXMC_A18  \nRemap:  TIMER3_CH1  \nPD14  61 I/O 5VT Default: PD 14 \nAlternate:  EXMC_D0  \nRemap:  TIMER3_CH2  \nPD15  62 I/O 5VT Default: PD 15 \nAlternate:  EXMC_D1  \nRemap:  TIMER3_CH3 , CTC_SYNC  \nPC6 63 I/O 5VT Default: PC6 \nAlternate:  I2S1_MCK, TIMER 7_CH0  \nRemap:  TIMER2_CH0  \nPC7 64 I/O 5VT Default: PC7 \nAlternate:  I2S2_MCK, TIMER 7_CH1  \nRemap:  TIMER2_CH1  \nPC8 65 I/O 5VT Default: PC8 \nAlternate:  TIMER 7_CH2  \nRemap:  TIMER2_CH2  \n  GD32C103 xx Datasheet  \n21 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nPC9 66 I/O 5VT Default: PC9 \nAlternate:  TIMER 7_CH3  \nRemap:  TIMER2_CH3  \nPA8 67 I/O 5VT Default: PA8 \nAlternate:  USART0_CK, TIMER0_CH0 , CK_OUT0 , VCORE , \nUSBFS_SOF,  CTC_SYNC  \nPA9 68 I/O 5VT Default: PA9 \nAlternate:  USART0_TX , TIMER0_CH1 , USBFS_VBUS  \nPA10  69 I/O 5VT Default: PA10  \nAlternate:  USART0_RX, TIMER0_CH2, USBFS_ID, V1REF  \nPA11  70 I/O 5VT Default: PA11  \nAlternate:  USART0_CTS , CAN0_RX , USBFS_DM, \nTIMER0_CH3  \nPA12  71 I/O 5VT Default: PA12  \nAlternate:  USART0_RTS , CAN0_TX , USBFS_D P, \nTIMER0_ETI  \nPA13  72 I/O 5VT Default: JTMS , SWDIO  \nRemap:  PA13  \nNC 73 - - - \nVSS_2 74 P - Default: VSS_2 \nVDD_2 75 P - Default: VDD_2 \nPA14  76 I/O 5VT Default: JTCK , SWCLK  \nRemap: PA14  \nPA15  77 I/O 5VT Default: JTDI  \nAlternate:  SPI2_NSS , I2S2_WS  \nRemap:  TIMER1_CH0 , TIMER1_ETI , PA15 , SPI0_NSS  \nPC10  78 I/O 5VT Default: PC10  \nAlternate:  UART3_TX  \nRemap:  USART2_TX , SPI2_SCK, I2S2_CK  \nPC11  79 I/O 5VT Default: PC11  \nAlternate:  UART3_RX  \nRemap:  USART2_RX , SPI2_MISO  \nPC12  80 I/O 5VT Default: PC12  \nAlternate:  UART4_TX  \nRemap:  USART2_CK , SPI2_MOSI, I2S2_SD  \nPD0 81 I/O 5VT Default: PD0 \nAlternate:  EXMC_D2  \nRemap: OSC IN, CAN0_RX  \nPD1 82 I/O 5VT Default: PD1 \nAlternate:  EXMC_D3  \nRemap:  OSC OUT, CAN0_TX  \n  GD32C103 xx Datasheet  \n22 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nPD2 83 I/O 5VT Default: PD2 \nAlternate:  TIMER2_ETI , UART4_RX  \nPD3 84 I/O 5VT Default: PD3 \nAlternate:  EXMC_CLK  \nRemap:  USART1_CTS  \nPD4 85 I/O 5VT Default:  PD4 \nAlternate:  EXMC_NOE  \nRemap: USART1_RTS  \nPD5 86 I/O 5VT Default: PD5 \nAlternate:  EXMC_NWE  \nRemap:  USART1_TX  \nPD6 87 I/O 5VT Default: PD6 \nAlternate:  EXMC_NWAIT  \nRemap:  USART1_RX  \nPD7 88 I/O 5VT Default:  PD7 \nAlternate:  EXMC_NE0  \nRemap:  USART1_CK  \nPB3 89 I/O 5VT Default: JTDO  \nAlternate:  SPI2_SCK , I2S2_CK  \nRemap:  TIMER1_CH1 , PB3, SPI0_SCK  \nPB4 90 I/O 5VT Default: NJTRST  \nAlternate:  SPI2_MISO , I2C0_TXFRAME  \nRemap:  TIMER2_CH0, PB4, SPI0_MISO  \nPB5 91 I/O - Default: PB5 \nAlternate:  I2C0_SMBA , SPI2_MOSI , I2S2_SD \nRemap:  TIMER2_CH1 , SPI0_MOSI , CAN 1_RX \nPB6 92 I/O 5VT Default: PB6 \nAlternate:  I2C0_SCL , TIMER3_CH0  \nRemap:  USART0_TX , CAN1_TX , SPI0_IO2  \nPB7 93 I/O 5VT Default: PB7 \nAlternate:  I2C0_SDA , TIMER3_CH1 , EXMC_NL (NADV)  \nRemap:  USART0_RX , SPI0_IO3  \nBOOT0  94 I - Default: BOOT0  \nPB8 95 I/O 5VT Default: PB8 \nAlternate:  TIMER3_CH2 , TIMER9_CH0  \nRemap:  I2C0_SCL , CAN0_RX  \nPB9 96 I/O 5VT Default: PB9 \nAlternate:  TIMER3_CH3 , TIMER10_CH0  \nRemap:  I2C0_SDA , CAN0_TX  \nPE0 97 I/O 5VT Default: PE0 \nAlternate:  TIMER3_ETI , EXMC_NBL0  \n  GD32C103 xx Datasheet  \n23 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nPE1 98 I/O 5VT Default: PE1 \nAlternate:  EXMC_NBL1  \nVSS_3 99 P - Default: VSS_3 \nVDD_3 100 P - Default: VDD_3 \nNotes : \n1. Type : I= input, O = output, P = power . \n2. I/O Level:  5VT = 5V tolerant.  \n3. Functions are available  in GD32C103 xx devices.  \n2.6.2.  GD32C103 Rx LQFP64  pin definitions  \nTable 2-4. GD32C103 Rx LQFP 64 pin definitions  \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nVBAT 1 P - Default: VBAT \nPC13 - \nTAMPER - \nRTC 2 I/O - Default: PC13  \nAlternate:  RTC_TAMPER  \nPC14 - \nOSC32 IN 3 I/O - Default: PC14  \nAlternate: OSC32 IN \nPC15 - \nOSC32 OUT  4 I/O - Default: PC15  \nAlternate: OSC32 OUT  \nPD0-OSC IN 5 I - Default: OSC IN \nRemap:  PD0(3) \nPD1- \nOSCOUT  6 O - Default: OSC OUT  \nRemap:  PD1(3) \nNRST  7 I/O - Default: NRST  \nPC0 8 I/O - Default: PC0 \nAlternate:  ADC01_IN10  \nPC1 9 I/O - Default: PC1 \nAlternate:  ADC01_IN11  \nPC2 10 I/O - Default: PC2 \nAlternate:  ADC01_IN12  \nPC3 11 I/O - Default: PC3 \nAlternate:  ADC01_IN13  \nVSSA 12 P - Default: VSSA \nVDDA 13 P - Default: VDDA \nPA0-WKUP  14 I/O - Default: PA0 \nAlternate:  WKUP, USART1_CTS, ADC01_IN0, \nTIMER1_CH0 , TIMER1 _ETI, TIMER4_CH0, TIMER7_ETI  \nPA1 15 I/O - Default: PA1 \n  GD32C103 xx Datasheet  \n24 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nAlternate:  USART1_RTS, ADC01_IN1, TIMER4_CH1, \nTIMER1_CH1  \nPA2 16 I/O - Default: PA2 \nAlternate:  USART1_TX, TIMER4_CH2, ADC01_IN2, \nTIMER8_CH0 , TIMER1_CH2, SPI0_IO2  \nPA3 17 I/O - Default: PA3 \nAlternate:  USART1_RX, TIMER4_CH3, ADC01_IN3, \nTIMER1_CH3, TIMER8_CH1, SPI0_IO3  \nVSS_4 18 P - Default: VSS_4 \nVDD_4 19 P - Default: VDD_4 \nPA4 20 I/O - Default: PA4 \nAlternate:  SPI0_NSS, USART1_CK, DAC_OUT0, \nADC01_IN4  \nRemap:  SPI2_NSS, I2S2_WS  \nPA5 21 I/O - Default: PA5 \nAlternate:  SPI0_SCK, ADC01_IN5, DAC_OUT1  \nPA6 22 I/O - Default: PA6 \nAlternate:  SPI0_MISO, TIMER7_ BRKIN , ADC01_IN6, \nTIMER2_CH0, TIMER12_CH0  \nRemap:  TIMER0_ BRKIN  \nPA7 23 I/O - Default: PA7 \nAlternate:  SPI0_MOSI,  TIMER7_CH0 _ON, ADC01_IN7, \nTIMER2_CH1, TIMER13_CH0  \nRemap:  TIMER0_CH0 _ON \nPC4 24 I/O - Default: PC4 \nAlternate:  ADC01_IN14  \nPC5 25 I/O - Default: PC5 \nAlternate:  ADC01_IN15  \nPB0 26 I/O - Default: PB0 \nAlternate:  ADC01_IN8, TIMER2_CH2, TIMER7_CH1 _ON \nRemap:  TIMER0_CH1 _ON \nPB1 27 I/O - Default: PB1 \nAlternate:  ADC01_IN9 , TIMER2_CH3, TIMER7_CH2 _ON \nRemap:  TIMER0_CH2 _ON \nPB2 28 I/O 5VT Default: PB2, BOOT1  \nPB10  29 I/O 5VT Default: PB10  \nAlternate:  I2C1_SCL, USART2_TX  \nRemap:  TIMER1_CH2  \nPB11  30 I/O 5VT Default: PB11  \nAlternate:  I2C1_SDA, USART2_RX  \nRemap:  TIMER1_CH3  \n  GD32C103 xx Datasheet  \n25 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nVSS_1 31 P - Default:  VSS_1 \nVDD_1 32 P - Default:  VDD_1 \nPB12  33 I/O 5VT Default: PB12  \nAlternate:  SPI1_NSS, I2S1_WS, I2C1_SMBA, USART2_CK,  \nTIMER0_ BRKIN , CAN1_RX  \nPB13  34 I/O 5VT Default: PB13  \nAlternate:  SPI1_SCK, I2S1_CK, USART2_CTS , \nTIMER0_CH0_ON, CAN1_TX, I2C1_TXFRAME  \nPB14 35 I/O 5VT Default: PB14  \nAlternate:  SPI1_MISO, USART2_RTS , TIMER0_CH1_ON , \nTIMER11_CH0  \nPB15  36 I/O 5VT Default: PB15  \nAlternate:  SPI1_MOSI , I2S1_SD , TIMER0_CH2_ON , \nTIMER11_CH 1 \nPC6 37 I/O 5VT Default: PC6 \nAlternate:  I2S1_MCK, TIMER 7_CH0  \nRemap:  TIMER2_CH0  \nPC7 38 I/O 5VT Default: PC7 \nAlternate:  I2S2_MCK, TIMER 7_CH1  \nRemap:  TIMER2_CH1  \nPC8 39 I/O 5VT Default: PC8 \nAlternate:  TIMER 7_CH2  \nRemap:  TIMER2_CH2  \nPC9 40 I/O 5VT Default: PC9 \nAlternate:  TIMER 7_CH3  \nRemap:  TIMER2_CH3  \nPA8 41 I/O 5VT Default: PA8 \nAlternate:  USART0_CK, TIMER0_CH0 , CK_OUT0 , VCORE , \nUSBFS_SOF,  CTC_SYNC  \nPA9 42 I/O 5VT Default: PA9 \nAlternate:  USART0_TX , TIMER0_CH1 , USBFS_VBUS  \nPA10  43 I/O 5VT Default: PA10  \nAlternate:  USART0_RX , TIMER0_CH2 , USBFS_ID, V1REF  \nPA11  44 I/O 5VT Default: PA11  \nAlternate:  USART0_CTS , CAN0_RX , USBFS_DM, \nTIMER0_CH3  \nPA12  45 I/O 5VT Default: PA12  \nAlternate:  USART0_RTS , CAN0_TX , USBFS_D P, \nTIMER0_ETI  \nPA13  46 I/O 5VT Default: JTMS , SWDIO  \nRemap:  PA13  \n  GD32C103 xx Datasheet  \n26 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nVSS_2 47 P - Default: VSS_2 \nVDD_2 48 P - Default: VDD_2 \nPA14  49 I/O 5VT Default: JTCK , SWCLK  \nRemap: PA14  \nPA15  50 I/O 5VT Default: JTDI  \nAlternate:  SPI2_NSS , I2S2_WS  \nRemap:  TIMER1_CH0 , TIMER1 _ETI, TIMER1_ETI , PA15 , \nSPI0_NSS  \nPC10  51 I/O 5VT Default: PC10  \nAlternate:  UART3_TX  \nRemap:  USART2_TX , SPI2_SCK, I2S2_CK  \nPC11  52 I/O 5VT Default: PC11  \nAlternate:  UART3_RX  \nRemap:  USART2_RX , SPI2_MISO  \nPC12  53 I/O 5VT Default: PC12  \nAlternate:  UART4_TX  \nRemap:  USART2_CK , SPI2_MOSI, I2S2_SD  \nPD2 54 I/O 5VT Default: PD2 \nAlternate:  TIMER2_ETI , UART4_RX  \nPB3 55 I/O 5VT Default: JTDO  \nAlternate:  SPI2_SCK , I2S2_CK  \nRemap:  TIMER1_CH1 , PB3, SPI0_SCK  \nPB4 56 I/O 5VT Default: NJTRST  \nAlternate:  SPI2_MISO , I2C0_TXFRAME  \nRemap:  TIMER2_CH0, PB4, SPI0_MISO  \nPB5 57 I/O - Default: PB5 \nAlternate:  I2C0_SMBA , SPI2_MOSI , I2S2_SD \nRemap:  TIMER2_CH1 , SPI0_MOSI , CAN 1_RX \nPB6 58 I/O 5VT Default: PB6 \nAlternate:  I2C0_SCL , TIMER3_CH0  \nRemap:  USART0_TX , CAN1_TX , SPI0_IO2  \nPB7 59 I/O 5VT Default: PB7 \nAlternate:  I2C0_SDA , TIMER3_CH1  \nRemap:  USART0_RX , SPI0_IO3  \nBOOT0  60 I - Default: BOOT0  \nPB8 61 I/O 5VT Default: PB8 \nAlternate:  TIMER3_CH2 , TIMER9_CH0  \nRemap:  I2C0_SCL , CAN0_RX  \nPB9 62 I/O 5VT Default: PB9 \nAlternate:  TIMER3_CH3 , TIMER10_CH0  \nRemap:  I2C0_SDA , CAN0_TX  \n  GD32C103 xx Datasheet  \n27 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nVSS_3 63 P - Default: VSS_3 \nVDD_3 64 P - Default: VDD_3 \nNotes : \n1. Type: I= input, O = output, P = power . \n2. I/O Level:  5VT = 5V tolerant.  \n3. PD0/PD1 cannot be used for EXTI in this package.  \n2.6.3.  GD32C103 Cx LQFP48  pin definitions  \nTable 2-5. GD32C103 Cx LQFP 48 pin definitions  \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nVBAT 1 P - Default: VBAT \nPC13 - \nTAMPER - \nRTC 2 I/O - Default: PC13  \nAlternate:  RTC_TAMPER  \nPC14 - \nOSC32 IN 3 I/O - Default: PC14  \nAlternate: OSC32 IN \nPC15 - \nOSC32 OUT  4 I/O - Default: PC15  \nAlternate: OSC32 OUT  \nPD0-OSC IN 5 I - Default: OSC IN \nRemap:  PD0(3) \nPD1-OSC OUT  6 O - Default: OSC OUT  \nRemap:  PD1(3) \nNRST  7 I/O - Default: NRST  \nVSSA 8 P - Default: VSSA \nVDDA 9 P - Default: VDDA \nPA0-WKUP  10 I/O - Default: PA0 \nAlternate:  WKUP, USART1_CTS, ADC01_IN0, \nTIMER1_CH0 , TIMER1 _ETI, TIMER4_CH0  \nPA1 11 I/O - Default: PA1 \nAlternate:  USART1_RTS, ADC01_IN1, TIMER4_CH1, \nTIMER1_CH1  \nPA2 12 I/O - Default: PA2 \nAlternate:  USART1_TX, TIMER4_CH2, ADC01_IN2, \nTIMER8_CH0 , TIMER1_CH2, SPI0_IO2  \nPA3 13 I/O - Default: PA3 \nAlternate:  USART1_RX, TIMER4_CH3, ADC01_IN3, \nTIMER1_CH3, TIMER8_CH1, SPI0_IO3  \nPA4 14 I/O - Default: PA4 \nAlternate:  SPI0_NSS, USART1_CK, DAC_OUT0, \n  GD32C103 xx Datasheet  \n28 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nADC01_IN4  \nRemap:  SPI2_NSS, I2S2_WS  \nPA5 15 I/O - Default: PA5 \nAlternate:  SPI0_SCK, ADC01_IN5, DAC_OUT1  \nPA6 16 I/O - Default: PA6 \nAlternate:  SPI0_MISO, ADC01_IN6, TIMER2_CH0, \nTIMER12_CH0  \nRemap:  TIMER0_ BRKIN  \nPA7 17 I/O - Default: PA7 \nAlternate:  SPI0_MOSI,  ADC01_IN7, TIMER2_CH1, \nTIMER13_CH0  \nRemap:  TIMER0_CH0 _ON \nPB0 18 I/O - Default: PB0 \nAlternate:  ADC01_IN8, TIMER2_CH2  \nRemap:  TIMER0_CH1 _ON \nPB1 19 I/O - Default: PB1 \nAlternate:  ADC01_IN9 , TIMER2_CH3  \nRemap:  TIMER0_CH2 _ON \nPB2 20 I/O 5VT Default: PB2, BOOT1  \nPB10  21 I/O 5VT Default: PB10  \nAlternate:  I2C1_SCL, USART2_TX  \nRemap:  TIMER1_CH2  \nPB11  22 I/O 5VT Default: PB11  \nAlternate:  I2C1_SDA, USART2_RX  \nRemap:  TIMER1_CH3  \nVSS_1 23 P - Default:  VSS_1 \nVDD_1 24 P - Default:  VDD_1 \nPB12  25 I/O 5VT Default: PB12  \nAlternate:  SPI1_NSS, I2S1_WS, I2C1_SMBA, \nUSART2_CK, TIMER0_ BRKIN , CAN1_RX  \nPB13  26 I/O 5VT Default: PB13  \nAlternate:  SPI1_SCK, I2S1_CK, USART2_CTS , \nTIMER0_CH0_ON, CAN1_TX, I2C1_TXFRAME  \nPB14 27 I/O 5VT Default: PB14  \nAlternate:  SPI1_MISO, USART2_RTS , \nTIMER0_CH1_ON , TIMER11_CH0  \nPB15  28 I/O 5VT Default: PB15  \nAlternate:  SPI1_MOSI , I2S1_SD , TIMER0_CH2_ON , \nTIMER11_CH 1 \nPA8 29 I/O 5VT Default: PA8 \nAlternate:  USART0_CK, TIMER0_CH0 , CK_OUT0 , \n  GD32C103 xx Datasheet  \n29 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nVCORE , USBFS_SOF,  CTC_SYNC  \nPA9 30 I/O 5VT Default: PA9 \nAlternate:  USART0_TX , TIMER0_CH1 , USBFS_VBUS  \nPA10  31 I/O 5VT Default: PA10  \nAlternate:  USART0_RX, TIMER0_CH2, USBFS_ID, \nV1REF  \nPA11  32 I/O 5VT Default: PA11  \nAlternate:  USART0_CTS , CAN0_RX , USBFS_DM, \nTIMER0_CH3  \nPA12  33 I/O 5VT Default: PA12  \nAlternate:  USART0_RTS , CAN0_TX , USBFS_D P, \nTIMER0_ETI  \nPA13  34 I/O 5VT Default: JTMS , SWDIO  \nRemap:  PA13  \nVSS_2 35 P - Default: VSS_2 \nVDD_2 36 P - Default: VDD_2 \nPA14  37 I/O 5VT Default: JTCK , SWCLK  \nRemap: PA14  \nPA15  38 I/O 5VT Default: JTDI  \nAlternate:  SPI2_NSS , I2S2_WS  \nRemap:  TIMER1_CH0 , TIMER1 _ETI, TIMER1_ETI , \nPA15 , SPI0_NSS  \nPB3 39 I/O 5VT Default: JTDO  \nAlternate:  SPI2_SCK , I2S2_CK  \nRemap:  TIMER1_CH1 , PB3, SPI0_SCK  \nPB4 40 I/O 5VT Default: NJTRST  \nAlternate:  SPI2_MISO , I2C0_TXFRAME  \nRemap:  TIMER2_CH0, PB4, SPI0_MISO  \nPB5 41 I/O - Default: PB5 \nAlternate:  I2C0_SMBA , SPI2_MOSI , I2S2_SD \nRemap:  TIMER2_CH1 , SPI0_MOSI , CAN 1_RX \nPB6 42 I/O 5VT Default: PB6 \nAlternate:  I2C0_SCL , TIMER3_CH0  \nRemap:  USART0_TX , CAN1_TX , SPI0_IO2  \nPB7 43 I/O 5VT Default: PB7 \nAlternate:  I2C0_SDA , TIMER3_CH1  \nRemap:  USART0_RX , SPI0_IO3  \nBOOT0  44 I - Default: BOOT0  \nPB8 45 I/O 5VT Default: PB8 \nAlternate:  TIMER3_CH2 , TIMER9_CH0  \nRemap:  I2C0_SCL , CAN0_RX  \n  GD32C103 xx Datasheet  \n30 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nPB9 46 I/O 5VT Default: PB9 \nAlternate:  TIMER3_CH3 , TIMER10_CH0  \nRemap:  I2C0_SDA , CAN0_TX  \nVSS_3 47 P - Default: VSS_3 \nVDD_3 48 P - Default: VDD_3 \nNotes : \n1. Type: I= input, O = output, P = power . \n2. I/O Level:  5VT = 5V tolerant.  \n3. PD0/PD1 cannot be used for EXTI in this package.  \n2.6.4.  GD32C103 Tx QFN36  pin definitions  \nTable 2-6. GD32C103 Tx QFN 36 pin definitions  \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nPD0-OSC IN 2 I - Default: OSC IN \nRemap:  PD0(3) \nPD1-OSC OUT  3 O - Default: OSC OUT  \nRemap:  PD1(3) \nNRST  4 I/O - Default: NRST  \nVSSA 5 P - Default: VSSA \nVDDA 6 P - Default: VDDA \nPA0-WKUP  7 I/O - Default: PA0 \nAlternate:  WKUP, USART1_CTS, ADC01_IN0, \nTIMER1_CH0 , TIMER1 _ETI, TIMER4_CH0  \nPA1 8 I/O - Default: PA1 \nAlternate:  USART1_RTS, ADC01_IN1, \nTIMER4_CH1, TIMER1_CH1  \nPA2 9 I/O - Default: PA2 \nAlternate:  USART1_TX, TIMER4_CH2, \nADC01_IN2, TIMER1_CH2, SPI0_IO2  \nPA3 10 I/O - Default: PA3 \nAlternate:  USART1_RX, TIMER4_CH3, \nADC01_IN3, TIMER1_CH3, SPI0_IO3  \nPA4 11 I/O - Default: PA4 \nAlternate:  SPI0_NSS, USART1_CK, DAC_OUT0, \nADC01_IN4  \nPA5 12 I/O - Default: PA5 \nAlternate:  SPI0_SCK, ADC01_IN5, DAC_OUT1  \nPA6 13 I/O - Default: PA6 \nAlternate:  SPI0_MISO, ADC01_IN6, TIMER2_CH0  \n  GD32C103 xx Datasheet  \n31 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nRemap:  TIMER0_ BRKIN  \nPA7 14 I/O - Default: PA7 \nAlternate:  SPI0_MOSI, ADC01_IN7, TIMER2_CH1  \nRemap:  TIMER0_CH0 _ON \nPB0 15 I/O - Default: PB0 \nAlternate:  ADC01_IN8, TIMER2_CH2  \nRemap:  TIMER0_CH1 _ON \nPB1 16 I/O - Default: PB1 \nAlternate:  ADC01_IN9 , TIMER2_CH3  \nRemap:  TIMER0_CH2 _ON \nPB2 17 I/O 5VT Default: PB2, BOOT1  \nVSS_1 18 P - Default:  VSS_1 \nVDD_1 19 P - Default:  VDD_1 \nPA8 20 I/O 5VT Default: PA8 \nAlternate:  USART0_CK, TIMER0_CH0 , CK_OUT0 , \nVCORE , USBFS_SOF,  CTC_SYNC  \nPA9 21 I/O 5VT Default: PA9 \nAlternate:  USART0_TX , TIMER0_CH1 , \nUSBFS_VBUS  \nPA10  22 I/O 5VT Default: PA10  \nAlternate:  USART0_RX, TIMER0_CH2, USBFS_ID, \nV1REF  \nPA11  23 I/O 5VT Default: PA11  \nAlternate:  USART0_CTS , CAN0_RX , USBFS_DM, \nTIMER0_CH3  \nPA12  24 I/O 5VT Default: PA12  \nAlternate:  USART0_RTS , CAN0_TX , USBFS_D P, \nTIMER0_ETI  \nPA13  25 I/O 5VT Default: JTMS , SWDIO  \nRemap:  PA13  \nVSS_2 26 P - Default: VSS_2 \nVDD_2 27 P - Default: VDD_2 \nPA14  28 I/O 5VT Default: JTCK , SWCLK  \nRemap: PA14  \nPA15  29 I/O 5VT Default: JTDI  \nRemap:  TIMER1_CH0 , TIMER1 _ETI, TIMER1_ETI , \nPA15 , SPI0_NSS  \nPB3 30 I/O 5VT Default: JTDO  \nRemap:  TIMER1_CH1 , PB3, SPI0_SCK  \nPB4 31 I/O 5VT Default: NJTRST  \nAlternate:  I2C0_TXFRAME  \n  GD32C103 xx Datasheet  \n32 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nRemap:  TIMER2_CH0, PB4, SPI0_MISO  \nPB5 32 I/O - Default: PB5 \nAlternate:  I2C0_SMBA  \nRemap:  TIMER2_CH1 , SPI0_MOSI , CAN 1_RX \nPB6 33 I/O 5VT Default: PB6 \nAlternate:  I2C0_SCL , TIMER3_CH0  \nRemap:  USART0_TX , CAN1_TX , SPI0_IO2  \nPB7 34 I/O 5VT Default: PB7 \nAlternate:  I2C0_SDA , TIMER3_CH1  \nRemap:  USART0_RX , SPI0_IO3  \nBOOT0  35 I - Default: BOOT0  \nVSS_3 36 P - Default: VSS_3 \nVDD_3 1 P - Default: VDD_3 \nNotes : \n1. Type: I= input, O = output, P = power . \n2. I/O Level:  5VT = 5V tolerant.  \n3. PD0/PD1 cannot be used for EXTI in this package.  \n  \n  GD32C103 xx Datasheet  \n33 \n \n3. Functional description  \n3.1. Arm® Cortex®-M4 core  \nThe A rm® Cortex®-M4 processor is a high performance embedded processor with DSP \ninstructions which allow efficient signal processing and complex algorithm execution. It brings \nan efficient, easy -to-use blend of control and signal processing capabilities to meet the digital \nsignal control markets demand. The processor is highly configurable enabling a wide range \nof implementations from those requiring floating point operations, memo ry protection and \npowerful trace technology to cost sensitive devices requiring minimal area, while delivering \noutstanding computational performance and an advanced system response to interrupts.  \n32-bit Arm® Cortex®-M4 processor core  \n\uf06e\uf020Up to 120 MHz operation frequency  \n\uf06e\uf020Single -cycle mult iplication and hardware divider  \n\uf06e\uf020Floating Point Unit (FPU)  \n\uf06e\uf020Integrated DSP instructions  \n\uf06e\uf020Integrated Nested Vecto red Interrupt Controller (NVIC)  \n\uf06e\uf02024-bit SysTick timer  \nThe Cortex®-M4 processor is based on the A RMv7 -M architecture and supports both Thumb \nand Thumb -2 instruction sets. Some system peripherals listed below are also provided by \nCortex®-M4: \n\uf06e\uf020Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral \nBus (P PB) and debug accesses (AHB -AP) \n\uf06e\uf020Nested Vecto red Interrupt Controller (NVIC)  \n\uf06e\uf020Flash Patch and Breakpoint (FPB)  \n\uf06e\uf020Data Watchpoint and Trace (DWT)  \n\uf06e\uf020Instrument Trace Macrocell (ITM)  \n\uf06e\uf020Seria l Wire JTAG Debug Port (SWJ -DP) \n\uf06e\uf020Trace Port Interface Unit (TPIU)  \n3.2. On-chip memory  \n\uf06e\uf020Up to 128 Kbytes of Flash  memory  \n\uf06e\uf020Up to 32 KB of SRAM  \nThe A rm® Cortex®-M4 processor is structured in Harvard architecture  which can use separate \nbuses to fetch instructions and load/store data. 128 Kbytes of inner Flash  at most  is available \nfor storing programs and data. Table 2-2. GD32C103 xx memory map  shows the memory \nof the GD32C103 xx series of devices, including Flash, SRAM, peripheral, and other pre -\ndefined regions.  \n  GD32C103 xx Datasheet  \n34 \n \n3.3. Clock, reset and supply management  \n\uf06e\uf020Internal 8 MHz factory -trimmed RC and external 4 to 32 MHz crystal oscillator  \n\uf06e\uf020Internal 48 MHz RC oscillator  \n\uf06e\uf020Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator  \n\uf06e\uf0201.71 to 3.6 V  application supply and I/Os  \n\uf06e\uf020Supply Supervisor: POR (Power On Reset), PDR  (Power Down Reset), and low voltage \ndetector (LVD)  \nThe Clock Control Unit (CCU) provides a range of oscillator and clock functions. These \ninclude internal RC oscillator and external crystal oscillator, high speed and low speed two \ntypes. Several prescale rs allow the frequency configuration of the AHB and two APB domains. \nThe maximum frequency of the two AHB doma ins are 120MHz. The maximum frequency of \nthe two APB domains including APB1 is 60 MHz and APB2 is 120 MHz. See Figure 2-6. \nGD32C103 xx clock tree  for details on the clock tree.  \nThe Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor \ncore and peripheral IP components. Power -on reset (POR) and power -down reset (PDR) are \nalways active, and ensures proper operation starting from 1.66V/down to 1.62V . The device \nremains in reset mode when V DD is below a specified threshold. The embedded low voltage \ndetector (LVD) monitors the power supply, compares it to  the voltage threshold and generates \nan interrupt as a warning message for leading the MCU into security.  \nPower supply schemes:  \n\uf06e\uf020VDD range:  1.71 to 3.6  V, external power supply for I/Os and the internal regulator. \nProvided externally through V DD pins.  \n\uf06e\uf020VDDA range: 1.71 to 3.6  V, external analog power supplies for ADC, reset blocks, RCs and \nPLL VDDA and V SSA must be connected to V DD and V SS, respectively.  \n\uf06e\uf020VBAT range: 1.71 to 3.6  V, power supply for RTC, external clock 32.768  KHz oscillator and \nbackup registers (through power switch) when V DD is not present.  \n3.4. Boot modes  \nAt startup, boot pins are used to select one of three boot options:  \n\uf06e\uf020Boot from main flash memory (default)  \n\uf06e\uf020Boot from system memory  \n\uf06e\uf020Boot from on -chip SRAM  \nIn default  condition , boot from main Flash memory is selected. The boot loader is located in \nthe internal boot ROM memory (s ystem memory ). It is used to reprogram the Flash  memory \nby using USART 0 (PA9 and PA10).  \n  GD32C103 xx Datasheet  \n35 \n \n3.5. Power saving modes  \nThe MCU supports three kinds of power saving modes to achieve even lower power \nconsumption. They are Sleep mode, Deep-sleep mode, and Standby mode. These operating \nmodes reduce the power consumption and allow the application to achieve the best balance \nbetween the CPU operating time, speed and power consumption.  \n\uf06e\uf020Sleep mode  \nIn sleep mode, only the clock of CPU core is off. All peripherals continue to operate and \nany interrup t/event can wake up the system.  \n\uf06e\uf020Deep -sleep mode  \nIn deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed \ncrystal oscillator ( IRC8M , IRC48M , HXTAL) and PLL are disabled. Only the contents of \nSRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can \nwake up the system from the deep-sleep mode including the 16 external lines, the RTC \nalarm, the LVD output, and USB wakeup. When exiting the deep-sleep mode, the IRC8M  \nis selected as the system clock.  \n\uf06e\uf020Standby mode  \nIn standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of \nIRC8M , IRC48M , HXTAL and PLL are disabled. The contents of SRAM and registers \n(except Backup Registers) are lost. There are four wakeup sources for the standby mode, \nincludin g the external reset from NRST pin, the RTC, the FWDG reset, and the rising \nedge on WKUP pin.  \n3.6. Analog to digital converter  (ADC ) \n\uf06e\uf02012-bit SAR ADC\'s conversion rate is up to 3 MSPS  \n\uf06e\uf02012-bit, 10 -bit, 8 -bit or 6 -bit configurable resolution  \n\uf06e\uf020Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16 -bit  \n\uf06e\uf020Input voltage ra nge: VREFN to VREFP  \n\uf06e\uf020Temperature sensor   \nUp to t wo 12-bit 3 MSPS  multi -channel ADCs are integrated in the device. It has a total of 18 \nmultiplexed channels: 16 external channels, 1 channel for internal temperature sensor \n(VSENSE ), 1 channel for internal reference voltage ( VREFINT , VREFINT  = 1.2V). The input voltage \nrange is from VREFN to VREFP. An on -chip hardware oversampling scheme improves \nperformance while off -loading the related computational burden from the CPU. An analog \nwatchdog block can be used to detect the channels, which are requi red to remain within a \nspecific threshold window. A configurable channel management block can be used to perform \nconversions in single, continuous, scan or discontinuous mode to support more advanced \nuse.  \nThe ADC can be triggered from the events generated  by the general level 0 timers (T IMERx, \nx=1, 2, 3 ) and the advanced timers ( TIMER0 and TIMER7) with internal connection. The \n  GD32C103 xx Datasheet  \n36 \n \ntemperature sensor can be used to generate a voltage that varies linearly with temperature. \nIt is internally connected to the ADC_I N16 input channel which is used to convert the sensor \noutput voltage in a digital value.  \n3.7. Digital to analog converter (D AC) \n\uf06e\uf02012-bit DAC with independent output channels  \n\uf06e\uf0208-bit or 12 -bit mode in conjunction with the DMA controller  \nThe 12-bit buffered DAC  is used to generate variable analog outputs. The DAC channels can \nbe triggered by the timer or EXTI with DMA support. In dual DAC channel operation, \nconversions could be done independently or simultaneously. The maximum output value of \nthe DAC is V REFP. \n3.8. DMA \n\uf06e\uf0207 channel DMA 0 controller and 5 channel DMA 1 controller  \n\uf06e\uf020Peripherals supported: Timers, ADC, SPIs, I 2Cs, USARTs, DAC, I2S \nThe flexible general -purpose DMA controllers provide a hardware method of transferring data \nbetween peripherals and/or memory without intervention from the CPU, thereby freeing up \nbandwidth for other system functions. Three  types of access method are suppo rted: \nperipheral to memory, memory to peripheral, memory to memory.  \nEach channel is connected to fixed hardware DMA requests. The priorities of DMA channel \nrequests are determined by software configuration and hardware channel number. Transfer \nsize of sour ce and destination are independent and configurable.  \n3.9. General -purpose inputs/outputs (GPIOs)  \n\uf06e\uf020Up to 80 fast GPIOs, all mappable on 16 external interrupt lines \n\uf06e\uf020Analog input/output configurable  \n\uf06e\uf020Alternate fun ction input/output configurable  \nThere are up to 80 general purpose I/O pins (GPIO) in GD32C103 xx, nam ed PA0 ~ PA15,  \nPB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15  and PE0 ~ PE15 to i mplement logic input/output \nfunctions. Each of the GPIO ports has related control and configuration registers to satisfy \nthe requirements of specific applications. The external interrupts on the GPIO pins of the \ndevice have related control and configuratio n registers in the Interrupt/event controller  (EXTI). \nThe GPIO ports are pin -shared with other alternative functions (AFs) to obtain maximum \nflexibility on the package pins. Each of the GPIO pins can be configured by software as output \n(push -pull or open -drain), as input (with or without pull -up or pull -down) or as peripheral \nalternate function. Most of the GPIO pins are shared with digital or analog alternate functions. \nAll GPIOs are high -current capable except for analog inputs.  \n  GD32C103 xx Datasheet  \n37 \n \n3.10.  Timers and PWM generation  \n\uf06e\uf020Two 16 -bit advanced timer (T IMER 0 & T IMER 7), ten 16 -bit general timers (T IMER 1 ~ \nTIMER 4, TIMER 8 ~ T IMER 13), and two 16 -bit basic timer (T IMER 5 & T IMER 6)  \n\uf06e\uf020Up to 4 independent channels of PWM, output compare or input capture for each general \ntimer and ex ternal trigger input  \n\uf06e\uf02016-bit, motor control PWM advanced timer with programmable dead -time generation for \noutput match  \n\uf06e\uf020Encoder interface controller with two inputs using quadrature decoder  \n\uf06e\uf02024-bit SysTick timer down counter  \n\uf06e\uf0202 watchdog timers ( free watchdog timer and window watchdog  timer ) \nThe advanced timer (T IMER0 & T IMER7) can be used as a three -phase PWM multiplexed \non 6 channels. It has complementary PWM outputs with programmable dead -time generation. \nIt can also be used as a complete general timer. The 4 independent channels can be used \nfor input capture, output compare, PWM  generation (edge -aligned  or center -aligned counting \nmodes) and single pulse mode output. If configured as a general 16 -bit timer, it has the same \nfunctions as the T IMERx timer. It can be synchronized with external signals or to interconnect \nwith other general timers  together which have the same architecture and features.  \nThe general timer, can be used for a variety of purposes including general time, input signal \npulse w idth measurement or output waveform generation such as a single pulse generation \nor PWM output, up to 4 independent channels for input capture/output compare. T IMER1 ~ \nTIMER4 is based on a 16 -bit auto -reload up/downcounter and a 16 -bit prescaler. T IMER8 ~ \nTIMER13 is based on a 16 -bit auto -reload upcounter and a 16 -bit prescaler. The general timer \nalso supports an encoder interface with two i nputs using quadrature decoder.  \nThe basic timer, known as T IMER5 & TIMER6, are mainly used for DAC trigger generation. \nThey can also be used as a simple 16 -bit time base.  \nThe GD32C103 xx have two watchdog peripherals, free watchdog timer and window watchdog  \ntimer . They offer a combination of high safety level, flexibil ity of use and timing accuracy.  \nThe free watchdog timer includes a 12 -bit down -counting counter and a n 8-bit prescaler . It is \nclocked from an independent 40 KHz internal RC and as it operates independently of the \nmain clock, it can operate in deep -sleep  and standby modes. It can be used either a s a \nwatchdog to reset the device when a problem occurs, or as a free -running timer for application \ntimeout management.  \nThe window watchdog timer is based on a 7 -bit down counter that can be set as free -running. \nIt can be used as a watchdog to reset the device when a problem occurs. It is clocked from \nthe main clock. It has an early wakeup  interrupt capability and the counter can be frozen in \ndebug mode.  \nThe SysTick timer is dedicated for OS, but could also be used as a standard down counter. \nIt features:  \n  GD32C103 xx Datasheet  \n38 \n \n\uf06e\uf020A 24-bit down counter  \n\uf06e\uf020Auto reload capability  \n\uf06e\uf020Maskable system interrupt genera tion when the counter reaches 0  \n\uf06e\uf020Programmable clock source  \n3.11.  Real time clock  (RTC ) \n\uf06e\uf02032-bit up -counter with a programmable 20 -bit prescaler  \n\uf06e\uf020Alarm function  \n\uf06e\uf020Interrupt and wake -up event  \nThe real time clock is an independent timer which provides a set of continuously running \ncounters which can be used with suitable software to provide a clock calendar function, and \nprovides an alarm interrupt and an expected interrupt. The RTC features a 3 2-bit \nprogrammable counter for long -term measurement using the compare register to generate an \nalarm. A 20 -bit prescaler is used for the time base clock and is by default configured to \ngenerate a time base of 1 second from a clock at 32.768 KHz from extern al crystal oscillator.  \n3.12.  Inter-integrated circuit  (I2C)  \n\uf06e\uf020Up to two I2C bus interfaces can support both master and slave mode with a frequen cy \nup to 1 MHz (Fast mode plus)  \n\uf06e\uf020Provide arbitration function, optional PEC (packet error checking) generation and \nchecking  \n\uf06e\uf020Supports 7 -bit and 10 -bit addressing mode a nd general call addressing mode  \nThe I2C interface is an internal circuit allowing communication with an external I2C interface \nwhich is an industry standard two line serial interface used for connection to external \nhardware. These two serial lines are known as a serial data line (SDA) and a serial clock line \n(SCL). The I2C module provides several data transfer rates: up to 100 KHz of standard mode, \nup to  400 KHz of the fast mode and up to 1 MHz of the fast mode plus . The I2C module also \nhas an arbitration detect function to prevent the situation where more than one master \nattempts to transmit data to the I2C bus at the same time. A CRC -8 calculator is also provided \nin I2C interface to perform packet err or checking for I2C data.  \n3.13.  Serial peripheral interface  (SPI)  \n\uf06e\uf020Up to three SPI interfaces with a frequency of up t o 30 MHz  \n\uf06e\uf020Support both master and slave mode  \n\uf06e\uf020Hardware CRC calculation and transm it automatic CRC error checking  \n\uf06e\uf020Quad -SPI configuration available  in master mode (only in SPI 0) \n\uf06e\uf020SPI TI mode and NSS pulse  mode  supported  \n  GD32C103 xx Datasheet  \n39 \n \nThe SPI interface uses 4 pins, among which are the serial data input and output lines (MISO \n& MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by \nthe DMA controller. The SPI interface may be used for a variety of purposes, including simplex \nsynchronous transfers on two lines with a possible bidirectional data line or reliable \ncommunication using CRC checking.  \n3.14.  Universal synchronous asynchro nous receiver  transmitter \n(USART)  \n\uf06e\uf020Up to three USARTs and two UARTs with operating frequency up to 7.5MBits/s  \n\uf06e\uf020Supports both asynchronous and clocked synchro nous serial communication modes  \n\uf06e\uf020IrDA SIR encoder and decoder support  \n\uf06e\uf020LIN break generation and detection  \n\uf06e\uf020USARTs support ISO 7816 -3 compliant smart card interface  \nThe USART (USART0, USART1 and USART2) and UART (UART3 & UART4) are used to \ntranslate data between parallel and serial interfaces, provides a flexible full duplex dat a \nexchange using synchronous or asynchronous transfer. It is also commonly used for RS -232 \nstandard communication. The USART/UART includes a programmable baud rate generator \nwhich is capable of dividing the system clock to produce a dedicated clock for the  USART \ntransmitter and receiver. The USART/UART also supports DMA function for high speed data \ncommunication except UART4.  \n3.15.  Inter -IC sound (I2S)  \n\uf06e\uf020Two I2S bus interfaces with sampling frequency from 8 KHz to 192 KHz \n\uf06e\uf020Supp ort either master or slave mode  \nThe Inter -IC sound (I2S) bus provides a standard communication interface for digital audio \napplications by 3 -wire serial lines. GD32C103 xx contain two I2S -bus interfaces that can be \noperated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and \nSPI2. The audio sampling frequen cy from 8 KHz to 192 KHz is  supported.  \n3.16.  Universal serial bus  full-speed interface  (USBFS)  \n\uf06e\uf020One full -speed USB Interface  with frequency up to 12 Mbit/s  \n\uf06e\uf020Internal 48 MHz oscillator  support crystal -less operation  \n\uf06e\uf020Internal m ain PLL for USB CLK compliantly  \nThe Universal Serial Bus (US B) is a 4 -wire bus wit h 4 bidirectional endpoints. The device \ncontroller enables 12 Mbit/s data exchange with integrated transceivers. Transaction \nforma tting is performed by the hardware, including CRC generation and checking. It supports \n  GD32C103 xx Datasheet  \n40 \n \ndevice modes. The status of a completed USB transfer or error condition is indicated by status \nregisters. An interrupt is also generated if enabled. The required precise  48 MHz clock  which \ncan be generated from the internal main PLL (the clock source must use an HXTAL crystal \noscillator) or by the internal 48 MHz oscillator in automatic trimming mode that allows crystal -\nless operation.  \n3.17.  Controller area network ( CAN ) \n\uf06e\uf020Two CAN interface supports the CAN protocols version 2.0A , 2.0B, ISO11891 -1:2015 and \nBOSCH CAN FD specification  with communication frequency up to 1 Mbit/s of classic \nframes and 6  Mbit/s  of FD frames  \n\uf06e\uf020Internal main PLL for CAN CLK compliantly  \nController area network (CAN) is a method for enabling serial communication in field bus. The \nCAN protocol has been used extensively in industrial automation and automotive applications. \nIt can receive and transmit standard frames with 11 -bit identifiers as well as e xtended frames \nwith 29 -bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three \nmessage deep for reception. It also provides 28 scalable/configurable identifier filter banks \nfor selecting the incoming messages needed and discar ding the others.  \n3.18.  External memory controller (EXMC)  \n\uf06e\uf020Supported external memory:  SRAM, PSRAM, ROM and NOR -Flash  \n\uf06e\uf020Up to 16 -bit data bus  \n\uf06e\uf020Support to interface with  Motorola 6800 and Intel 8080  type LCD directly  \nExternal memory controller (EXMC) is an abbreviation of external memory controller. It is \ndivided in to several sub -banks for external device support, each sub -bank has its own chip \nselection signal but at one time, only one bank can be accessed. The EXMC support code \nexecution from external mem ory. The EXMC also can be configured to interface with the most \ncommon LCD m odule of Motorola 6800 and Intel 8080  series and reduce the system cost \nand complexity.  \n3.19.  Debug mode \n\uf06e\uf020Seria l wire JTAG debug port (SWJ -DP) \nThe A rm® SWJ -DP Interface is embedded and is a combined JTAG and serial wire debug \nport that enables either a serial wire debug or a JTAG probe to be connected to the target.  \n3.20.  Package and operation temperature  \n\uf06e\uf020LQFP100 ( GD32C103 Vx), LQFP64 ( GD32C103 Rx) and LQFP48 ( GD32C103 Cx) QFN36  \n  GD32C103 xx Datasheet  \n41 \n \n(GD32C103 Tx) \n\uf06e\uf020Operation temperature range: -40° C to + 85° C (industrial level)  \n  \n  GD32C103 xx Datasheet  \n42 \n \n4. Electrical characteristics  \n4.1. Absolute maximum ratings  \nThe maximum ratings are the limits to which the device can be subjected without permanently \ndamaging the device. Note that the device is not guaranteed to operate properly at the \nmaximum ratings. Exposure to the absolute maximum rating conditions for extended periods \nmay affect device reliability.  \nTable 4-1. Absolute maximum ratings(1)(4) \nSymbo l Parameter  Min Max Unit \nVDD External voltage range(2) VSS - 0.3 VSS + 3.6  V \nVDDA External analog supply voltage  VSSA - 0.3 VSSA + 3.6  V \nVBAT External battery supply voltage  VSS - 0.3 VSS + 3.6  V \nVIN Input voltage on 5V tolerant pin(3) VSS - 0.3 VDD + 3.6 V \nInput voltage on other I/O  VSS - 0.3 3.6 V \n|ΔV DDX| Variations between different V DD power pins  — 50 mV \n|VSSX −VSS| Variations between different ground pins  — 50 mV \nIIO Maximum current for GPIO pins  — ±25 mA \nTA Operating temperature range  -40 +85 °C \nPD Power dissipation at T A = 85°C of LQFP100  — 813 \nmW Power dissipation at T A = 85°C of LQFP64  — 733 \nPower dissipation at T A = 85°C of LQFP48  — 574 \nPower dissipation at T A = 85°C of QFN36  — 1086 \nTSTG Storage temperature range  -65 +150  °C \nTJ Maximum junction temperature  — 125 °C \n(1) Guaranteed by design, not tested in production.  \n(2) All main power and ground pins should be connected to an external power source within the allowable range.  \n(3) VIN maximum value cannot exceed 5 .5 V. \n(4) It is recommended that V DD and V DDA are powered by the same source. The maximum difference between V DD \nand V DDA does not exceed 300 mV during power -up and operation.  \n4.2. Operating conditions characteristics  \nTable 4-2. DC operating conditions  \nSymbol  Parameter  Conditions  Min(1) Typ Max(1) Unit \nVDD Supply voltage  — 1.71 3.3 3.6 V \nVDDA Analog supply voltage  ADC not used  \n— 1.71 3.3 3.6 \nV \nAnalog supply voltage  ADC used  2.4 3.3 3.6 \nVBAT Battery supply voltage  — 1.71(2) — 3.6 V \n(1) Guaranteed by design, not tested in production.  \n(2) In the application which V BAT supply the backup domains, if the V BAT voltage drops below the minimum value, \nwhen V DD is powered on again, it is necessary to refresh the registers of backup domains and enable LXTAL \n  GD32C103 xx Datasheet  \n43 \n \nagain.  \nFigure 4-1. Recommended power supply decoupling capacitors(1)(2) \n100 nFVBAT\nVSS\nN * VDD\nVSS4.7 μF + N * 100 nF\n10 nFVDDA\nVSSA1 μF\n10 nFVREFP\nVREFN1 μF\n \n(1) The VREFP  and V REFN pins are  only available on no less than 100 -pin packages, or else the  VREFP  and \nVREFN pins are not available and internally connected to VDDA and VSSA  pins.  \n(2) All decoupling capacitors need to be as close as possible to the pins on the PCB board.  \nTable 4-3. Clock frequency(1) \nSymbol  Parameter  Conditions  Min Max Unit \nfHCLK AHB clock frequency  — — 120 MHz \nfAPB1 APB1 clock frequency  — — 60 MHz \nfAPB2 APB2 clock frequency  — — 120 MHz \n(1) Guaranteed by design, not tested in production.  \nTable 4-4. Operating conditions at Power up/ Power down(1) \nSymbol  Parameter  Conditions  Min Max Unit \ntVDD VDD rise time rate  \n— 0 ∞ \nμs/V \nVDD fall time rate  20 ∞ \n(1) Guaranteed by design, not tested in production.  \nTable 4-5. Start -up timings of Operating conditions(1)(2)(3) \nSymbol  Parameter  Conditions  Typ Unit \ntstart-up Start -up time  Clock source from HXTAL  468 \nμs \nClock source from IRC8M  86.8 \n(1) Based on characterization, not tested in production.  \n(2) After power -up, the start -up time is the time between the rising edge of NRST high and the first I/O instruction  \nconversion in SystemInit function . \n(3) PLL is off.  \n  GD32C103 xx Datasheet  \n44 \n \nTable 4-6. Power saving mode wakeup timings characteristics(1)(2) \nSymbol  Parameter  Typ Unit \ntSleep Wakeup from Sleep mode  4.3 \nμs tDeep -sleep Wakeup from Deep -sleep mode （LDO On） 18.0 \nWakeup from Deep -sleep mode （LDO in low power \nmode） 18.0 \ntStandby  Wakeup from Standby mode  82.0 \n(1) Based on characterization, not tested in production.  \n(2) The wakeup time is measured from the wakeup event to the point at which the application code reads the first  \ninstruction under the below conditions: V DD = V DDA = 3.3  V, IRC8M = System clock = 8  MHz.  \n4.3. Power consumption  \nThe power measurements specified in the tables represent that code with data executing from \non-chip Flash with the following specifications . \nTable 4-7. Power consumption characteristics(2)(3)(4)(5)(6) \nSymbol  Parameter  Conditions  Min Typ(1) Max Unit \nIDD+IDDA Supply current \n(Run mode)  VDD = VDDA  = 3.3 V, HXTAL  = 25 MHz, \nSystem clock =120 MHz, All peripherals \nenabled  — 28.1 — mA \nVDD = VDDA  = 3.3 V, HXTAL  = 25 MHz, \nSystem clock = 120 MHz, All peripherals  \ndisabled  — 16.0 — mA \nVDD = VDDA  = 3.3 V, HXTAL  = 25 MHz, \nSystem clock  = 108 MHz, All peripherals \nenabled  — 24.6 — mA \nVDD = VDDA  = 3.3 V, HXTAL  = 25 MHz, \nSystem clock = 108 MHz, All peripherals  \ndisabled  — 14.7 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock  = 96 MHz, All peripherals \nenabled  — 22.3 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock = 96 MHz, All peripherals  \ndisabled  — 13.6 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock  = 72 MHz, All peripherals \nenabled  — 17.2 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock = 72 MHz, All peripherals  \ndisabled  — 10.8 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock  = 48 MHz, All peripherals \nenabled  — 12.3 — mA \n  GD32C103 xx Datasheet  \n45 \n \nSymbol  Parameter  Conditions  Min Typ(1) Max Unit \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock = 48 MHz, All peripherals  \ndisabled  — 8.1 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock  = 36 MHz, All peripherals \nenabled  — 9.8 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock = 36 MHz, All peripherals  \ndisabled  — 6.7 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock  = 24 MHz, All peripherals \nenabled  — 7.4 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock = 24 MHz, All peripherals  \ndisabled  — 5.3 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock  = 16 MHz, All peripherals \nenabled  — 5.7 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock = 16 MHz, All peripherals  \ndisabled  — 4.4 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock  = 8 MHz, All peripherals \nenabled  — 4.1 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz, \nSystem clock = 8 MHz, All peripherals  \ndisabled  — 3.4 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 4 MHz, \nSystem clock = 4 MHz, All peripherals  \nenabled  — 1.3 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 4 MHz, \nSystem clock = 4 MHz,  All peripherals  \ndisabled  — 1.0 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 2 MHz, \nSystem clock = 2 MHz, All peripherals \nenabled  — 0.9 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 2 MHz, \nSystem Clock  = 2 MHz, All peripherals \ndisabled  — 0.7 — mA \nSupply current \n(Sleep mode)  VDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 120 MHz, CPU clock off,  All \nperipherals enabled  — 20.5 — mA \n  GD32C103 xx Datasheet  \n46 \n \nSymbol  Parameter  Conditions  Min Typ(1) Max Unit \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 120 MHz, CPU clock off,  All \nperipherals disabled  — 6.9 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 108 MHz, CPU clock off,  All \nperipherals enabled  — 18.6 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 108 MHz, CPU clock off,  All \nperipherals disabled  — 6.4 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 96 MHz, CPU clock off,  All \nperipherals enabled  — 16.5 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 96 MHz, CPU clock off,  All \nperipherals disabled  — 5.8 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 72 MHz, CPU clock off,  All \nperipherals enabled  — 13 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 72 MHz, CPU clock off,  All \nperipherals disabled  — 5 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 48 MHz, CPU clock off,  All \nperipherals enabled  — 9.5 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 48 MHz, CPU clock off,  All \nperipherals disabled  — 4.1 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 36 MHz, CPU clock off,  All \nperipherals enabled  — 7.7 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 36 MHz, CPU clock off,  All \nperipherals disabled  — 3.7 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 24 MHz, CPU clock off,  All \nperipherals enabled  — 5.9 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 24 MHz, CPU clock off,  All \nperipherals disabled  — 3.3 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 16 MHz, CPU clock off,  All \nperipherals enabled  — 4.8 — mA \n  GD32C103 xx Datasheet  \n47 \n \nSymbol  Parameter  Conditions  Min Typ(1) Max Unit \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 16 MHz, CPU clock off,  All \nperipherals disabled  — 3 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 8 MHz, CPU clock off,  All \nperipherals enabled  — 3.6 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 25 MHz,  \nSystem Clock  = 8 MHz, CPU clock off,  All \nperipherals disabled  — 2.7 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 4 MHz,  \nSystem Clock  = 4 MHz, CPU clock off,  All \nperipherals enabled  — 1.1 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 4 MHz,  \nSystem Clock  = 4 MHz, CPU clock off,  All \nperipherals disabled  — 0.6 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 2 MHz,  \nSystem Clock  = 2 MHz, CPU  clock off,  All \nperipherals enabled  — 0.8 — mA \nVDD = VDDA = 3.3 V, HXTAL  = 2 MHz,  \nSystem Clock  = 2 MHz, CPU clock off,  All \nperipherals disabled  — 0.6 — mA \nSupply current \n(Deep -Sleep \nmode)  VDD = VDDA = 3.3 V, LDO in normal power \nmode , IRC40K off, RTC off — 41.8 550 μA \nVDD = VDDA = 3.3 V, LDO in low power \nmode , IRC40K off, RTC off  — 31.8 550 μA \nSupply current \n(Standby  \nmode)  VDD = VDDA = 3.3 V, LXTAL  off, IRC40K  on, \nRTC on  — 2.1 11 μA \nVDD = VDDA = 3.3 V, LXTAL  off, IRC40K  on, \nRTC off  — 2.0 11 μA \nVDD = VDDA = 3.3 V, LXTAL  off, IRC40K  off, \nRTC off  — 1.5 11 μA \nIBAT Battery supply \ncurrent ( Backup \nmode)  VDD off, V DDA off, V BAT = 3.6 V, LXTAL  on \nwith external crystal, RTC on, LXTAL  High \ndriving  — 1.6  — μA \nVDD off, V DDA off, VBAT = 3.3 V, LXTAL  on \nwith external crystal, RTC on, LXTAL  High \ndriving  — 1.4 — μA \nVDD off, V DDA off, VBAT = 2.5 V, LXTAL  on \nwith external crystal, RTC on, LXTAL  High \ndriving  — 1.3  — μA \n  GD32C103 xx Datasheet  \n48 \n \nSymbol  Parameter  Conditions  Min Typ(1) Max Unit \nVDD off, V DDA off, VBAT = 1.71 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  High \ndriving  — 1.2  — μA \nVDD off, V DDA off, VBAT = 3.6 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  \nMedium High driving  — 1.3  — μA \nVDD off, V DDA off, VBAT = 3.3 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  \nMedium High driving  — 1.1  — μA \nVDD off, V DDA off, VBAT = 2.5 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  \nMedium High driving  — 1.0  — μA \nVDD off, V DDA off, VBAT = 1.71 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  \nMedium High driving  — 0.9  — μA \nVDD off, V DDA off, VBAT = 3.6 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  \nMedium Low driving  — 1.0  — μA \nVDD off, V DDA off, VBAT = 3.3 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  \nMedium Low driving  — 0.9  — μA \nVDD off, V DDA off, VBAT = 2.5 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  \nMedium Low driving  — 0.7  — μA \nVDD off, V DDA off, VBAT = 1.71 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  \nMedium Low driving  — 0.6  — μA \nVDD off, V DDA off, VBAT = 3.6 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  Low \ndriving  — 0.9  — μA \nVDD off, V DDA off, VBAT = 3.3 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  Low \ndriving  — 0.8  — μA \nVDD off, V DDA off, VBAT = 2.5 V, LXTAL  on \nwith external crystal, RTC on, L XTAL  Low \ndriving  — 0.6  — μA \nVDD off, V DDA off, VBAT = 1.71 V, LXTAL on \nwith external crystal, RTC on, LXTAL Low \ndriving  — 0.5  — μA \n(1) Based on characterization, not tested in production.  \n(2) Unless otherwise specified, all values given for T A = 25 ℃ and test result is mean value.  \n(3) When System Clock is less than 4  MHz, an external source is used, and the HXTAL bypass function is needed, \nno PLL.  \n(4) When System Clock is greater than 8  MHz, a crystal 25  MHz is used, and the HXTAL bypass function is closed, \nusing PLL.  \n  GD32C103 xx Datasheet  \n49 \n \n(5) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC8M, or IRC40K are ON, an \nadditional  power consumption should be considered . \n(6) All GPIOs are configured as analog mode except standby mod e. \nFigure 4-2. Typical supply current consumption in Run mode  \n \n \nFigure 4-3. Typical supply current consumption in Sleep mode  \n \n \n  GD32C103 xx Datasheet  \n50 \n \nTable 4-8. Peripheral current consumption characteristic s(1) \nPeripherials(4) Typical consumption at 25  ℃（TYP） Unit \nAPB1 DAC(2) 0.44 \nmA PMU  0.18 \nBKPI  0.38 \nCAN1  0.3 \nCAN0  0.32 \nI2C1  0.77 \nI2C0  0.77 \nUART4  0.78 \nUART3  0.78 \nUSART2  0.78 \nUSART1  0.78 \nSPI2  0.72 \nSPI1  0.78 \nWWDGT  0.03 \nTIMER13  0.32 \nTIMER12  0.3 \nTIMER11  0.31 \nTIME R6 0.05 \nTIME R5 0.04 \nTIME R4 0.38 \nTIME R3 0.37 \nTIME R2 0.36 \nTIME R1 0.37 \nADDAPB1  CTC 0.68 \nAPB2  TIMER10  0.56 \nTIMER9  0.58 \nTIMER8  0.6 \nUSART0  0.52 \nTIMER7  0.87 \nSPI0  0.09 \nTIMER0  0.65 \nADC1(3) 1.36 \nADC0(3) 1.35 \nGPIOE  0.18 \nGPIOD  0.19 \nGPIOC  0.2 \nGPIOB  0.18 \nGPIOA  0.19 \nGPIO F 0.04 \nAHB USBFS  1.48 \n  GD32C103 xx Datasheet  \n51 \n \nPeripherials(4) Typical consumption at 25  ℃（TYP） Unit \nEXMC  0.29 \nCRC  0.03 \nDMA1  0.31 \nDMA0  0.39 \n(1) Based on characterization, not tested in production.  \n(2) DEN0 and D EN1 bits in the DAC_C TL register are set to 1, and the converted value set to 0x800.  \n(3) System clock = f HCLK = 72 MHz, f APB1 = fHCLK/2, f APB2 = fHCLK, fADCCLK  = fAPB2/2, ADCON bit is set to 1.  \n(4) If there is no other description, then HXTAL  = 25 MHz,  system clock = f HCLK = 120 MHz,  fAPB1 = fHCLK/2, fAPB2 = \nfHCLK. \n4.4. EMC  characteristics  \nEMS (electromagnetic susceptibility) includes ESD ( Electrostatic discharge , positive and \nnegative)  and FTB (Burst of  Fast Transient voltage , positive and negative) testing result is \ngiven in the  Table 4-9. EMS  characteristics(1), based on the EMS levels and classes \ncompliant with IEC 61000  series standard.  \nTable 4-9. EMS  characteristics(1) \nSymbol  Parameter  Conditions  Level/Class  \nVESD Voltage applied to all device pins to \ninduce a functional disturbance  VDD = 3.3 V, T A = 25 °C,  \nLQFP100, fHCLK = 120  MHz \nconforms to IEC 61000 -4-2 3A \nVFTB Fast transient voltage burst applied to \ninduce a functional disturbance through \n100 pF on V DD and V SS pins VDD= 3.3 V, T A = 25 °C,  \nLQFP100, fHCLK = 120  MHz \nconforms to IEC 61000 -4-4 4A \n(1) Based on characterization, not tested in production.  \nEMI (Electromagnetic Interference ) emission test result is given in the Table 4-10. EMI \ncharacteristics(1), The electromagnetic field emitted by the dev ice are monitored while an  \napplication, executing EEMBC code, is running. The test is c ompliant with SAE J1752 -3:2017  \nstandard which specifies the test board and the pin loading.  \nTable 4-10. EMI characteristics(1) \nSymbol  Parameter  Conditions  Tested  \nfrequency band  Max vs. \n[fHXTAL /fHCLK] Unit \n8/120 MHz  \nSEMI Peak level  VDD = 3.6 V, TA = +20 °C, \nLQFP100,  fHCLK = 120 \nMHz, conforms to  SAE \nJ1752 -3:2017  0.15 MHz to 30  MHz -1.91 \ndBμV 30 MHz to 130 MHz  3.01 \n130 MHz to 1 GHz  4.77 \n(1) Based on characterization, not tested in production.  \n  GD32C103 xx Datasheet  \n52 \n \n4.5. Power supply supervisor characteristics  \nTable 4-11. Power supply supervisor characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVLVD(1) Low voltage  \nDetector Threshold  LVDT <2:0>  = 000(rising edge)  — 2.07 — \nV LVDT <2:0>  = 000(falling edge)  — 1.97 — \nLVDT <2:0>  = 001(rising edge)  — 2.2 — \nLVDT <2:0>  = 001(falling edge)  — 2.1 — \nLVDT <2:0>  = 010(rising edge)  — 2.34 — \nLVDT <2:0>  = 010(falling edge)  — 2.24 — \nLVDT<2:0>  = 011(rising edge)  — 2.47 — \nLVDT<2:0>  = 011(falling edge)  — 2.37 — \nLVDT<2:0>  = 100(rising edge)  — 2.61 — \nLVDT<2:0>  = 100(falling edge)  — 2.51 — \nLVDT<2:0>  = 101(rising edge)  — 2.74 — \nLVDT<2:0>  = 101(falling edge)  — 2.64 — \nLVDT<2:0>  = 110(rising edge)  — 2.88 — \nLVDT<2:0>  = 110(falling edge)  — 2.78 — \nLVDT<2:0>  = 111(rising edge)  — 3.01 — \nLVDT<2:0>  = 111(falling edge)  — 2.91 — \nVLVDhyst(2) LVD hystersis  — — 100 — mV \nVPOR(1) Power on reset threshold  \n— — 1.67 — V \nVPDR(1) Power down reset \nthreshold  — 1.62 — V \nVPDR hyst(2) PDR hysteresis  — 40 — mV \ntRSTTEMP O(2) Reset temporization  — 2 — ms \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n4.6. Electrical sensitivity  \nThe device is strained in order to determine its performance in terms of electrical sensitivity. \n  GD32C103 xx Datasheet  \n53 \n \nElectrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch -up \n(LU) test is based on the two measurement methods.  \nTable 4-12. ESD characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVESD(HBM)  Electrostatic discharge  \nvoltage (human body model)  TA = 25 ° C ; \nJS-001-2014  — — 5000 V \nVESD( CDM) Electrostatic discharge  \nvoltage (charge device  model ) TA = 25 ° C ; \nJS-002-2014  — — 800 V \n(1) Based on characterization, not tested in production.  \n  \n  GD32C103 xx Datasheet  \n54 \n \nTable 4-13. Static latch -up characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nLU I-test \nTA = 25 ° C ; JESD78  — — ±200 mA \nVsupply over voltage  — — 5.4 V \n(1) Based on characterization, not tested in production.  \n4.7. External clock characteristics  \nTable 4-14. High speed external clock (HXTAL) generated from a crystal/ceramic \ncharacteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfHXTAL(1) Crystal or ceramic  frequency 1.71 ≤ VDD ≤ 3.6 V 4 8 32 MHz \nRF(2) Feedback resistor  VDD = 3.3 V — 400 — kΩ  \nCHXTAL(2) (3) Recommended matching \ncapacitance on OSC IN and \nOSC OUT  — — 20 30 pF \nDucy (HXTAL )(2) Crystal or ceramic duty cycle  — 30 50 70 % \ngm(2) Oscillator  transconductance  Startup  — 25 — mA/V  \nIDD(HXTAL) (1) Crystal or ceramic  operating \ncurrent  VDD = 3.3 V — 1.1 — mA \ntSUHXTAL(1) Crystal or ceramic  startup time  VDD = 3.3 V — 1.8 — ms \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n(3) CHXTAL1  = C HXTAL2  = 2*(C LOAD - CS), For C HXTAL1  and C HXTAL2 , it is recommended matching capacitance on \nOSC IN and OSC OUT. For C LOAD, it is crystal/ceramic load capacitance, provided by the crystal or ceramic \nmanufacturer . For C S, it is PCB and MCU pin stray capacitance . \nTable 4-15. High speed external clock characteristics (HXTAL in bypass mode)  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfHXTAL_ext(1) External  clock source or oscillator  \nfrequency  VDD = 3.3 V 1 — 50 MHz \nVHXTALH(2) OSCIN input pin high level voltage  \nVDD = 3.3 V 0.7 VDD — VDD V \nVHXTALL(2) OSCIN input pin low level voltage  VSS — 0.3 VDD V \ntH/L(HXTAL) (2) OSCIN high or low time  — 5 — — ns \ntR/F(HXTAL) (2) OSCIN rise or fall time  — — — 10 ns \nCIN(2) OSC IN input capacitance  — — 5 — pF \nDucy (HXTAL) (2) Duty cycle  —  40 — 60 % \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n  \n  GD32C103 xx Datasheet  \n55 \n \nTable 4-16. Low speed external clock (LXTAL) generated from a crystal/ceramic \ncharacteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfLXTAL(1) Crystal or ceramic  \nfrequency  VDD = 3.3 V — 32.768  — kHz \nCLXTAL(2) (3) Recommended matching  \ncapacitance on OSC 32IN \nand OSC 32OUT  — — 10 — pF \nDucy (LXTAL ) (2) Crystal or ceramic  duty \ncycle  — 30 — 70 % \ngm(2) Oscillator  \ntransconductance  Lower driving capability  — 4 — \nμA/V Medium low driving \ncapability  — 6 — \nMedium high  driving \ncapability  — 12 — \nHigher driving capability  — 18 — \nIDDLXTAL (1) Crystal or ceramic \noperating current  Lower driving capability  — 0.7 — \nμA Medium low driving \ncapability  — 0.8 — \nMedium high  driving \ncapability  — 1.1 — \nHigher driving capability  — 1.4 — \ntSULXTAL(1) (4) Crystal or ceramic  startup \ntime — — 1.8 — s \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n(3) CLXTAL1  = C LXTAL2  = 2*(C LOAD - CS), For C LXTAL1  and C LXTAL2 , it is recommended matching capacitance on OSC 32IN \nand OSC 32OUT. For C LOAD, it is crystal/ceramic load capacitance, provided by the crystal or ceramic \nmanufacturer . For C S, it is PCB and MCU pin stray capacitance.  \n(4) tSULXTAL  is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillat or \nstabilization flags is SET . This value var ies significantly with the crystal manufacturer . \nTable 4-17.Low speed external user clock characteristics (LXTAL in bypass mode)   \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfLXTAL_ext(1) External  clock source or \noscillator  frequency  VDD = 3.3  V — 32.768  1000  kHz \nVLXTALH(2) OSC32IN input pin high level \nvoltage  — 0.7 VDD — VDD \nV \nVLXTALL(2) OSC32IN input pin low level \nvoltage  — VSS — 0.3 VDD \ntH/L(LXTAL) (2) OSC32IN high or low time  — 450 — — \nns \ntR/F(LXTAL) (2) OSC32IN rise or fall time  — — — 50 \nCIN(2) OSC 32IN input capacitance  — — 5 — pF \nDucy(LXTAL) (2) Duty cycle  — 30 50 70 % \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n  GD32C103 xx Datasheet  \n56 \n \n4.8. Internal clock characteristics  \nTable 4-18. High speed internal clock (IRC8M) characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfIRC8M High Speed Internal \nOscillator (IRC8M)  frequency  VDD = VDDA = 3.3 V — 8 — MH\nz \nACC IRC8M IRC8M oscillator Frequency \naccuracy , Factory -trimmed  VDD = VDDA = 3.3 V,  \nTA = -40 °C ~ +85 °C(1) -2.5 — +2.5 % \nVDD = VDDA = 3.3 V,  \nTA = 0 °C ~ +85  °C(1) -1.8 — +1.8 % \nVDD = VDDA = 3.3 V, T A = 25 °C -1.0 — +1.0 % \nIRC8M oscillator Frequency \naccuracy, User trimming \nstep(1) — — 0.3 — % \nDucy IRC8M(2) IRC8M oscillator duty cycle  VDD = VDDA = 3.3 V 45 50 55 % \nIDDAIRC8M(1) IRC8M oscillator operating \ncurrent  VDD = VDDA = 3.3 V,  \nfIRC8M = 8 MHz — 110 — μA \ntSUIRC8M(1) IRC8M oscillator startup time  VDD = VDDA = 3.3 V,  \nfIRC8M = 8 MHz — 2 — μs \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \nTable 4-19. Low speed internal clock (IRC40K) characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfIRC40K(1) Low Speed Internal  oscillator  \n(IRC40K) frequency  VDD = VDDA = 3.3 V, \nTA = -40 °C ~ +85  °C 28 40 60 kHz \nIDDAIRC40K(2) IRC40K oscillator operating \ncurrent  VDD = VDDA = 3.3 V — 0.42 — μA \ntSUIRC40K(2) IRC40K oscillator startup \ntime VDD = VDDA = 3.3 V — 110 — μs \n(1) Guaranteed by design, not tested in production.  \n(2) Based on characterization, not tested in production.  \n  GD32C103 xx Datasheet  \n57 \n \nTable 4-20. High speed internal clock (IRC 48M) characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfIRC48M High Speed Internal \nOscillator (IRC 48M) \nfrequency  VDD = VDDA = 3.3 V — 48 — MHz \nACC IRC48M IRC48M oscillator Frequency \naccuracy , Factory -trimmed  VDD = VDDA = 3.3 V,  \nTA = -40 °C ~ +8 5 °C(1) -4.0 — 5.0 % \nVDD = VDDA = 3.3 V,  \nTA = 0 °C ~ +85  °C(1) -3.0 — 3.0 % \nVDD = VDDA = 3.3 V, T A = 25 °C -2.0 — 2.0 % \nIRC48M oscillator Frequency \naccuracy, User trimming \nstep(1) — — 0.1 — % \nDucy IRC48M(2) IRC48M oscillator duty cycle  VDD = VDDA = 3.3 V 45 50 55 % \nIDDIRC 48M(1) IRC48M oscillator operating \ncurrent  VDD = VDDA = 3.3 V,  \nfIRC48M  = 48 MHz — 270 — μA \ntSUIRC 48M(1) IRC48M oscillator startup \ntime VDD = VDDA = 3.3 V,  \nfIRC48M  = 48 MHz — 2.5 — μs \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n4.9. PLL ch aracteristics  \nTable 4-21. PLL characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfPLLIN(1) PLL input clock frequency  — 1 8 25 MHz \nfPLLOUT(2) PLL output clock frequency  — 16 — 120 MHz \nfVCO(2) VCO output frequency  — 32 — 240 MHz \ntLOCK(2) PLL lock time  — — — 300 μs \nIDDA(1) Current consumption on \nVDDA VCO freq  = 240 MHz — 350 — μA \nJitter PLL(1)(3) Cycle to cycle Jitter  \n（rms） \nSystem clock  — 46 — \nps \nCycle to cycle Jitter  \n（peak to peak ） — 463 — \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production . \n(3) Value given with main PLL running.  \nTable 4-22. PLL1/2 characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfPLLIN(1) PLL input clock frequency  — 1 8 25 MHz \nfPLLOUT(2) PLL output clock frequency  — 16 — 120 MHz \nfVCO(2) VCO output frequency  — 32 — 240 MHz \n  GD32C103 xx Datasheet  \n58 \n \ntLOCK(2) PLL lock time  — — — 300 μs \nIDDA(1) Current consumption on \nVDDA VCO freq  = 240 MHz — 320 — μA \nJitter PLL(1)(3) Cycle to cycle Jitter  \n（rms） \nSystem clock  — 46 — \nps \nCycle to cycle Jitter  \n（peak  to peak） — 463 — \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production . \n(3) Value given with main PLL running . \n \n4.10.  Memory characteristics  \nTable 4-23. Flash memory characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nPECYC(1)  Number of guaranteed \nprogram /erase cycles \nbefore failure(Endurance)  TA = -40 °C ~ +85  °C 100 — — kcycles  \ntRET(1)  Data retention time  10k cycles at T A = 85 °C 10 — — years  \ntPROG(2)  Word(3) programming time  TA = -40 °C ~ + 85 °C 37 — 44 μs \ntERASE(2) Page erase time  TA = -40 °C ~ + 85 °C 3.2 — 4 ms \ntMERASE(2) Mass erase time  TA = -40 °C ~ + 85 °C 8 — 10 ms \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed  by design, not tested in production.  \n(3) Word is 32  bits or 64  bits depend  on PGW bit in FMC_WS register.  \n4.11.  NRST pin characteristics  \nTable 4-24. NRST pin characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVIL(NRST)(1)  NRST Input low level voltage  \n1.8 V ≤ VDD = VDDA \n≤ 3.6 V -0.5 — 0.3 VDD \nV \nVIH(NRST)(1)  NRST Input high level voltage  0.7 VDD — VDD + 0.45 \nVhyst(1) Schmidt trigger Voltage hysteresis  — 460 — mV \nRpu(2) Pull-up equivalent resistor  — — 40 — kΩ \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n  GD32C103 xx Datasheet  \n59 \n \nFigure 4-4. Recommended external NRST pin circuit  \nNRSTVDD\nExternal reset circuit  \nRPU 10 kΩVDD\nGND100 nF K\n \n4.12.  GPIO characteristics  \nTable 4-25. I/O port DC characteristics(1)(3) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVIL Standard IO Low level input voltage  1.8 V ≤ VDD = VDDA ≤ 3.6 \nV — — 0.3 VDD  V \n5V-tolerant IO Low level input voltage  1.8 V ≤ VDD = VDDA ≤ 3.6 \nV — — 0.3 VDD  V \nVIH Standard IO High level input voltage  1.8 V ≤ VDD = VDDA ≤ 3.6 \nV 0.7 \nVDD  — — V \n5V-tolerant IO High level input voltage  1.8 V ≤ VDD = VDDA ≤ 3.6 \nV 0.7 \nVDD  — — V \nVOL Low level output voltage  \n(IIO = +8 mA) VDD = 1.8 V — — 0.32  \nV VDD = 2.5 V — — 0.24  \nVDD = 3.3 V — — 0.11 \nVDD = 3.6 V — — 0.11 \nVOL Low level output voltage  \n(IIO = +20 mA) VDD = 1.8 V — — 0.53  \nV VDD = 2.5 V — — 0.60  \nVDD = 3.3 V — — 0.28 \nVDD = 3.6 V — — 0.27 \nVOH High level output voltage  \n(IIO = +8 mA) VDD = 1.8 V 1.49  — — \nV VDD = 2.5 V 2.27  — — \nVDD = 3.3 V 3.14 — — \nVDD = 3.6 V 3.45 — — \nVOH High level output voltage  \n(IIO = +20 mA) VDD = 1.8 V 1.25  — — \nV VDD = 2.5 V 1.89  — — \nVDD = 3.3 V 2.91 — — \n  GD32C103 xx Datasheet  \n60 \n \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVDD = 3.6 V 3.23 — — \nRPU(2) Internal pull -up resistor  — — 40 — kΩ \nRPD(2) Internal pull -down resistor  — — 40 — kΩ \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n(3) All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can \nonly be obtained by a small current, the speed of GPIOs PC13 to PC15 should not exceed 2  MHz when they \nare in output mode(maximum load: 30  pF). \nTable 4-26. I/O port AC characteristics(1)(2) \nGPIOx_MDy [1:0] bit value(3) Parameter  Conditions  Max Unit \nGPIOx_CTL ->MD y[1:0] = 10                         \n（IO_Speed = 2  MHz） Maximum frequency(4) 1.8 ≤ VDD ≤ 3.6 V, CL = 10 pF 9 \nMHz 1.8 ≤ VDD ≤ 3.6 V, CL = 30 pF 6 \n1.8 ≤ VDD ≤ 3.6 V, CL = 50 pF 4 \nGPIOx_CTL ->MDy[1:0]  = 01                             \n（IO_Speed = 10  MHz） Maximum frequency(4) 1.8 ≤ VDD ≤ 3.6 V, CL = 10 pF 50 \nMHz 1.8 ≤ VDD ≤ 3.6 V, CL = 30 pF 25 \n1.8 ≤ VDD ≤ 3.6 V, CL = 50 pF 15 \nGPIOx_CTL ->MDy[1:0]  = 11                         \n（IO_Speed = 50  MHz） Maximum frequency(4) 1.8 ≤ VDD ≤ 3.6 V, CL = 10 pF 60 \nMHz 1.8 ≤ VDD ≤ 3.6 V, CL = 30 pF 30 \n1.8 ≤ VDD ≤ 3.6 V, CL = 50 pF 20 \nGPIOx_CTL ->MDy[1:0]  = 11 and                        \nGPIOx_SPDy  = 1                         \n（IO_Speed = MAX） Maximum frequency(4) 1.8 ≤ VDD ≤ 3.6 V, CL = 10 pF 70 \nMHz 1.8 ≤ VDD ≤ 3.6 V, CL = 30 pF 50 \n1.8 ≤ VDD ≤ 3.6 V, CL = 50 pF 30 \n(1) Based on characterization, not tested in production.  \n(2) Unless otherwise specified, all test results given for T A = 25 ℃. \n(3) The I/O speed is configured using the GPIOx_CTL  -> MDy[1:0] bits. Refer to the  GD32E103xx user manual \nwhich is selected to set the GPIO port output speed.  \n(4) The maximum frequency is defined in Figure 4-5. I/O port  AC characteristics definition   \nFigure 4-5. I/O port  AC characteristics definition  \nT10%50%90%\n10%90%\n50%\ntr(IO)out tf(IO)outEXTERNAL\nOUTPUT\nON 50pF\nIf (tr + tf) ≤ 2/3 T, then maximum frequency is achieved .\n The duty cycle is （45%-55%）when  loaded by 50 pF\n \n  GD32C103 xx Datasheet  \n61 \n \n4.13.  ADC characteristics  \nTable 4-27. ADC characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVDDA(1) Operating voltage  — 2.4 3.3 3.6 V \nVIN(1) ADC input voltage range  — 0 — VREFP V \nfADC(1) ADC clock  — 0.1 — 42 MHz \nfS(1) Sampling rate  12-bit 0.007  — 3 \nMSPS  10-bit 0.008  — 3.5 \n8-bit 0.01 — 4.2 \n6-bit 0.011  — 5.25 \nVAIN(1) Analog input voltage  16 external; 2 internal  0 — VDDA V \nVREFP(2) Positive Reference Voltage  — 1.8 — VDDA V \nVREFN(2) Negative Reference \nVoltage  — — VSSA — V \nRAIN(2) External input impedance  See Equation 1 — — 24 kΩ \nRADC(2) Input sampling switch \nresistance  — — — 0.2 kΩ \nCADC(2) Input sampling capacitance  No pin/pad capacitance \nincluded  — — 5.5 pF \ntCAL(2) Calibration time  fADC = 42 MHz — 3.12 — μs \nts(2) Sampling time  fADC = 42 MHz 0.036  — 5.7 μs \ntCONV(2) Total conversion \ntime(including sampling \ntime)  12-bit — 14 — \n1/ f ADC 10-bit — 12 — \n8-bit — 10 — \n6-bit — 8 — \ntSU(2) Startup time  — — — 1 μs \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \nEquation 1: RAIN max formula  RAIN<Ts\nfADC ∗CADC ∗ln (2N+2)−RADC \nThe formula above ( Equation 1) is used to determine the maximum external impedance allowed for an \nerror below 1/4 of LSB. Here N  = 12 (from 12 -bit resolution).  \nTable 4-28. ADC RAIN max for f ADC = 42 MHz  \nTs(cycles)  ts(us) RAINmax  (kΩ) \n1.5 0.04 0.47 \n7.5 0.18 3.15 \n13.5 0.32 5.82 \n28.5 0.68 12.55  \n41.5 0.99 18.35  \n55.5 1.32 24.55  \n71.5 1.70 NA \n  GD32C103 xx Datasheet  \n62 \n \nTs(cycles)  ts(us) RAINmax  (kΩ) \n239.5  5.70 NA \nTable 4-29. ADC dynamic accuracy at f ADC = 14 MHz(1) \nSymbol  Parameter  Test conditions  Min Typ Max Unit \nENOB  Effective number of bits  fADC = 14 MHz \nVDDA = VREFP = 3.3 V \nInput Frequency  = 20 \nkHz \nTemperature  = 25 ℃ — 10.3 — bits \nSNDR  Signal -to-noise and distortion ratio  — 63.8 — \ndB SNR  Signal -to-noise ratio  — 64.5 — \nTHD Total harmonic distortion  — -67.5 — \n(1) Based on characterization, not tested in production.  \nTable 4-30. ADC dynamic accuracy at f ADC = 42 MHz(1) \nSymbol  Parameter  Test conditions  Min Typ Max Unit \nENOB  Effective number of bits  fADC = 42 MHz \nVDDA = VREFP = 3.3 V \nInput Frequency  = 20 kHz \nTemperature  = 25 ℃ — 10.3 — bits \nSNDR  Signal -to-noise and distortion ratio  — 63.8 — \ndB SNR  Signal -to-noise ratio  — 64.5 — \nTHD Total harmonic distortion  — -67.5 — \n(1) Based on characteriz ation, not tested in production . \nTable 4-31. ADC static accuracy at f ADC = 42 MHz(1) \nSymbol  Parameter  Test conditions  Typ Max Unit \nOffset  Offset error  \nfADC = 42 MHz \nVDDA = VREFP = 3.3 V ±1 — \nLSB DNL Differential linearity error  ±1 — \nINL Integral linearity error  ±3 — \n(1) Based on characterization, not tested in production.  \n4.14.  Temperature sensor characteristics  \nTable 4-32. Temperature sensor characteristics(1) \nSymbol  Parameter  Min Typ Max Unit \nTL VSENSE linearity with temperature  — ±1.5 — ℃ \nAvg_Slope  Average slope  — 4.3 — mV/℃ \nV25 Voltage at 25 ° C  — 1.47 — V \ntSTART  Startup time  — — — μs \ntS_temp(2)  ADC sampling time when reading the temperature  — 17.1 — μs \n(1) Based on characterization, not tested in production.  \n(2) Shortest sampling time can be determined in the application by multiple iterations.  \n4.15.  DAC characteristics  \nTable 4-33. DAC characteristics  \n  GD32C103 xx Datasheet  \n63 \n \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVDDA(1) Operating voltage  — 1.71 3.3 3.6 V \nVREFP(1) Reference supply voltage  — 1.8 — VDDA V \nVREFN(1) Negative Reference \nVoltage  — — VSSA — V \nRLOAD(2) Load resistance  Resistive load with  \nbuffer ON  5 — — kΩ \nRo(2) Impedance output with \nbuffer OFF  — — — 15 kΩ \nCLOAD(2) Load capacitance  No pin/pad capacitance \nincluded  — — 50 pF \nDAC_OUT \nmin(2) Lower DAC_OUT voltage \nwith buffer ON  — 0.2 — — V \nDAC_OUT \nmax(2) Higher DAC_OUT voltage \nwith buffer  ON — — — VDDA-\n0.2 V \nDAC_OUT \nmin(2) Lower DAC_OUT voltage \nwith buffer OFF  — — 0.5 — mV \nDAC_OUT \nmax(2) Higher DAC_OUT voltage \nwith buffer OFF  — — — VDDA-\n1LSB  V \nIDDA(1) DAC current consumption \nin quiescent mode  With no load, middle \ncode(0x800) on the input, V REFP \n= 3.6 V — 380 — μA \nWith no load, worst \ncode(0xF1C) on the input, V REFP \n= 3.6 V — 460 — μA \nIDDVREFP(1) DAC current consumption \nin quiescent mode  With no load, middle \ncode(0x800) on the input, V REFP \n= 3.6 V — 120 — μA \nWith no load, worst \ncode(0xF1C) on the input, V REFP \n= 3.6 V — 320 — μA \nDNL(1) Differential non-linearity  \nerror  DAC in 12 -bit mode  — — ±3 LSB \nINL(1) Integral non -linearity  DAC in 12 -bit mode  — — ±4 LSB \nOffset(1) Offset error  DAC in 12 -bit mode  — — ±12 LSB \nGE(1) Gain error  DAC in 12 -bit mode  — — ±0.5 % \nTsetting(1) Settling time  CLOAD  ≤ 50 pF, RLOAD  ≥ 5 kΩ — 0.3 1 μs \nTwakeup(2) Wakeup from off state  — — 5 10 μs \nUpdate \nrate(2) Max frequency for a correct \nDAC_OUT change from \ncode i to i±1LSBs  CLOAD  ≤ 50 pF, RLOAD  ≥ 5 kΩ — — 4 MS/s  \nPSRR(2) Power supply rejection \nratio — 55 80 — dB \n  GD32C103 xx Datasheet  \n64 \n \nSymbol  Parameter  Conditions  Min Typ Max Unit \n(to V DDA) \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n4.16.  I2C characteristics  \nTable 4-34. I2C characteristics(1)(2) \nSymbol  Parameter  Conditi\nons Standard \nmode  Fast mode   Fast mode \nplus Unit \nMin Max Min Max Min Max \ntSCL(H)  SCL clock high time  — 4.0 — 0.6 — 0.2 — μs \ntSCL(L)  SCL clock low time  — 4.7 — 1.3 — 0.5 — μs \ntSU(SDA)  SDA setup time   \n— 250 — 100 — 50 — ns \ntH(SDA) SDA data hold time   \n— 0(3) 3450  0 900 0 450 ns \ntR(SDA/SCL)  SDA and SCL rise \ntime — — 1000  — 300 — 120 ns \ntF(SDA/SCL)  SDA and SCL fall \ntime — — 300 — 300 — 120 ns \ntH(STA) Start condition hold \ntime — 4.0 — 0.6 — 0.26 — μs \ntSU(STA)  Repeated Start \ncondition  \nsetup time  — 4.7 — 0.6 — 0.26 — μs \ntSU(STO)  Stop condition setup \ntime — 4.0 — 0.6 — 0.26 — μs \ntBUFF Stop to Start \ncondition time (bus \nfree) — 4.7 — 1.3 — 0.5 — μs \n(1) Guaranteed by design, not tested in production  \n(2) To ensure the standard mode I2C frequency, f PCLK1 must be at least 2 MHz . To ensure the fast mode I2C \nfrequency, f PCLK1 must be at least 4 MHz. To ensure the fast mode plus I2C frequency, f PCLK1 must be at least  a \nmultiple of 10 MHz.  \n(3) The device should provide  a data hold time of 300 ns at least in order to bridge the undefined region of the \nfalling edge of SCL.  \n  GD32C103 xx Datasheet  \n65 \n \nFigure 4-6. I2C bus timing diagram  \n70%\n30%\ntF(SDA)\n30%70%tR(SDA)\ntH(STA)\ntSCL(L)tSCL(H)\ntR(SCL)tF(SCL)tH(SDA)\ntSU(SDA)\nSDA\nSCLtBUFFtSU(STA)\ntSU(STO)\n70% 70%\n30%\n70%70%\n \n4.17.  SPI characteristics  \nTable 4-35. Standard SPI characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfSCK SCK clock frequency  — — — 30 MHz \ntSCK(H)  SCK clock high time  Master mode, f PCLK x = 120 MHz,  \npresc = 8  31.83  33.33  34.83  ns \ntSCK(L)  SCK clock low time  Master mode, f PCLKx = 120  MHz,  \npresc = 8  31.83  33.33  34.83  ns \nSPI master mode   \ntV(MO) Data output valid time  — — 7 — ns \ntH(MO) Data output hold time  — — 4 — ns \ntSU(MI)  Data input setup time  — 1 — — ns \ntH(MI) Data input hold time  — 0 — — ns \nSPI slave mode   \ntSU(NSS) NSS enable setup time  — 0 — — ns \ntH(NSS) NSS enable hold time  — 1 — — ns \ntA(SO) Data output access time  — — 9 — ns \ntDIS(SO ) Data output disable time  — — 8 — ns \ntV(SO) Data output valid time  — — 10 — ns \ntH(SO) Data output hold time  — — 10 — ns \ntSU(SI) Data input setup time  — 0 — — ns \ntH(SI) Data input hold time  — 2 — — ns \n(1) Based on characterization, not tested in production.  \n  GD32C103 xx Datasheet  \n66 \n \nFigure 4-7. SPI timing diagram - master mode  \nSCK (CKPH =0 CKPL =0)\nSCK (CKPH =0 CKPL =1)\nSCK (CKPH =1 CKPL =0)\nSCK (CKPH =1 CKPL =1)\nMISO\nMOSI\nD[0]\nLF=1,FF16=0\nD[0]\nD[7]\nD[7]tSCK\ntSCK(H)\ntSCK(L)\ntH(MI)tSU(MI)\ntV(MO)\n \nFigure 4-8. SPI timing diagram - slave mode  \nSCK (CKPH =0 CKPL =0)\nSCK (CKPH =0 CKPL =1)\nMISO\nMOSI\nD[0]\nD[0]\nD[7]\nD[7]tA(SO)tsuNSS\nNSS\ntV(SO)\ntHSI\ntSU(SI)tDIS(SO)tH(NSS)tSCK\ntSCK(H)tSCK(L)\n \n4.18.  I2S characteristics  \nTable 4-36. I2S characteristics(1)(2) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfCK Clock frequency  Master mode (data: 16 bits, \nAudio frequency = 96 kHz) — 3.078  — MHz \n  GD32C103 xx Datasheet  \n67 \n \nSlave mode  — 10 — \ntH Clock high time  \n— — 162 — ns \ntL Clock low time  — 163 — ns \ntV(WS) WS valid time  Master mode  — 2 — ns \ntH(WS) WS hold time  Master mode  — 2 — ns \ntSU(WS)  WS setup time  Slave mode  0 — — ns \ntH(WS) WS hold time  Slave mode  3 — — ns \nDuCy (SCK) I2S slave input clock duty  \ncycle  Slave mode  — 50 — % \ntSU(SD_MR)  Data input setup time Master mode  0 — — ns \ntsu(SD_SR)  Data input setup time  Slave mode  0 — — ns \ntH(SD_MR)  \nData input hold time  Master receiver  1 — — ns \ntH(SD_SR)  Slave receiver  3 — — ns \ntv(SD_ST)  Data output valid time  Slave transmitter  \n(after enable edge)  — 12 — ns \nth(SD_ST)  Data output hold time  Slave transmitter  \n(after enable edge)  — 10 — ns \ntv(SD_MT)  Data output valid time  Master transmitter  \n(after enable edge)  — 10 — ns \nth(SD_MT)  Data output hold time  Master transmitter  \n(after enable edge)  — 7 — ns \n(1) Guaranteed by design, not tested in production.  \n(2) Based on characterization, not tested in production.  \nFigure 4-9. I2S timing diagram - master mode  \ntCK\nD[0]\nD[0]\ntHtL\ntSU(SD_MR)\ntH(SD_MR)tv(SD_MT)th(SD_MT)CPOL =0\nCPOL =1\nWS output\nSD transmit\nSD receivetV(WS)tH(WS)\n \n  GD32C103 xx Datasheet  \n68 \n \nFigure 4-10. I2S timing diagram - slave mode  \ntCK\nD[0]\nD[0]\ntHtL\ntSU(SD_SR)\ntH(SD_SR)tv(SD_ST) th(SD_ST)CPOL =0\nCPOL =1\nWS input\nSD transmit\nSD receivetH(WS)\ntSU(WS)\n \n4.19.  USART  characteristics  \nTable 4-37. USART characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfSCK SCK clock frequency  fPCLKx = 120 MHz — — 60 MHz \ntSCK(H)  SCK clock high time  fPCLKx = 120 MHz 7.5 — — ns \ntSCK(L)  SCK clock low time  fPCLKx = 120 MHz 7.5 — — ns \n(1) Guaranteed by design, not tested in production.  \n4.20.  CAN characteristics  \nRefer to Table 4-25. I/O port DC characteristics(1) for more details on the input/output \nalternate function characteristics (CANTX and CANRX).  \n4.21.  USBFS characteristics  \nTable 4-38. USBFS start up time  \nSymbol  Parameter  Max Unit \ntSTARTUP(1) USBFS startup time  1 μs \n(1) Guaranteed by design, not tested in production.  \nTable 4-39. USBFS DC electrical characteristics  \n  GD32C103 xx Datasheet  \n69 \n \nSymbol  Parameter  Conditions  Min Typ Max Unit \nInput  \nlevels(1) VDD USBFS operating voltage  — 3 — 3.6 \nV VDI Differential input sensitivity  — 0.2 — — \nVCM Differential common mode range  Includes V DI range  0.8 — 2.5 \nVSE Single ended receiver threshold  — 1.3 — 2.0 \nOutput  \nlevels (2) VOL Static output level low  RL of 1.0 kΩ to 3.6  V — 0.064  0.3 \nV \nVOH Static output level high  RL of 15  kΩ to VSS  2.8 3.3 3.6 \nRPD(2) PA11,  PA12 (USB_DM/DP)  \nVIN = VDD 17 20.574  24 \nkΩ PA9(USB_VBUS)  0.65 — 2.0 \nRPU(2) PA11,  PA12 (USB_DM/DP)  \nVIN = VSS 1.5 1.585 2.1 \nPA9(USB_VBUS)  0.25 0.326 0.55 \n(1) Guaranteed by design, not tested in production.  \n(2) Based on characterization, not tested in production.  \nTable 4-40. USB FS electrical characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \ntR Rise time  CL = 50 pF  4 — 20 ns \ntF Fall time  CL = 50 pF  4 — 20 ns \ntRFM Rise/ fall time matching  tR/tF 90 — 110 % \nVCRS Output signal crossover voltage  — 1.3 — 2.0 V \n(1) Guaranteed by design, not tested in production.  \nFigure 4-11. USBFS timings : definition of data signal rise and fall time  \ntf trVSSVCRSCrossover\npoints\nDifferential\ndata lines\n \n4.22.  EXMC characteristics  \nTable 4-41. Asynchronous non -multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(NE) EXMC_NE low time  40.5 42.5 ns \ntV(NOE_NE)  EXMC_NEx low to EXMC_NOE low  0 — ns \ntw(NOE)  EXMC_NOE low time  40.5 42.5 ns \nth(NE_NOE)  EXMC_NOE high to EXMC_NE high hold time  0 — ns \ntv(A_NE)  EXMC_NEx low to EXMC_A valid  0 — ns \ntv(BL_NE)  EXMC_NEx low to EXMC _BL valid  0 — ns \ntsu(DATA_NE)  Data to EXMC_NEx high setup time  32.2 — ns \ntsu(DATA_NOE)  Data to EXMC_NOEx high setup time  32.2 — ns \n  GD32C103 xx Datasheet  \n70 \n \nth(DATA_NOE)  Data hold time after EXMC_NOE high  0 — ns \nth(DATA_NE)  Data hold time after EXMC_NEx high  0 — ns \ntv(NADV_NE)  EXMC_NEx low to EXMC_NADV low  0 — ns \ntw(NADV)  EXMC_NADV low time  7.3 9.3 ns \n(1) CL = 30 pF. \n(2) Guaranteed  by design, not tested in production.  \n(3) Based  on configure : fHCLK = 120 MHz, AddressSetupTime  = 0, AddressHoldTime  = 1, DataSetupTime =  1. \nTable 4-42. Asynchronous non -multiplexed SRAM/PSRAM/NOR write timings(1)(2)(3)  \nSymbol  Parameter  Min Max Unit \ntw(NE) EXMC_NE low time  23.9 25.9 ns \ntV(NWE_NE)  EXMC_NEx low to EXMC_NWE low  7.3 — ns \ntw(NWE)  EXMC_NWE low time  7.3 9.3 ns \nth(NE_NWE)  EXMC_NWE high to EXMC_NE high hold time  7.3 9.3 ns \ntv(A_NE)  EXMC_NEx low to EXMC_A valid  0 — ns \ntV(NADV_NE)  EXMC_NEx low to EXMC_NADV low  0 — ns \ntw(NADV)  EXMC_NADV low time  7.3 9.3 ns \nth(AD_NADV)  EXMC_AD(address) valid hold time after \nEXMC_NADV high  15.6 — ns \nth(A_NWE)  Address hold time after EXMC_NWE high  7.3 — ns \nth(BL_NWE)  EXMC_BL hold time after EXMC_NWE high  7.3 — ns \ntv(BL_NE)  EXMC_NEx low to EXMC_BL valid  0 — ns \ntv(DATA_NADV)  EXMC_NADV high to DATA valid  0 — ns \nth(DATA_NWE)  Data hold time after EXMC_NWE high  7.3 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based on configure: f HCLK = 120  MHz, AddressSetupTime  = 0, AddressHoldTime  = 1, DataSetupTime =  1. \nTable 4-43. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3)  \nSymbol  Parameter  Min Max Unit \ntw(NE) EXMC_NE low time  57.1 59.1 ns \ntV(NOE_NE)  EXMC_NEx low to EXMC_NOE low  23.9 — ns \ntw(NOE)  EXMC_NOE low time  32.2 34.2 ns \nth(NE_NOE)  EXMC_NOE high to EXMC_NE high hold time  0 — ns \ntv(A_NE)  EXMC_NEx low to EXMC_A valid  0 — ns \ntv(A_NOE)  Address hold time after EXMC_NOE high  0 — ns \ntv(BL_NE)  EXMC_NEx low to EXMC _BL valid  0 — ns \nth(BL_NOE)  EXMC_BL hold time after EXMC_NOE high  0 — ns \ntsu(DATA_NE)  Data to EXMC_NEx high setup time  33.2 — ns \ntsu(DATA_NOE)  Data to EXMC_NOEx high setup time  33.2 — ns \nth(DATA_NOE)  Data hold time after EXMC_NOE high  0 — ns \nth(DATA_NE)  Data hold time after EXMC_NEx high  0 — ns \ntv(NADV_NE)  EXMC_NEx low to EXMC_NADV low  0 — ns \ntw(NADV)  EXMC_NADV low time  7.3 9.3 ns \nTh(AD_NADV)  EXMC_AD(adress) valid hold time after 7.3 9.3 ns \n  GD32C103 xx Datasheet  \n71 \n \nEXMC_NADV high  \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based on configure: f HCLK = 120 MHz, AddressSetupTime = 0, AddressHoldTime = 1,  DataSetupTime = 1.  \nTable 4-44. Asynchronous multiplexed PSRAM/NOR write timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(NE) EXMC_NE low time  40.5 42.5 ns \ntV(NWE_NE)  EXMC_NEx low to EXMC_NWE low  7.3 — ns \ntw(NWE)  EXMC_NWE low time  23.9 25.9 ns \nth(NE_NWE)  EXMC_NWE high to EXMC_NE high hold time  7.3 — ns \ntv(A_NE)  EXMC_NEx low to EXMC_A valid  0 — ns \ntV(NADV_NE)  EXMC_NEx low to EXMC_NADV low  0 — ns \ntw(NADV)  EXMC_NADV low time  7.3 9.3 ns \nth(AD_NADV)  EXMC_AD(address) valid hold time after \nEXMC_NADV high  7.3 — ns \nth(A_NWE)  Address hold time after EXMC_NWE high  7.3 — ns \nth(BL_NWE)  EXMC_BL hold time after EXMC_NWE high  7.3 — ns \ntv(BL_NE)  EXMC_NEx low to EXMC_BL valid  0 — ns \ntv(DATA_NADV)  EXMC_NADV high to DATA valid  7.3 — ns \nth(DATA_NWE)  Data hold time after EXMC_NWE high  7.3 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based on configure : fHCLK = 120 MHz, AddressSetupTime  = 0, AddressHoldTime  = 1, DataSetupTime =1 . \nTable  4-45. Synchronous multiplexed PSRAM/NOR read timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(CLK)  EXMC_CLK period  33.2 — ns \ntd(CLKL -NExL) EXMC_CLK low to EXMC_NEx low  0 — ns \ntd(CLKH -NExH) EXMC_CLK high to  EXMC_NEx high  15.6 — ns \ntd(CLKL -NADVL)  EXMC_CLK low to EXMC_NADV low  0 — ns \ntd(CLKL -NADVH)  EXMC_CLK low to EXMC_NADV high  0 — ns \ntd(CLKL -AV) EXMC_CLK low to EXMC_Ax valid  0 — ns \ntd(CLKH -AIV) EXMC_CLK high to EXMC_Ax invalid  15.6 — ns \ntd(CLKL -NOEL) EXMC_CLK low to EXMC_NOE low  0 — ns \ntd(CLKH -NOEH)  EXMC_CLK high to EXMC_NOE high  15.6 — ns \ntd(CLKL -ADV) EXMC_CLK low to EXMC_AD valid  0 — ns \ntd(CLKL -ADIV) EXMC_CLK low to EXMC_AD invalid  0 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based on configure : fHCLK = 120 MHz,  BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = \nEnable;  CLKDivision = 3  (EXMC_CLK is 4 divided by HCLK); DataLatency = 1 . \nTable 4-46. Synchronous multiplexed PSRAM  write timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(CLK)  EXMC_CLK period  33.2 — ns \n  GD32C103 xx Datasheet  \n72 \n \ntd(CLKL -NExL) EXMC_CLK low to EXMC_NEx low  0 — ns \ntd(CLKH -NExH) EXMC_CLK high to EXMC_NEx high  15.6 — ns \ntd(CLKL -NADVL)  EXMC_CLK low to EXMC_NADV low  0 — ns \ntd(CLKL -NADVH)  EXMC_CLK low to EXMC_NADV high  0 — ns \ntd(CLKL -AV) EXMC_CLK low to EXMC_Ax valid  0 — ns \ntd(CLKH -AIV) EXMC_CLK high to EXMC_Ax invalid  15.6 — ns \ntd(CLKL -NWEL)  EXMC_CLK low to EXMC_NWE low  0 — ns \ntd(CLKH -NWEH)  EXMC_CLK high to EXMC_NWE high  15.6 — ns \ntd(CLKL -ADIV) EXMC_CLK low to EXMC_AD invalid  0 — ns \ntd(CLKL -DATA) EXMC_A/D valid data after EXMC_CLK low  0 — ns \nth(CLKL -NBLH)  EXMC_CLK low to EXMC_NBL high  0 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in  production.  \n(3) Based on configure: f HCLK = 120 MHz,  BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = \nEnable;  CLKDivision = 3  (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.  \nTable  4-47. Synchronous non-multiplexed PSRAM/NOR read timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(CLK)  EXMC_CLK period  33.2 — ns \ntd(CLKL -NExL) EXMC_CLK low to EXMC_NEx low  0 — ns \ntd(CLKH -NExH) EXMC_CLK high to EXMC_NEx high  15.6 — ns \ntd(CLKL -NADVL)  EXMC_CLK low to EXMC_NADV low  0 — ns \ntd(CLKL -NADVH)  EXMC_CLK low to EXMC_NADV high  0 — ns \ntd(CLKL -AV) EXMC_CLK low to EXMC_Ax valid  0 — ns \ntd(CLKH -AIV) EXMC_CLK high to EXMC_Ax invalid  15.6 — ns \ntd(CLKL -NOEL) EXMC_CLK low to EXMC_NOE low  0 — ns \ntd(CLKH -NOEH)  EXMC_CLK  high to EXMC_NOE high  15.6 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based on configure : fHCLK = 120 MHz, BurstAccessMode = Enable;  MemoryType = PSRAM; WriteBurst =  \nEnable;  CLKDivision = 3  (EXMC_CLK is 4 divided by HCLK);  DataLatency = 1 . \nTable  4-48. Synchronous non -multiplexed  PSRAM write timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(CLK)  EXMC_CLK period  33.2 — ns \ntd(CLKL -NExL) EXMC_CLK low to EXMC_NEx low  0 — ns \ntd(CLKH -NExH) EXMC_CLK high to EXMC_NEx high  15.6 — ns \ntd(CLKL -NADVL)  EXMC_CLK low to EXMC_NADV low  0 — ns \ntd(CLKL -NADVH)  EXMC_CLK low to EXMC_NADV high  0 — ns \ntd(CLKL -AV) EXMC_CLK low to EXMC_Ax valid  0 — ns \ntd(CLKH -AIV) EXMC_CLK high to EXMC_Ax invalid  15.6 — ns \ntd(CLKL -NWEL)  EXMC_CLK low to EXMC_NWE low  0 — ns \ntd(CLKH -NWEH)  EXMC_CLK high to EXMC_NWE high  15.6 — ns \ntd(CLKL -DATA) EXMC_A/D valid data after EXMC_CLK low  0 — ns \nth(CLKL -NBLH)  EXMC_CLK low to EXMC_NBL high  0 — ns \n(1) CL = 30 pF. \n  GD32C103 xx Datasheet  \n73 \n \n(2) Guaranteed by design, not tested in production.  \n(3) Based on configure : fHCLK = 120 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable;  \nCLKDivision = 3(EXMC_CLK is 4 divided by HCLK); DataLatency = 1 . \n4.23.  TIMER characteristics  \nTable 4-49. TIMER characteristics(1) \nSymbol  Parameter  Conditions  Min Max Unit \ntres Timer resolution time  — 1 — tTIMERxCLK  \nfTIMERxCLK  = 120 MHz  8.4 — ns \nfEXT Timer external clock \nfrequency  — 0 fTIMERxCLK /2 MHz \nfTIMERxCLK  = 120 MHz  0 60 MHz \nRES Timer resolution  — — 16 bit \ntCOUNTER  16-bit counter clock period  \nwhen internal clock is \nselected  — 1 65536  tTIMERxCLK  \nfTIMERxCLK  = 120 MHz  0.0084  546 μs \ntMAX_COUNT  Maximum possible count  — — 65536x65536  tTIMERxCLK  \nfTIMERxCLK  = 120 MHz  — 35.7 s \n(1) Guaranteed by design, not tested in production.  \n4.24.  WDGT  characteristics  \nTable 4-50. FWDGT min/max timeout period at 40 kHz (IRC40K)(1) \nPrescaler divider  PSC[2:0] bits  Min timeout  RLD[11:0]  =  \n0x000  Max timeout RLD[11:0]  \n= 0xFFF  Unit \n1/4 000 0.025  409.525  \nms 1/8 001 0.025  819.025  \n1/16 010 0.025  1638.025  \n1/32 011 0.025  3276.025  \n1/64 100 0.025  6552.025  \n1/128 101 0.025  13104.025  \n1/256 110 or 111  0.025  26208.025  \n(1) Guaranteed by design, not tested in production.  \nTable 4-51. WWDGT min -max timeout value at 60 MHz (f PCLK1 )(1) \nPrescaler divider  PSC[1 :0] Min timeout value  \nCNT[6:0] = 0x40  Unit Max timeout value \nCNT[6:0] = 0x7F  Unit \n1/1 00 68.2 \nμs 4.3 \nms 1/2 01 136.4 8.6 \n1/4 10 272.8 17.2 \n1/8 11 545.6 34.4 \n(1) Guaranteed by design, not tested in production.  \n  GD32C103 xx Datasheet  \n74 \n \n4.25.  Parameter conditions  \nUnless otherwise  specified, all values given for V DD = V DDA = 3.3 V, T A = 25 ℃. \n \n  \n  GD32C103 xx Datasheet  \n75 \n \n5. Package information  \n5.1. LQFP100 package outline dimensions  \nFigure 5-1. LQFP 100 package outline  \nAA2\nA1A3\nF\nBE1 ED\nD1\ne b1255051 75\n76\n100 26\nBc θ\n0.25\nL\nL1\nDETAIL:   FeB\nBASE METAL\nWITH PLATING\nSECTION B-Bb\nb1\nc1c\n \nTable 5-1. LQFP 100 package dimensions  \nSymbol  Min Typ Max \nA — — 1.60 \nA1 0.05 — 0.15 \nA2 1.35 1.40 1.45 \nA3 0.59 0.64 0.69 \nb 0.18 — 0.26 \nb1 0.17 0.20 0.23 \nc 0.13 — 0.17 \nc1 0.12 0.13 0.14 \nD 15.80  16.00  16.20  \nD1 13.90  14.00  14.10  \nE 15.80  16.00  16.20  \nE1 13.90  14.00  14.10  \ne — 0.50 — \neB 15.05 — 15.35 \nL 0.45 — 0.75 \nL1 — 1.00 — \nθ 0° — 7° \n  GD32C103 xx Datasheet  \n76 \n \n (Original dimensions are in millimeters)  \nFigure 5-2. LQFP 100 recommended footprint  \n   \n100\n76\n75\n5126\n501\n2516.70\n14.3016.70\n12.30\n0.501.20 0.30  \n(Original dimensions are in millimeters)  \n  \n  GD32C103 xx Datasheet  \n77 \n \n5.2. LQFP64 package outline dimensions  \nFigure 5-3. LQFP 64 package outline  \nAA2\nA1\nFA3\nBBE1 ED\nD1\ne b1\n163233 48\n49\n64 17θ c\nL\nL1\nDETAIL:   F\nBASE METAL\nWITH PLATING\nSECTION B-Bb\nb1\nc1c0.25eB\n \nTable 5-2. LQFP 64 package dimensions  \nSymbol  Min Typ Max \nA — — 1.60 \nA1 0.05 — 0.15 \nA2 1.35 1.40 1.45 \nA3 0.59 0.64 0.69 \nb 0.18 — 0.26 \nb1 0.17 0.20 0.23 \nc 0.13 — 0.17 \nc1 0.12 0.13 0.14 \nD 11.80  12.00  12.20  \nD1 9.90 10.00  10.10  \nE 11.80  12.00  12.20  \nE1 9.90 10.00  10.10  \ne — 0.50 — \neB 11.25 — 11.45 \nL 0.45 — 0.75 \nL1 — 1.00 — \nθ 0° — 7° \n (Original dimensions are in millimeters)  \n \n  GD32C103 xx Datasheet  \n78 \n \nFigure 5-4. LQFP 64 recommended footprint  \n   \n64\n49\n48\n3317\n321\n1612.70\n10.3012.70\n7.80\n0.50\n0.30\n1.20  \n(Original dimensions are in millimeters)  \n  \n  GD32C103 xx Datasheet  \n79 \n \n5.3. LQFP48 package outline dimensions  \nFigure 5-5. LQFP 48 package outline  \nF\nDETAIL:   FeB\nBASE METAL\nWITH PLATING\nSECTION B-BA3\nA1A2A\nθ\nc\nL\nL1\nb\nb1\nc1c0.25\n1122425 36\n37\n48 13\nBD1D\nE1E\nbe B\n \nTable 5-3. LQFP 48 package dimensions  \nSymbol  Min Typ Max \nA — — 1.60 \nA1 0.05 — 0.15 \nA2 1.35 1.40 1.45 \nA3 0.59 0.64 0.69 \nb 0.18 — 0.26 \nb1 0.17 0.20 0.23 \nc 0.13 — 0.17 \nc1 0.12 0.13 0.14 \nD 8.80 9.00 9.20 \nD1 6.90 7.00 7.10 \nE 8.80 9.00 9.20 \nE1 6.90 7.00 7.10 \ne — 0.50 — \neB 8.10 — 8.25 \nL 0.45 — 0.75 \nL1 — 1.00 — \nθ 0° — 7° \n(Original dimensions are in millimeters)  \n  GD32C103 xx Datasheet  \n80 \n \nFigure 5-6. LQFP 48 recommended footprint  \n   \n48\n3713\n242536\n1219.70\n7.309.70\n5.80\n0.30\n0.501.20  \n(Original dimensions are in millimeters)  \n  \n  GD32C103 xx Datasheet  \n81 \n \n5.4. QFN36 package outline dimensions  \nFigure 5-7. QFN36  package outline  \n36\n21\nED\nPIN 1#\nLaser Mark\nBOTTOM VIEWh 2136\nL1\nL\nb b1 eE2NeNd\nD2\nTOP VIEW\nSIDE VIEW\nhAc\nA1EXPOSED  THERMAL\nPAD ZONE\n \nTable 5-4. QFN36  package dimensions  \nSymbol  Min Typ Max \nA 0.80 0.85 0.90 \nA1 0 0.02 0.05 \nb 0.18 0.23 0.30 \nb1 — 0.16 — \nc 0.18 0.20 0.23 \nD 5.90 6.00 6.10 \nD2 3.80 3.90 4.00 \nE 5.90 6.00 6.10 \nE2 3.80 3.90 4.00 \ne — 0.50 — \nh 0.30 0.35 0.40 \nL 0.50 0.55 0.60 \nL1 — 0.10 — \nNd 3.95 4.00 4.05 \nNe 3.95 4.00 4.05 \n (Original dimensions are in millimeters)  \n \n \n \n \n  GD32C103 xx Datasheet  \n82 \n \nFigure 5-8. QFN36  recommended footprint  \n   \n6.706.70\n0.500.95 0.28\n3.85\n3.8536\n2810\n1827\n191\n94.804.28  \n(Original dimensions are in millimeters)  \n  \n  GD32C103 xx Datasheet  \n83 \n \n5.5. Thermal  characteristics  \nThermal resistance is used to characterize the thermal performance of the package device, \nwhich is represented by the Greek letter “θ”. For semiconductor devices, thermal resistance \nrepresents the steady -state temperature rise of the chip junction due to t he heat dissipated \non the chip surface.  \nθJA: Thermal resistance, junction -to-ambient.  \nθJB: Thermal resistance, junction -to-board.  \nθJC: Thermal resistance, junction -to-case.  \nᴪJB: Thermal characterization parameter, junction -to-board.  \nᴪJT: Thermal character ization parameter, junction -to-top center.  \nθJA=(TJ-TA)/PD                            (5-1) \nθJB=(TJ-TB)/PD                            (5-2) \nθJC=(TJ-TC)/PD                            (5-3) \nWhere, T J = Junction temperature.  \nTA = Ambient temperature  \nTB = Board temperature  \nTC = Case temperature which is monitoring on package surface  \nPD = Total power dissipation  \nθJA represents the resistance of the heat flows from the heating junction to ambient air.  It is \nan indicator of package heat dissipation capabili ty. Lower θJA can be considerate as better \noverall thermal performance.  θJA is generally used to estimate junction temperature.  \nθJB is used to measure the heat flow resistance between the chip surface and the PCB board.  \nθJC represents the thermal resistan ce between the chip surface and the package top case. \nθJC is mainly used to estimate the heat dissipation of the system (using heat sink or other heat \ndissipation methods outside the device package).  \nTable 5-5. Package thermal characteristics(1) \nSymbol  Condition  Package  Value  Unit \nΘJA Natural convection, 2S2P PCB  LQFP100  49.18  \n° C/W  LQFP64  54.57  \nLQFP48  69.64  \nQFN36  36.82  \nΘJB Cold plate, 2S2P PCB  LQFP100  22.70  \n° C/W  LQFP64  35.08  \nLQFP48  43.16  \n  GD32C103 xx Datasheet  \n84 \n \nSymbol  Condition  Package  Value  Unit \nQFN36  9.79  \nΘJC Cold plate, 2S2P PCB  LQFP100  12.52  \n° C/W  LQFP64  18.11  \nLQFP48  25.36  \nQFN36  13.31  \nΨJB Natural convection, 2S2P PCB  LQFP100  32.85 \n° C/W  LQFP64  35.41 \nLQFP48  47.75 \nQFN36  9.87 \nΨJT Natural convection, 2S2P PCB LQFP100  0.53 \n° C/W  LQFP64  1.10 \nLQFP48  2.45 \nQFN36  0.43 \n(1) Thermal characteristics are based on simulation, and meet JEDEC specification.  \n  \n  GD32C103 xx Datasheet  \n85 \n \n6. Ordering information  \nTable 6-1. Part ordering code for GD32C103 xx devices  \nOrdering code  Flash (KB)  Package  Package type  Temperature \noperating range  \nGD32C103 VBT6  128 LQFP 100 Green  Industrial  \n-40 °C to +85 °C  \nGD32C103 RBT6  128 LQFP 64 Green  Industrial  \n-40 °C to +85 °C  \nGD32C103 CBT6  128 LQFP 48 Green  Industrial  \n-40 °C to +85 °C  \nGD32C103 TBU6  128 QFN36  Green  Industrial  \n-40 °C to +85 °C  \n  \n  GD32C103 xx Datasheet  \n86 \n \n7. Revision history  \nTable 7-1. Revision history  \nRevision No.  Description  Date  \n1.0 Initial Release  Dec. 14, 2020 \n1.1 Add GD32C103xxx7 model  Feb. 4, 2021  \n1.2 1. Change the thermal \nresistance description \nformat, arrange the \nOrdering Information table \nin Chapter 6 according to \nchip package and Flash size \nin descending order.  \n2. Delete the comment spaces \nin the header of all charts.  \n3. Modify Table 4 -1. Absolute \nmaximum ratings  and \nTable 4 -12. ESD \ncharacteristics . \n4. Delete ETM support.  Dec. 13, 2021  \n1.3 1. Modify the function \ndefinition of \nPB15(TIMER11_CH1).  Mar. 2, 2022  \n1.4 1. Delete the 105 °C high \ntemperature product  \n2. Modify the description  of on-\nchip memory.  Jul. 7, 2022  \n1.5 1. Modi fy the description  of \nTable 2 -6. \n2. Modi fy the note of Table 4 -2. \n3. Modify the description of the \nabbreviation . Jan. 5, 202 3 \n  \n  GD32C103 xx Datasheet  \n87 \n \n \n \n \n \n \n \nImportant Notice  \nThis document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any \nproduct of the Company described in this document (the “Product ”), is owned by the Company under the intellectual property laws and \ntreaties of the People ’s Republic of China and other jurisdic tions worldwide. The Company reserves all rights under such laws and \ntreaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The  names and \nbrands of third party referred thereto (if any) are  the property of their respective owner and referred to for identification purposes only.  \nThe Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but no t \nlimited to, the implied warranties of m erchantability and fitness for a particular purpose. The Company does not assume any liability \narising out of the application or use of any Product described in this document. Any information provided in this document is  provided \nonly for reference purpose s. It is the responsibility of the user of this document to properly design, program, and test the functionality \nand safety of any application made of this information and any resulting product. Except for customized products which has be en \nexpressly ident ified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, \nindustrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as c omponents \nin sy stems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control \ninstruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal in struments, \nlife-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollu tion \ncontrol or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, \ndeath, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and sel ling \nthe Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, a nd customers \nshall and hereby do release the Company as well as it ’s suppliers and/or distributors from any claim, damage, or other liability arising \nfrom or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it ’s suppliers \nand/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for persona l injury or \ndeath, arising from or related to any Unintended Uses of the Products.  \nInformation in this docum ent is provided solely in connection with the Products. The Company reserves the right to make changes, \ncorrections, modifications or improvements to this document and Products and services described herein at any time, without n otice.  \n \n© 20 23 GigaDevice – All rights reserved  \n \n \n'}]
!==============================================================================!
### GD32C103VBT6 - GigaDevice

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.71V to 3.6V
  - Flash Memory Voltage: 1.8V to VDDA
  - Battery Supply Voltage (VBAT): 1.71V to 3.6V

- **Current Ratings**:
  - Supply Current (Run Mode): Up to 28.1 mA (all peripherals enabled at 120 MHz)
  - Sleep Mode Current: 6.9 mA (all peripherals disabled)
  - Deep Sleep Mode Current: 31.8 μA (LDO in low power mode)
  - Standby Mode Current: 1.5 μA

- **Power Consumption**: 
  - Power consumption varies based on operating conditions and peripheral usage, with typical values provided in the datasheet.

- **Operating Temperature Range**: 
  - -40°C to +85°C (Industrial level)

- **Package Type**: 
  - LQFP100 (100 pins)

- **Special Features**:
  - Arm® Cortex®-M4 core with DSP instructions
  - Up to 120 MHz operating frequency
  - Integrated 12-bit ADCs and DACs
  - Multiple communication interfaces (USART, SPI, I2C, USBFS, CAN)
  - Power-saving modes (Sleep, Deep-sleep, Standby)
  - Debugging support via SWD/JTAG

- **Moisture Sensitive Level (MSL)**: 
  - Not specified in the provided data.

#### Description:
The **GD32C103VBT6** is a 32-bit microcontroller based on the Arm® Cortex®-M4 architecture, designed for high-performance applications requiring efficient processing and low power consumption. It features a rich set of peripherals, including multiple timers, ADCs, DACs, and communication interfaces, making it suitable for a wide range of applications.

#### Typical Applications:
- **Industrial Control**: Used in automation systems for monitoring and control tasks.
- **Motor Drives**: Suitable for controlling motors in various applications.
- **Consumer Electronics**: Ideal for handheld devices and consumer products requiring efficient processing.
- **Human-Machine Interfaces (HMI)**: Used in devices that require user interaction.
- **Security Systems**: Employed in alarm systems and security devices.
- **Automotive Navigation**: Suitable for applications in automotive electronics.
- **Internet of Things (IoT)**: Used in connected devices for data collection and communication.

This microcontroller is particularly advantageous in applications where performance, power efficiency, and a variety of peripheral interfaces are critical.