INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA-project/mux2_1/vivado_prj/mux2_1.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA-project/mux2_1/vivado_prj/mux2_1.srcs/sim_1/new/tb_mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA-project/mux2_1/vivado_prj/mux2_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
