[["Array Processor with Multiple Broadcasting.", ["Viktor K. Prasanna", "Cauligi S. Raghavendra"], "http://doi.acm.org/10.1145/327010.327110"], ["Matrix Multiplication in an Interleaved Array Processing Architecture.", ["G. Wolf", "J. Robert Jump"], "http://doi.acm.org/10.1145/327010.327112"], ["PIPE: A VLSI Decoupled Architecture.", ["James R. Goodman", "Jian-tu Hsieh", "Koujuch Liou", "Andrew R. Pleszkun", "P. B. Schechter", "Honesty C. Young"], "http://doi.acm.org/10.1145/327010.327117"], ["TIDBITS: Speedup Via Time-Delay Bit-Slicing in ALU Design for VLSI Technology.", ["Peter Y.-T. Hsu", "Joseph T. Rahmeh", "Edward S. Davidson", "Jacob A. Abraham"], "http://doi.acm.org/10.1145/327010.327121"], ["Implementation of Precise Interrupts in Pipelined Processors.", ["James E. Smith", "Andrew R. Pleszkun"], "http://doi.acm.org/10.1145/327010.327125"], ["High-Speed Top-of-Stack Scheme for VLSI Processor: a Management Algorithm and Its Analysis.", ["Makoto Hasegawa", "Yoshiharu Shigei"], "http://doi.acm.org/10.1145/327010.327129"], ["Analyzing Multiple Register Sets.", ["Charles Y. Hitchcock III", "Brinkley Sprunt"], "http://doi.acm.org/10.1145/327010.327130"], ["Cache Evaluation and the Impact of Workload Choice.", ["Alan Jay Smith"], "http://doi.acm.org/10.1145/327010.327132"], ["Architecture of the Symbolics 3600.", ["David A. Moon"], "http://doi.acm.org/10.1145/327010.327133"], ["Parallel Garbage Collection Without Synchronization Overhead.", ["Ashwin Ram", "Janak H. Patel"], "http://doi.acm.org/10.1145/327010.327134"], ["An Efficient LISP-Execution Architecture with a New Representation for List Structures.", ["Gurindar S. Sohi", "Edward S. Davidson", "Janak H. Patel"], "http://doi.acm.org/10.1145/327010.327136"], ["(SM)\u00b2-II: A New Version of the Sparse Matrix Solving Machine.", ["Hideharu Amano", "Taisuke Boku", "Tomohiro Kudoh", "Hideo Aiso"], "http://doi.acm.org/10.1145/327010.327137"], ["The GF11 Supercomputer.", ["John F. Beetem", "Monty Denneau", "Don Weingarten"], "http://doi.acm.org/10.1145/327010.327139"], ["Models for Use in the Design of Macro-Pipelined Parallel Processors.", ["Bradley Warren Smith", "Howard Jay Siegel"], "http://doi.acm.org/10.1145/327010.327140"], ["Issues Related to MIMD Shared-memory Computers: The NYU Ultracomputer Approach.", ["Jan Edler", "Allan Gottlieb", "Clyde P. Kruskal", "Kevin P. McAuliffe", "Larry Rudolph", "Marc Snir", "Patricia J. Teller", "James Wilson"], "http://doi.acm.org/10.1145/327010.327143"], ["MU6V: A Parallel Vector Processing System.", ["Roland N. Ibbett", "P. C. Capon", "Nigel P. Topham"], "http://doi.acm.org/10.1145/327010.327145"], ["A Decentralized Control, Highly Concurrent Multiprocessor.", ["Stephen F. Lundstrom"], "http://doi.acm.org/10.1145/327010.327149"], ["An Object Oriented Architecture.", ["William J. Dally", "James T. Kajiya"], "http://doi.acm.org/10.1145/327010.327151"], ["Tagged Architecture: How Compelling Are its Advantages?", ["Edward F. Gehringer", "James Leslie Keedy"], "http://doi.acm.org/10.1145/327010.327153"], ["VM/4: ACOS-4 Virtual Machine Architecture.", ["S. Nanba", "N. Ohno", "H. Kubo", "H. Morisue", "T. Ohshima", "H. Yamagishi"], "http://doi.acm.org/10.1145/327010.327156"], ["Performance Studies of a Prolog Machine Architecture.", ["Tep P. Dobry", "Alvin M. Despain", "Yale N. Patt"], "http://doi.acm.org/10.1145/327010.327161"], ["Design of a High-speed Prolog Machine (HPM).", ["Ryosei Nakazaki", "Akihiko Konagaya", "Shinichi Habata", "Hideo Shimazu", "Mamoru Umemura", "Masahiro Yamamoto", "Minoru Yokota", "Takashi Chikayama"], "http://doi.acm.org/10.1145/327010.327163"], ["A Hardware Unification Unit: Design and Analysis.", ["Nam Sung Woo"], "http://doi.acm.org/10.1145/327010.327203"], ["The FLEX/32 Multicomputer.", ["Nicholas Matelan"], "http://doi.acm.org/10.1145/327010.327206"], ["Closely Coupled Asynchronous Hierarchical and Parallel Processing in an Open Architecture.", ["Dick Naedel"], "http://doi.acm.org/10.1145/327010.327212"], ["Parallel Processing as a Language Design Problem.", ["Jim Savage"], "http://doi.acm.org/10.1145/327010.327213"], ["Improvements in Multiprocessor System Design.", ["David P. Rodgers"], "http://doi.acm.org/10.1145/327010.327215"], ["The Sequoia Computer: A Fault-Tolerant Tightly-Coupled Multiprocessor Architecture.", ["Peter B. Mark"], "http://doi.acm.org/10.1145/327010.327218"], ["The Synapse N+1 System: Architectural Characteristics and Performance Data of a Tightly-Coupled Multiprocessor System.", ["Elliot Nestle", "Armond Inselberg"], "http://doi.acm.org/10.1145/327010.327222"], ["An Architecture for High Volume Transaction Processing.", ["Robert W. Horst", "Timothy C. K. Chou"], "http://doi.acm.org/10.1145/327010.327226"], ["A Hardware Pipeline Algorithm for Relational Database Operation and Its Implementation Using Dedicated Hardware.", ["Shigeo Kamiya", "Kazuhide Iwata", "Hiroshi Sakai", "Susumu Matsuda", "Shigeki Shibayama", "Kunio Murakami"], "http://doi.acm.org/10.1145/327010.327231"], ["A Distributed Multiple-Response Resolver for Value-Ordered Retrieval.", ["Dik Lun Lee"], "http://doi.acm.org/10.1145/327010.327232"], ["Dynamic, Distributed Resource Configuration on SW-Banyans.", ["John Feo", "Roy M. Jenevein", "James C. Browne"], "http://doi.acm.org/10.1145/327010.327233"], ["Implementing A Cache Consistency Protocol.", ["Randy H. Katz", "Susan J. Eggers", "David A. Wood", "C. L. Perkins", "R. G. Sheldon"], "http://doi.acm.org/10.1145/327010.327237"], ["A Technique for Reducing Synchronization Overhead in Large Scale Multiprocessors.", ["Zhiyuan Li", "Walid A. Abu-Sufah"], "http://doi.acm.org/10.1145/327010.327266"], ["The Transputer.", ["Colin Whitby-Strevens"], "http://doi.acm.org/10.1145/327010.327269"], ["A Systolic Multiplier Unit and Its VLSI Design.", ["Ali R. Hurson", "Behrooz A. Shirazi"], "http://doi.acm.org/10.1145/327010.327274"], ["A Language for the Simulation of Systolic Architectures.", ["Rami G. Melhem"], "http://doi.acm.org/10.1145/327010.327275"], ["A Versatile Systolic Array for Matrix Computations.", ["Henry Y. H. Chuang", "Guo He"], "http://doi.acm.org/10.1145/327010.327285"], ["The Hughes Data Flow Multiprocessor: Architecture for Efficient Signal and Data Processing.", ["Rex W. Vedder", "Dennis Finn"], "http://doi.acm.org/10.1145/327010.327290"], ["An Abstract Parallel Graph Reduction Machine.", ["Kenneth R. Traub"], "http://doi.acm.org/10.1145/327010.328253"], ["Data Flow on a Queue Machine.", ["Bruno R. Preiss", "V. Carl Hamacher"], "http://doi.acm.org/10.1145/327010.327367"], ["Methods for Handling Structures in Data-Flow Systems.", ["Jean-Luc Gaudiot"], "http://doi.acm.org/10.1145/327010.327368"], ["The de Bruijn Multiprocessor Network: A Versatile Sorting Network.", ["Maheswara R. Samatham", "Dhiraj K. Pradhan"], "http://doi.acm.org/10.1145/327010.327369"], ["Fault-Tolerant Scheme for Multistage Interconnection Networks.", ["Nian-Feng Tzeng", "Pen-Chung Yew", "Chuan-Qi Zhu"], "http://doi.acm.org/10.1145/327010.327205"], ["Design and Analysis of Fault-Tolerant Multistage Interconnection Networks With Low Link Complexity.", ["Vijay P. Kumar", "Sudhakar M. Reddy"], "http://doi.acm.org/10.1145/327010.327370"], ["The Performance Analysis of Partitioned Circuit Switched Multistage Interconnection Networks.", ["Nathaniel J. Davis IV", "Howard Jay Siegel"], "http://doi.acm.org/10.1145/327010.327371"], ["The Influence of Parallel Decomposition Strategies on the Performance of Multiprocessor Systems.", ["Dalibor F. Vrsalovic", "Edward F. Gehringer", "Zary Segall", "Daniel P. Siewiorek"], "http://doi.acm.org/10.1145/327010.327372"], ["Performance Prediction Tools for Cedar: A Multiprocessor Supercomputer.", ["Walid A. Abu-Sufah", "Alex Y. Kwok"], "http://doi.acm.org/10.1145/327010.327373"], ["Analysis and Simulation of Multiplexed Single-Bus Networks With and Without Buffering.", ["Jose M. Llaberia", "Mateo Valero", "Enrique Herrada Lillo", "Jesus Labarta"], "http://doi.acm.org/10.1145/327010.327374"], ["Performance of a Message-Based Multiprocessor.", ["John Sanguinetti", "B. Kumar"], "http://doi.acm.org/10.1145/327010.327209"]]