{
    "@context": "https://api.researchmap.jp/researcher.jsonld",
    "@id": "https://api.researchmap.jp/read0010783?format=json",
    "@type": "researchers",
    "rm:user_id": "1000022553",
    "rm:creator_id": "1000022553",
    "rm:creator_type": "myself",
    "rm:created": "2007-10-14T15:00:00Z",
    "rm:modifier_id": "client_id:#CR@wWM3-_cqaIu6",
    "rm:modifier_type": "institution",
    "rm:modified": "2021-10-21T06:47:35Z",
    "permalink": "read0010783",
    "family_name": {
        "ja": "関根",
        "ja-Kana": "セキネ",
        "en": "Toshikazu"
    },
    "given_name": {
        "ja": "敏和",
        "ja-Kana": "トシカズ",
        "en": "Sekine"
    },
    "display_name_kana": "disclosed",
    "display_nickname": "disclosed",
    "display_image": "disclosed",
    "display_contact_point": "disclosed",
    "affiliations": [
        {
            "affiliation": {
                "ja": "岐阜大学",
                "en": "Gifu University"
            },
            "section": {
                "ja": "工学部",
                "en": "Faculty of Engineering"
            },
            "display_affiliation": "disclosed",
            "display_job": "disclosed",
            "rm:institution_code": "0252008000"
        }
    ],
    "degrees": [
        {
            "degree": {
                "ja": "博士(工学)",
                "en": "Doctor(Engineering)"
            },
            "degree_institution": {
                "ja": "山形大学",
                "en": "Yamagata University"
            },
            "display_degree": "disclosed",
            "rm:institution_code": "0144000000"
        }
    ],
    "display_profile": "disclosed",
    "display_url": "disclosed",
    "identifiers": {
        "j_global_id": [
            "200901024794597175"
        ]
    },
    "rm:erad_id_verified": false,
    "rm:orc_id_verified": false,
    "display_erad_id": "closed",
    "display_orc_id": "closed",
    "display_researcher_id": "disclosed",
    "display_j_global_id": "disclosed",
    "see_also": [
        {
            "label": "j_global",
            "@id": "https://jglobal.jst.go.jp/detail?JGLOBAL_ID=200901024794597175"
        }
    ],
    "@graph": [
        {
            "@id": "https://api.researchmap.jp/read0010783/research_interests",
            "@type": "research_interests",
            "@reverse": "https://api.researchmap.jp/read0010783",
            "total_items": 8,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0010783/research_interests/1204077",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0010783/research_interests",
                    "rm:id": "1204077",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "keyword": {
                        "ja": "シグナルインテグリティ"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/research_interests/1204076",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0010783/research_interests",
                    "rm:id": "1204076",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "keyword": {
                        "ja": "マイクロ波伝送回路"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/research_interests/1204075",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0010783/research_interests",
                    "rm:id": "1204075",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "keyword": {
                        "ja": "インターコネクト"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/research_interests/1204074",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0010783/research_interests",
                    "rm:id": "1204074",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "keyword": {
                        "ja": "分布定数回路"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/research_interests/1204073",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0010783/research_interests",
                    "rm:id": "1204073",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "keyword": {
                        "en": "signalintegrity"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/research_interests/1204072",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0010783/research_interests",
                    "rm:id": "1204072",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "keyword": {
                        "en": "microwave circuit"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/research_interests/1204071",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0010783/research_interests",
                    "rm:id": "1204071",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "keyword": {
                        "en": "interconnect"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/research_interests/1204070",
                    "@type": "research_interests",
                    "@reverse": "https://api.researchmap.jp/read0010783/research_interests",
                    "rm:id": "1204070",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "keyword": {
                        "en": "distributed circuit"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0010783/research_areas",
            "@type": "research_areas",
            "@reverse": "https://api.researchmap.jp/read0010783",
            "total_items": 2,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0010783/research_areas/668189",
                    "@type": "research_areas",
                    "@reverse": "https://api.researchmap.jp/read0010783/research_areas",
                    "rm:id": "668189",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "discipline_number": "A689",
                    "item_number": "A21020",
                    "discipline": {
                        "ja": "ものづくり技術（機械・電気電子・化学工学）",
                        "en": "Manufacturing technology (mechanical, electrical/electronic, chemical engineering)"
                    },
                    "research_field": {
                        "ja": "通信工学",
                        "en": "Communication and network engineering"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/research_areas/668188",
                    "@type": "research_areas",
                    "@reverse": "https://api.researchmap.jp/read0010783/research_areas",
                    "rm:id": "668188",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "discipline_number": "A689",
                    "item_number": "A21060",
                    "discipline": {
                        "ja": "ものづくり技術（機械・電気電子・化学工学）",
                        "en": "Manufacturing technology (mechanical, electrical/electronic, chemical engineering)"
                    },
                    "research_field": {
                        "ja": "電子デバイス、電子機器",
                        "en": "Electronic devices and equipment"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0010783/research_experience",
            "@type": "research_experience",
            "@reverse": "https://api.researchmap.jp/read0010783",
            "total_items": 1,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0010783/research_experience/15955007",
                    "@type": "research_experience",
                    "@reverse": "https://api.researchmap.jp/read0010783/research_experience",
                    "rm:id": "15955007",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:#CR@wWM3-_cqaIu6",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-02-04T00:35:35Z",
                    "rm:modifier_id": "client_id:#CR@wWM3-_cqaIu6",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-02-04T00:35:35Z",
                    "rm:institution_code": "0252008005",
                    "affiliation": {
                        "ja": "岐阜大学 工学部 電気電子工学科 情報システム講座",
                        "en": "Gifu University Faculty of Engineering, Department of Electrical and Electronic Engineering, Information System"
                    },
                    "job": {
                        "ja": "助教授",
                        "en": "Associate Professor"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0010783/education",
            "@type": "education",
            "@reverse": "https://api.researchmap.jp/read0010783",
            "total_items": 4,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0010783/education/1553187",
                    "@type": "education",
                    "@reverse": "https://api.researchmap.jp/read0010783/education",
                    "rm:id": "1553187",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "to_date": "2002",
                    "rm:institution_code": "0144000000",
                    "affiliation": {
                        "ja": "山形大学",
                        "en": "Yamagata University"
                    },
                    "department": {
                        "ja": "理工学研究科"
                    },
                    "course": {
                        "ja": "システム情報工学"
                    },
                    "address_country": "JPN"
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/education/1553185",
                    "@type": "education",
                    "@reverse": "https://api.researchmap.jp/read0010783/education",
                    "rm:id": "1553185",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "to_date": "2002",
                    "rm:institution_code": "0144000000",
                    "affiliation": {
                        "ja": "山形大学",
                        "en": "Yamagata University"
                    },
                    "department": {
                        "en": "Graduate School, Division of Science and Engineering"
                    },
                    "course": {
                        "en": "System Information Engineering"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/education/1553188",
                    "@type": "education",
                    "@reverse": "https://api.researchmap.jp/read0010783/education",
                    "rm:id": "1553188",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "to_date": "1974",
                    "rm:institution_code": "0144006000",
                    "affiliation": {
                        "ja": "山形大学",
                        "en": "Yamagata University"
                    },
                    "department": {
                        "ja": "工学部",
                        "en": "Faculty of Engineering"
                    },
                    "course": {
                        "ja": "電子"
                    },
                    "address_country": "JPN"
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/education/1553186",
                    "@type": "education",
                    "@reverse": "https://api.researchmap.jp/read0010783/education",
                    "rm:id": "1553186",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "to_date": "1974",
                    "rm:institution_code": "0144000000",
                    "affiliation": {
                        "ja": "山形大学",
                        "en": "Yamagata University"
                    },
                    "department": {
                        "en": "Faculty of Engineering"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0010783/misc",
            "@type": "misc",
            "@reverse": "https://api.researchmap.jp/read0010783",
            "total_items": 109,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576353",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576353",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:14Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-06-02T14:39:20Z",
                    "paper_title": {
                        "en": "Two phase clocked subthreshold adiabatic logic circuit"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Kazunari Kato"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ]
                    },
                    "description": {
                        "en": "Energy harvesting is a technique that captures an effective power source. However, the energy obtained from power resources in the environment is insufficient, as only low levels of voltage/current can be generated from it. Therefore, the power consumption of logic circuits for energy harvesting has to be reduced. To achieve low power consumption, we may consider two low-power techniques: the adiabatic logic circuit and the subthreshold CMOS logic circuit. In this paper, we propose a new CMOS logic circuit that combines the adiabatic logic circuit with the sub-threshold logic circuit. The proposed circuit employs two-phase clock supply voltages that have different amplitude and frequency. We design and implement NAND, XOR, half-adder, full-adder, and 4 x 4-bit multiplier circuits using the proposed method. The simulation and the measurement results show that the proposed circuit has an ultra-low-power characteristic compared with the conventional circuit."
                    },
                    "publisher": {
                        "en": "IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG"
                    },
                    "publication_date": "2015-10",
                    "publication_name": {
                        "en": "IEICE ELECTRONICS EXPRESS"
                    },
                    "volume": "12",
                    "number": "20",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1587/elex.12.20150695"
                        ],
                        "issn": [
                            "1349-2543"
                        ],
                        "scopus_id": [
                            "84945280877"
                        ],
                        "wos_id": [
                            "WOS:000364506000005"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1587/elex.12.20150695",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000364506000005&DestApp=WOS_CPL",
                            "is_downloadable": false
                        },
                        {
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84945280877&origin=inward",
                            "is_downloadable": false,
                            "label": "url"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576358",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576358",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:14Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-06-04T12:58:26Z",
                    "paper_title": {
                        "en": "Low-power secure S-box circuit using charge-sharing symmetric adiabatic logic for advanced encryption standard hardware design"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Cancio Monteiro"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ]
                    },
                    "description": {
                        "en": "The previously proposed charge-sharing symmetric adiabatic logic (CSSAL) in an 8-bit S-box circuit is implemented in this paper using a multi-stage positive polarity Reed-Muller representation with a composite field technique. The CSSAL and other conventional dual-rail adiabatic logics are evaluated from the view point of the transitional power fluctuation and the peak current traces in the 8-bit S-box in order to compare their resistance against side-channel attacks. A method to eliminate unwanted glitch current, the triple power clock supplies are applied to each inversion block; thus, the CSSAL S-box circuit performs uniform peak current traces and it has significant power reduction, which is applicable for high security demand and low power devices, such as smart cards, radio frequency identity tags or wireless sensors. The results are obtained from the SPICE simulation with a 0.18-m 1.8-V standard complementary metal-oxide semiconductor technology at an operating frequency band of 1.25 KHz-70 MHz."
                    },
                    "publisher": {
                        "en": "INST ENGINEERING TECHNOLOGY-IET"
                    },
                    "publication_date": "2015-09",
                    "publication_name": {
                        "en": "IET CIRCUITS DEVICES & SYSTEMS"
                    },
                    "volume": "9",
                    "number": "5",
                    "starting_page": "362",
                    "ending_page": "369",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1049/iet-cds.2014.0150"
                        ],
                        "issn": [
                            "1751-858X"
                        ],
                        "scopus_id": [
                            "84942574266"
                        ],
                        "e_issn": [
                            "1751-8598"
                        ],
                        "wos_id": [
                            "WOS:000361792000006"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1049/iet-cds.2014.0150",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000361792000006&DestApp=WOS_CPL",
                            "is_downloadable": false
                        },
                        {
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84942574266&origin=inward",
                            "is_downloadable": false,
                            "label": "url"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576354",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576354",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:14Z",
                    "rm:modifier_id": "B000249145",
                    "rm:modifier_type": "system",
                    "rm:modified": "2016-03-08T06:53:14Z",
                    "paper_title": {
                        "ja": "A 4×4-bit multiplier LSI implementation of two phase clocking subthreshold adiabatic logic",
                        "en": "A 4×4-bit multiplier LSI implementation of two phase clocking subthreshold adiabatic logic"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "Kazunari Kato"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ],
                        "en": [
                            {
                                "name": "Kazunari Kato"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ]
                    },
                    "description": {
                        "ja": "© 2015 IEEE. In this paper, we describe an LSI implementation and the measurement results of a 4×4-bit multiplier which has an ultra-low power dissipation characteristic. The proposed multiplier uses an ultra-low power technique which combines adiabatic logic and a subthreshold circuit. The output functionality and power consumption of the fabricated LSI chip at a 1 kHz frequency and 0.6 V peak voltage operation are measured and compared with conventional static CMOS and subthreshold static CMOS.",
                        "en": "© 2015 IEEE. In this paper, we describe an LSI implementation and the measurement results of a 4×4-bit multiplier which has an ultra-low power dissipation characteristic. The proposed multiplier uses an ultra-low power technique which combines adiabatic logic and a subthreshold circuit. The output functionality and power consumption of the fabricated LSI chip at a 1 kHz frequency and 0.6 V peak voltage operation are measured and compared with conventional static CMOS and subthreshold static CMOS."
                    },
                    "publication_date": "2015-08-06",
                    "publication_name": {
                        "ja": "Conference Proceedings - 13th IEEE International NEW Circuits and Systems Conference, NEWCAS 2015",
                        "en": "Conference Proceedings - 13th IEEE International NEW Circuits and Systems Conference, NEWCAS 2015"
                    },
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/NEWCAS.2015.7182098"
                        ],
                        "scopus_id": [
                            "84945162035"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/NEWCAS.2015.7182098",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84945162035&origin=inward",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576356",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576356",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:14Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-09-01T02:31:08Z",
                    "paper_title": {
                        "en": "Skew tolerance analysis and layout design of 4×4 multiplier using two phase clocking subthreshold adiabatic logic",
                        "ja": "Skew tolerance analysis and layout design of 4×4 multiplier using two phase clocking subthreshold adiabatic logic"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "Kazunari Kato"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ],
                        "en": [
                            {
                                "name": "Kazunari Kato"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ]
                    },
                    "description": {
                        "en": "We have previously proposed a new digital CMOS circuit which combined subthreshold circuit and adiabatic logic circuit with ultra-low power consumption. Our proposed circuit which is driven by two AC power supply with different frequency and amplitude, and is adapted to be provided a margin of switching timing of input signal. In this paper, we show a skew tolerance analysis of subthreshold adiabatic logic circuit. From skew analysis, we see that the proposed circuit correctly operates. Circuit operation and performance is evaluated using a 4×4-bit multiplier fabricated in a 0.18 μm CMOS process. The post layout results show that the multiplier was operated with clock frequencies 1 kHz.",
                        "ja": "© 2014 IEEE. We have previously proposed a new digital CMOS circuit which combined subthreshold circuit and adiabatic logic circuit with ultra-low power consumption. Our proposed circuit which is driven by two AC power supply with different frequency and amplitude, and is adapted to be provided a margin of switching timing of input signal. In this paper, we show a skew tolerance analysis of subthreshold adiabatic logic circuit. From skew analysis, we see that the proposed circuit correctly operates. Circuit operation and performance is evaluated using a 4×4-bit multiplier fabricated in a 0.18 μm CMOS process. The post layout results show that the multiplier was operated with clock frequencies 1 kHz."
                    },
                    "publisher": {
                        "en": "Institute of Electrical and Electronics Engineers Inc."
                    },
                    "publication_date": "2015-02-05",
                    "publication_name": {
                        "en": "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",
                        "ja": "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS"
                    },
                    "volume": "2015-",
                    "number": "February",
                    "starting_page": "495",
                    "ending_page": "498",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/APCCAS.2014.7032827"
                        ],
                        "scopus_id": [
                            "84937945369"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/APCCAS.2014.7032827",
                            "is_downloadable": false
                        },
                        {
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84937945369&origin=inward",
                            "is_downloadable": false,
                            "label": "url"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576355",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576355",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:14Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-06-02T00:51:00Z",
                    "paper_title": {
                        "en": "SPICE model of memristive device using Tukey window function"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            },
                            {
                                "name": "Michio Yokoyama"
                            }
                        ]
                    },
                    "description": {
                        "en": "This paper proposes a memristor SPICE model using the Tukey window (or tapered cosine window) function. Compared with the previously proposed models based on the boundary function, the proposed model is resistant to numerical errors. From the SPICE result of a relaxation oscillator, we observe that the proposed model can be effectively used to minimise the effect of round-off errors."
                    },
                    "publisher": {
                        "en": "IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG"
                    },
                    "publication_date": "2015",
                    "publication_name": {
                        "en": "IEICE ELECTRONICS EXPRESS"
                    },
                    "volume": "12",
                    "number": "5",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1587/elex.12.20150149"
                        ],
                        "issn": [
                            "1349-2543"
                        ],
                        "scopus_id": [
                            "84924308681"
                        ],
                        "wos_id": [
                            "WOS:000352657900011"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1587/elex.12.20150149",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000352657900011&DestApp=WOS_CPL",
                            "is_downloadable": false
                        },
                        {
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84924308681&origin=inward",
                            "is_downloadable": false,
                            "label": "url"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576362",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576362",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:14Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-08-31T23:28:45Z",
                    "paper_title": {
                        "en": "S-parameter estimation for a multiport connection and a multiport device with non-common ground"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Noboru Maeda"
                            },
                            {
                                "name": "Shinji Fukui"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            }
                        ]
                    },
                    "description": {
                        "en": "An estimation method is presented for the S-parameters of both a multiport connection and a multiport device. The multiport device is connected to the output end of the multiport connection and a network analyzer is connected to its input end. Here, the multiport device and the input end of the connection are assumed to have different ground levels. Only measurements of reflection and transmission characteristics among the ports of input end of the connection are required for the estimation. Both S-parameters are estimated by solving several linear equations and quadratic equations only. The validity of the proposed method is also confirmed by simple experimental results."
                    },
                    "publisher": {
                        "en": "Institute of Electrical and Electronics Engineers Inc."
                    },
                    "publication_date": "2014-10-20",
                    "publication_name": {
                        "en": "IEEE International Symposium on Electromagnetic Compatibility"
                    },
                    "starting_page": "838",
                    "ending_page": "843",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/EMCEurope.2014.6931020"
                        ],
                        "issn": [
                            "2158-1118",
                            "1077-4076"
                        ],
                        "scopus_id": [
                            "84908676283"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/EMCEurope.2014.6931020",
                            "is_downloadable": false
                        },
                        {
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84908676283&origin=inward",
                            "is_downloadable": false,
                            "label": "url"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576365",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576365",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:14Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-08-31T23:08:09Z",
                    "paper_title": {
                        "en": "An LSI implementation of a bit-parallel cellular multiplier over GF(2 4) using secure charge-sharing symmetric adiabatic logic"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Cancio Monteiro"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ]
                    },
                    "description": {
                        "en": "This paper presents a measurement result of a bit-parallel multiplier over GF(24) using a secure dual-rail charge-sharing symmetric adiabatic logic. The output functionality and the supply current traces of the fabricated LSI chip are measured in order to analyze the correlation of the current-to-data dependency in respect to the given input signal transitions for resistance against power analysis attack. Furthermore, the verification of the output signals of the LSI chip is measured at dynamic power clock frequency from 0.5-5 MHz. © 2014 IEEE."
                    },
                    "publisher": {
                        "en": "Institute of Electrical and Electronics Engineers Inc."
                    },
                    "publication_date": "2014",
                    "publication_name": {
                        "en": "Proceedings - IEEE International Symposium on Circuits and Systems"
                    },
                    "starting_page": "826",
                    "ending_page": "829",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/ISCAS.2014.6865263"
                        ],
                        "issn": [
                            "0271-4310"
                        ],
                        "scopus_id": [
                            "84907418196"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/ISCAS.2014.6865263",
                            "is_downloadable": false
                        },
                        {
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84907418196&origin=inward",
                            "is_downloadable": false,
                            "label": "url"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576364",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576364",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:14Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-04-01T08:08:32Z",
                    "paper_title": {
                        "en": "Memristor SPICE Model with Tukey Window Function for Stable Analysis"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            },
                            {
                                "name": "Michio Yokoyama"
                            }
                        ]
                    },
                    "description": {
                        "en": "This paper proposes a memristor SPICE model using tukey window (or tapered cosine window) function. Compared with the proposed tukey window function and the previously boundary function, the proposed method is resistant to numerical errors. From the SPICE simulation result of relaxation oscillator, we find that the proposed model can be reduced the effect of round-off errors."
                    },
                    "publisher": {
                        "en": "IEEE"
                    },
                    "publication_date": "2014",
                    "publication_name": {
                        "en": "2014 9TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT)"
                    },
                    "starting_page": "430",
                    "ending_page": "433",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/IMPACT.2014.7048351"
                        ],
                        "scopus_id": [
                            "84925883014"
                        ],
                        "wos_id": [
                            "WOS:000380572700103"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/IMPACT.2014.7048351",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000380572700103&DestApp=WOS_CPL",
                            "is_downloadable": false
                        },
                        {
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84925883014&origin=inward",
                            "is_downloadable": false,
                            "label": "url"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576363",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576363",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:14Z",
                    "rm:modifier_id": "B000249145",
                    "rm:modifier_type": "system",
                    "rm:modified": "2016-03-08T06:53:14Z",
                    "paper_title": {
                        "ja": "Process variation verification of low-power secure CSSAL AES S-box circuit",
                        "en": "Process variation verification of low-power secure CSSAL AES S-box circuit"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "Câncio Monteiro"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ],
                        "en": [
                            {
                                "name": "Câncio Monteiro"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ]
                    },
                    "description": {
                        "ja": "© 2014 IEEE. In this work, we implement our previously proposed charge-sharing symmetric adiabatic logic (CSSAL) in an 8-bit S-box circuit using a multi-stage positive polarity Reed-Muller (PPRM) representation with a composite field technique. We evaluate the effectiveness of the CSSAL S-box circuit against side-channel attacks towards the variations of the CMOS process technology. The results of this paper are obtained from the SPICE simulation with 0.18-μm and 90-nm standard CMOS technology at an operating frequency band of 125 KHz-70 MHz.",
                        "en": "© 2014 IEEE. In this work, we implement our previously proposed charge-sharing symmetric adiabatic logic (CSSAL) in an 8-bit S-box circuit using a multi-stage positive polarity Reed-Muller (PPRM) representation with a composite field technique. We evaluate the effectiveness of the CSSAL S-box circuit against side-channel attacks towards the variations of the CMOS process technology. The results of this paper are obtained from the SPICE simulation with 0.18-μm and 90-nm standard CMOS technology at an operating frequency band of 125 KHz-70 MHz."
                    },
                    "publication_date": "2014-01-01",
                    "publication_name": {
                        "ja": "Midwest Symposium on Circuits and Systems",
                        "en": "Midwest Symposium on Circuits and Systems"
                    },
                    "starting_page": "21",
                    "ending_page": "24",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/MWSCAS.2014.6908342"
                        ],
                        "issn": [
                            "1548-3746"
                        ],
                        "scopus_id": [
                            "84908466610"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/MWSCAS.2014.6908342",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84908466610&origin=inward",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576361",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576361",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:14Z",
                    "rm:modifier_id": "B000249145",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-03-08T06:53:14Z",
                    "paper_title": {
                        "ja": "S-parameter estimation for the components in automotive high-voltage units with partial measurements",
                        "en": "S-parameter estimation for the components in automotive high-voltage units with partial measurements"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "Noboru Maeda"
                            },
                            {
                                "name": "Shinji Fukui"
                            },
                            {
                                "name": "Takahiro Murakami"
                            },
                            {
                                "name": "Takayuki Naito"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            }
                        ],
                        "en": [
                            {
                                "name": "Noboru Maeda"
                            },
                            {
                                "name": "Shinji Fukui"
                            },
                            {
                                "name": "Takahiro Murakami"
                            },
                            {
                                "name": "Takayuki Naito"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            }
                        ]
                    },
                    "description": {
                        "ja": "© 2014 The Institute of Electronics, Information and Communication Engineer. An estimation method for the 2-port S-parameters of the circuit contained in a high-voltage (HV) unit mounted on electric-driven vehicles is presented. To obtain the S-parameters, first, the 4-port S-parameters for the propagation circuit are estimated using partial measurement. Several known loads are connected to the 2 ports in a HV unit in turn and the reflection and transmission characteristics among the remaining 2 ports are measured. Therefore, it is not necessary to connect measurement instruments to the ports that are connected to the known loads. S-parameters for the propagation circuit are obtained by solving several linear equations and quadratic equations only. By applying this method to estimate the S-parameters of a HV unit in an EM simulation model, validness of this method is confirmed.",
                        "en": "© 2014 The Institute of Electronics, Information and Communication Engineer. An estimation method for the 2-port S-parameters of the circuit contained in a high-voltage (HV) unit mounted on electric-driven vehicles is presented. To obtain the S-parameters, first, the 4-port S-parameters for the propagation circuit are estimated using partial measurement. Several known loads are connected to the 2 ports in a HV unit in turn and the reflection and transmission characteristics among the remaining 2 ports are measured. Therefore, it is not necessary to connect measurement instruments to the ports that are connected to the known loads. S-parameters for the propagation circuit are obtained by solving several linear equations and quadratic equations only. By applying this method to estimate the S-parameters of a HV unit in an EM simulation model, validness of this method is confirmed."
                    },
                    "publication_date": "2014-01-01",
                    "publication_name": {
                        "ja": "IEEE International Symposium on Electromagnetic Compatibility",
                        "en": "IEEE International Symposium on Electromagnetic Compatibility"
                    },
                    "volume": "2014-December",
                    "starting_page": "461",
                    "ending_page": "464",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "issn": [
                            "1077-4076"
                        ],
                        "scopus_id": [
                            "84942598756"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "url",
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84942598756&origin=inward",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576360",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576360",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:14Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-08-31T23:07:51Z",
                    "paper_title": {
                        "en": "Two phase clocking subthreshold adiabatic logic"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Kazunari Kato"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ]
                    },
                    "description": {
                        "en": "Our previously proposed ultra low-power subthreshold adiabatic logic has been a problem that noise margin is reduced, so that it is impossible to implement a cascade connection. In this paper, we propose a novel sub-threshold adiabatic logic. To evaluate our proposed circuit, a half adder, full adder, dynamic flip flop and 4×4 array multiplier are designed, and then the operation function and power dissipation are confirmed. From the simulation results, the power dissipation of the proposed multiplier is lower than that of the conventional CMOS. © 2014 IEEE."
                    },
                    "publisher": {
                        "en": "Institute of Electrical and Electronics Engineers Inc."
                    },
                    "publication_date": "2014",
                    "publication_name": {
                        "en": "Proceedings - IEEE International Symposium on Circuits and Systems"
                    },
                    "starting_page": "598",
                    "ending_page": "601",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/ISCAS.2014.6865206"
                        ],
                        "issn": [
                            "0271-4310"
                        ],
                        "scopus_id": [
                            "84907386567"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/ISCAS.2014.6865206",
                            "is_downloadable": false
                        },
                        {
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84907386567&origin=inward",
                            "is_downloadable": false,
                            "label": "url"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576359",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576359",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:14Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-04-02T13:58:16Z",
                    "paper_title": {
                        "en": "Effectiveness of Dual-Rail CSSAL against Power Analysis Attack under CMOS Process Variation"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Cancio Monteiro"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ]
                    },
                    "description": {
                        "en": "This paper investigates the effectiveness of secure dual-rail adiabatic logic against power analysis attack under CMOS process variations. The ability of the previously proposed logic in multiplier over GF(2(4)) is investigated in terms of transitional energy dissipation using 100 data samples from Monte Carlo simulation. The adiabatic multiplier circuits are simulated using 0.18-mu m and 90-nm CMOS process at an operating power clock frequency of 12.5MHz. The SPICE simulation results show that the proposed CSSAL multiplier has high stability and strong immunity in consuming constant power than other investigated logic styles."
                    },
                    "publisher": {
                        "en": "IEEE"
                    },
                    "publication_date": "2014",
                    "publication_name": {
                        "en": "2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS)"
                    },
                    "volume": "2015-February",
                    "starting_page": "121",
                    "ending_page": "124",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/APCCAS.2014.7032734"
                        ],
                        "scopus_id": [
                            "84937881864"
                        ],
                        "wos_id": [
                            "WOS:000361128200030"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/APCCAS.2014.7032734",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000361128200030&DestApp=WOS_CPL",
                            "is_downloadable": false
                        },
                        {
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84937881864&origin=inward",
                            "is_downloadable": false,
                            "label": "url"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576357",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576357",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:14Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-04-01T09:45:21Z",
                    "paper_title": {
                        "en": "Power Dissipation Analysis of Memristor for Low Power Integrated Circuit Applications"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Haruki Ogata"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ]
                    },
                    "description": {
                        "en": "This paper reports a memory resistance (memristor) behavior for low power integrated circuit applications. The power dissipation of memristor is analyzed by using Simulation Program with Integrated Circuit Emphasis (SPICE). For power dissipation checking, the memristor is driven by some power supplies: sinusoidal, trapezoidal, triangular, and rectangle waveforms. From the SPICE simulation results, we found that the power dissipation which is driven by the triangular supply waveform is smaller as compared with the other power supplies."
                    },
                    "publisher": {
                        "en": "IEEE"
                    },
                    "publication_date": "2014",
                    "publication_name": {
                        "en": "2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS)"
                    },
                    "volume": "2015-February",
                    "starting_page": "627",
                    "ending_page": "630",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/APCCAS.2014.7032859"
                        ],
                        "scopus_id": [
                            "84937915454"
                        ],
                        "wos_id": [
                            "WOS:000361128200152"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/APCCAS.2014.7032859",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000361128200152&DestApp=WOS_CPL",
                            "is_downloadable": false
                        },
                        {
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84937915454&origin=inward",
                            "is_downloadable": false,
                            "label": "url"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576366",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576366",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:15Z",
                    "rm:modifier_id": "B000249145",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-03-08T06:53:15Z",
                    "paper_title": {
                        "ja": "An estimation method for the n port S parameters with n-1 port measurements",
                        "en": "An estimation method for the n port S parameters with n-1 port measurements"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "Noboru Maeda"
                            },
                            {
                                "name": "Shinji Fukui"
                            },
                            {
                                "name": "Kouji Ichikawa"
                            },
                            {
                                "name": "Yukihiko Sakurai"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            }
                        ],
                        "en": [
                            {
                                "name": "Noboru Maeda"
                            },
                            {
                                "name": "Shinji Fukui"
                            },
                            {
                                "name": "Kouji Ichikawa"
                            },
                            {
                                "name": "Yukihiko Sakurai"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            }
                        ]
                    },
                    "description": {
                        "ja": "An estimation method of the n-port S-parameters for reciprocal circuits is presented. In this method, several known loads are connected to one port in turn and reflection and transmission characteristics among the remaining ports are measured. Therefore, there is no need to connect a network analyzer to the port that is connected to the known loads. S-parameters are obtained by solving a linear least-squares equation and a quadratic equation only. In addition, applying this method to estimate the S-parameters of an immunity test system, validness of this method is confirmed. © 2013 EMC Europe Foundation.",
                        "en": "An estimation method of the n-port S-parameters for reciprocal circuits is presented. In this method, several known loads are connected to one port in turn and reflection and transmission characteristics among the remaining ports are measured. Therefore, there is no need to connect a network analyzer to the port that is connected to the known loads. S-parameters are obtained by solving a linear least-squares equation and a quadratic equation only. In addition, applying this method to estimate the S-parameters of an immunity test system, validness of this method is confirmed. © 2013 EMC Europe Foundation."
                    },
                    "publication_date": "2013-12-24",
                    "publication_name": {
                        "ja": "IEEE International Symposium on Electromagnetic Compatibility",
                        "en": "IEEE International Symposium on Electromagnetic Compatibility"
                    },
                    "starting_page": "348",
                    "ending_page": "353",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "issn": [
                            "1077-4076"
                        ],
                        "scopus_id": [
                            "84890635310"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "url",
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84890635310&origin=inward",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576371",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576371",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:15Z",
                    "rm:modifier_id": "B000249145",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-03-08T06:53:15Z",
                    "paper_title": {
                        "ja": "An estimation method for the 3 port S-parameters with 1 port measurements",
                        "en": "An estimation method for the 3 port S-parameters with 1 port measurements"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "Noboru Maeda"
                            },
                            {
                                "name": "Shinji Fukui"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            }
                        ],
                        "en": [
                            {
                                "name": "Noboru Maeda"
                            },
                            {
                                "name": "Shinji Fukui"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            }
                        ]
                    },
                    "description": {
                        "ja": "An estimation method of the three-port S-parameters for reciprocal circuits is presented. In this method, several known loads are connected to two of the ports and reflection characteristic of the remaining port is measured. Therefore, there is no need to connect network analyzer to the ports which are connected to the known loads. S-parameters are obtained by solving a linear system equations and quadratic equations only. In addition, a method for determining the port voltages from the estimated S parameters is also described, Then applying this method to estimate the S-parameters of an immunity test system, validness of this method has been confirmed. The proposed method will be applied when there is no common ground between each ports. © 2013 TU Dresden.",
                        "en": "An estimation method of the three-port S-parameters for reciprocal circuits is presented. In this method, several known loads are connected to two of the ports and reflection characteristic of the remaining port is measured. Therefore, there is no need to connect network analyzer to the ports which are connected to the known loads. S-parameters are obtained by solving a linear system equations and quadratic equations only. In addition, a method for determining the port voltages from the estimated S parameters is also described, Then applying this method to estimate the S-parameters of an immunity test system, validness of this method has been confirmed. The proposed method will be applied when there is no common ground between each ports. © 2013 TU Dresden."
                    },
                    "publication_date": "2013-12-01",
                    "publication_name": {
                        "ja": "2013 European Conference on Circuit Theory and Design, ECCTD 2013 - Proceedings",
                        "en": "2013 European Conference on Circuit Theory and Design, ECCTD 2013 - Proceedings"
                    },
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "scopus_id": [
                            "84892648086"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "url",
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84892648086&origin=inward",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576368",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576368",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:15Z",
                    "rm:modifier_id": "B000249145",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-03-08T06:53:15Z",
                    "paper_title": {
                        "ja": "Low power secure CSSAL bit-parallel multiplier over GF(24) in 0.18μm CMOS technology",
                        "en": "Low power secure CSSAL bit-parallel multiplier over GF(24) in 0.18μm CMOS technology"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "Cancio Monteiro"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ],
                        "en": [
                            {
                                "name": "Cancio Monteiro"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ]
                    },
                    "description": {
                        "ja": "In this paper, we present the post layout simulation result of our previously proposed charge-sharing symmetric adiabatic logic (CSSAL) in comparison with the symmetric adiabatic logic, 2N-2N2P, and the TDPL in the bit-parallel cellular multiplier over GF(24). The transitional supply current and the power fluctuation of each logic style are compared in order to verify the logic ability for resistance against side-channel analysis attacks in cryptographic hardware implementation. The full custom layout is designed in cadence virtuoso IC6.1 with the chip size of 172×155 μm2, and the cyclical power consumption of 14 pJ at 12.5 MHz using 0.18 μm CMOS technology for the CSSAL multiplier has achieved, while TDPL has 183 × 173 μm2 of the chip size, and the power consumption is 122.6 pJ which is about nine times higher than the one of the CSSAL. The low-power adiabatic logics are also thoroughly investigated, and the comparative data demonstrate that the proposed CSSAL multiplier has similar performance on power reduction and resistive to thwart side channel analysis at low frequency application. © 2013 TU Dresden.",
                        "en": "In this paper, we present the post layout simulation result of our previously proposed charge-sharing symmetric adiabatic logic (CSSAL) in comparison with the symmetric adiabatic logic, 2N-2N2P, and the TDPL in the bit-parallel cellular multiplier over GF(24). The transitional supply current and the power fluctuation of each logic style are compared in order to verify the logic ability for resistance against side-channel analysis attacks in cryptographic hardware implementation. The full custom layout is designed in cadence virtuoso IC6.1 with the chip size of 172×155 μm2, and the cyclical power consumption of 14 pJ at 12.5 MHz using 0.18 μm CMOS technology for the CSSAL multiplier has achieved, while TDPL has 183 × 173 μm2 of the chip size, and the power consumption is 122.6 pJ which is about nine times higher than the one of the CSSAL. The low-power adiabatic logics are also thoroughly investigated, and the comparative data demonstrate that the proposed CSSAL multiplier has similar performance on power reduction and resistive to thwart side channel analysis at low frequency application. © 2013 TU Dresden."
                    },
                    "publication_date": "2013-12-01",
                    "publication_name": {
                        "ja": "2013 European Conference on Circuit Theory and Design, ECCTD 2013 - Proceedings",
                        "en": "2013 European Conference on Circuit Theory and Design, ECCTD 2013 - Proceedings"
                    },
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "scopus_id": [
                            "84892657017"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "url",
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84892657017&origin=inward",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576375",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576375",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:15Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-05-25T19:27:30Z",
                    "paper_title": {
                        "en": "Charge-sharing symmetric adiabatic logic in countermeasure against power analysis attacks at cell level"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Cancio Monteiro"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ]
                    },
                    "description": {
                        "en": "Side-channel attacks by cryptanalysis are becoming a serious threat for cryptographers, who are designing systems that are more robust in terms of hardware and algorithm threats, aiming to thwart violations of the secrecy of securely processed information. As our contribution on a related issue, we propose a new secure logic, called charge-sharing symmetric adiabatic logic (CSSAL), for resistance against differential power analysis (DPA) attacks. We verify the security of the proposed CSSAL by carefully analyzing the individual logic functions corresponding to 16 possible dual-input transitions. Then, we compare the results with those of previous secure logic styles using the same parameters and under the same conditions. The figure of merit to measure the resistance of the logic against DPA attacks has been calculated from the variation in power consumption per input transition. The SPICE simulation results show that our proposed logic balances the peak current traces for all input logic transitions, consuming power uniformly over every cycle, and thus making the input-output data resilient to a DPA attack. Moreover, the ability of the proposed CSSAL in a bit-parallel cellular multiplier over GF(2(m)) shows its significant power reduction compared to conventional secure logic styles and its efficient resistance to DPA attacks. (C) 2013 Elsevier Ltd. All rights reserved."
                    },
                    "publisher": {
                        "en": "ELSEVIER SCI LTD"
                    },
                    "publication_date": "2013-06",
                    "publication_name": {
                        "en": "MICROELECTRONICS JOURNAL"
                    },
                    "volume": "44",
                    "number": "6",
                    "starting_page": "496",
                    "ending_page": "503",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1016/j.mejo.2013.04.003"
                        ],
                        "issn": [
                            "0026-2692"
                        ],
                        "scopus_id": [
                            "84877809061"
                        ],
                        "e_issn": [
                            "1879-2391"
                        ],
                        "wos_id": [
                            "WOS:000320080700004"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1016/j.mejo.2013.04.003",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000320080700004&DestApp=WOS_CPL",
                            "is_downloadable": false
                        },
                        {
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84877809061&origin=inward",
                            "is_downloadable": false,
                            "label": "url"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576376",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576376",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:15Z",
                    "rm:modifier_id": "B000249145",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-03-08T06:53:15Z",
                    "paper_title": {
                        "ja": "The ramped-step voltage in adiabatic logic circuits: Analysis of parameters to further reduce power dissipation",
                        "en": "The ramped-step voltage in adiabatic logic circuits: Analysis of parameters to further reduce power dissipation"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "Nazrul Anuar Nayan"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ],
                        "en": [
                            {
                                "name": "Nazrul Anuar Nayan"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ]
                    },
                    "description": {
                        "ja": "Ramped-step voltage supplies are widely used in adiabatic switching. However, the set of analytical parameters available for understanding these voltage supplies is still limited. Our objective is to identify the parameters that have an effect on lowering power dissipation. Our results show that power dissipation can be significantly reduced using adiabatic logic, by increasing the charging and discharging times and by reducing the peak current flow through the transistors. The phenomenon of energy recovery is also demonstrated. A maximum of 40% reduction in the total power dissipation is shown from this analysis. © Maxwell Scientific Organization, 2013.",
                        "en": "Ramped-step voltage supplies are widely used in adiabatic switching. However, the set of analytical parameters available for understanding these voltage supplies is still limited. Our objective is to identify the parameters that have an effect on lowering power dissipation. Our results show that power dissipation can be significantly reduced using adiabatic logic, by increasing the charging and discharging times and by reducing the peak current flow through the transistors. The phenomenon of energy recovery is also demonstrated. A maximum of 40% reduction in the total power dissipation is shown from this analysis. © Maxwell Scientific Organization, 2013."
                    },
                    "publication_date": "2013-01-29",
                    "publication_name": {
                        "ja": "Research Journal of Applied Sciences, Engineering and Technology",
                        "en": "Research Journal of Applied Sciences, Engineering and Technology"
                    },
                    "volume": "5",
                    "starting_page": "114",
                    "ending_page": "117",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "issn": [
                            "2040-7459"
                        ],
                        "scopus_id": [
                            "84872761383"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "url",
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84872761383&origin=inward",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576374",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576374",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:15Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-08-31T17:14:59Z",
                    "paper_title": {
                        "en": "DPA resistance of charge-sharing symmetric adiabatic logic"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Cancio Monteiro"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ]
                    },
                    "description": {
                        "en": "We investigate our previously proposed charge sharing symmetric adiabatic logic, which was designed to thwart differential power analysis (DPA) attack. The ability of the logic to withstand DPA attacks is analyzed from the variations in the transitional power consumption of individual logics and in the bit-parallel cellular multiplier over GF(2m). Then, we compare the results with those of the previous secure logic styles using the same parameters and under the same conditions. Based on the simulated program with integrated circuit emphasis (SPICE) simulation results, we deduce that our proposed logic is a suitable candidate for secure hardware application in the low-power and low-frequency fields, such as contactless smart card, RFID tags, and wireless sensors. © 2013 IEEE."
                    },
                    "publication_date": "2013",
                    "publication_name": {
                        "en": "Proceedings - IEEE International Symposium on Circuits and Systems"
                    },
                    "starting_page": "2581",
                    "ending_page": "2584",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/ISCAS.2013.6572406"
                        ],
                        "issn": [
                            "0271-4310"
                        ],
                        "scopus_id": [
                            "84883317517"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/ISCAS.2013.6572406",
                            "is_downloadable": false
                        },
                        {
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84883317517&origin=inward",
                            "is_downloadable": false,
                            "label": "url"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/misc/19576373",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0010783/misc",
                    "rm:id": "19576373",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:53:15Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-08-31T17:18:26Z",
                    "paper_title": {
                        "en": "Low power secure AES S-box using adiabatic logic circuit"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Cancio Monteiro"
                            },
                            {
                                "name": "Yasuhiro Takahashi"
                            },
                            {
                                "name": "Toshikazu Sekine"
                            }
                        ]
                    },
                    "description": {
                        "en": "Numerous works on advanced encryption standard (AES) S-box architecture have been done using composite field arithmetic in Galois field. However, to the best of our knowledge, less information is available on both a secure circuit and the low power consumption. In this work, we implement our previous proposed charge-sharing symmetric adiabatic logic (CSSAL) in an 8-bit S-box circuit using multi-stage positive polarity Reed-Muller (PPRM) representation over composite field technique. The logic sharing method for frequently same logic function usage in the combination logic is applied. Consequently, the low-complexity, high resistive and the low-power consumption are achieved. The results in this paper are obtained from the SPICE simulation with 0.18-μm 1.8-V standard CMOS technology at operating frequency of 1.25-70 MHz. Base on the logic speed, security performance and low-power requirement, we deduce that our proposed logic is applicable for contactless smart cards, RFID tags, and wireless sensors. © 2013 IEEE."
                    },
                    "publication_date": "2013",
                    "publication_name": {
                        "en": "2013 IEEE Faible Tension Faible Consommation, FTFC 2013"
                    },
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/FTFC.2013.6577751"
                        ],
                        "scopus_id": [
                            "84883444555"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/FTFC.2013.6577751",
                            "is_downloadable": false
                        },
                        {
                            "@id": "http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=84883444555&origin=inward",
                            "is_downloadable": false,
                            "label": "url"
                        }
                    ]
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0010783/association_memberships",
            "@type": "association_memberships",
            "@reverse": "https://api.researchmap.jp/read0010783",
            "total_items": 4,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0010783/association_memberships/966419",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0010783/association_memberships",
                    "rm:id": "966419",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "academic_society_name": {
                        "ja": "IEEE"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/association_memberships/966418",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0010783/association_memberships",
                    "rm:id": "966418",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "academic_society_name": {
                        "ja": "電子情報通信学会"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/association_memberships/966417",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0010783/association_memberships",
                    "rm:id": "966417",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "academic_society_name": {
                        "en": "IEICE"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/association_memberships/966416",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0010783/association_memberships",
                    "rm:id": "966416",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "academic_society_name": {
                        "en": "IEEE"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0010783/works",
            "@type": "works",
            "@reverse": "https://api.researchmap.jp/read0010783",
            "total_items": 2,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0010783/works/466364",
                    "@type": "works",
                    "@reverse": "https://api.researchmap.jp/read0010783/works",
                    "rm:id": "466364",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "work_title": {
                        "ja": "不均一線路の時間領域解析及び合成"
                    },
                    "from_date": "1999",
                    "to_date": "2002"
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/works/466363",
                    "@type": "works",
                    "@reverse": "https://api.researchmap.jp/read0010783/works",
                    "rm:id": "466363",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "work_title": {
                        "en": "Time Domain Analysis and Synthsis of Nonuniform Transmission Lines"
                    },
                    "from_date": "1999",
                    "to_date": "2002"
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0010783/research_projects",
            "@type": "research_projects",
            "@reverse": "https://api.researchmap.jp/read0010783",
            "total_items": 4,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0010783/research_projects/1287633",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0010783/research_projects",
                    "rm:id": "1287633",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "research_project_title": {
                        "ja": "不均一線路の解析及び合成"
                    },
                    "system_name": {
                        "ja": "その他の研究制度"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/research_projects/1287632",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0010783/research_projects",
                    "rm:id": "1287632",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "research_project_title": {
                        "ja": "分布集中定数混在回路の設計"
                    },
                    "system_name": {
                        "ja": "その他の研究制度"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/research_projects/1287631",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0010783/research_projects",
                    "rm:id": "1287631",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "research_project_title": {
                        "en": "Analysis and Synthsis of Nonuniform Transmission Lines"
                    },
                    "system_name": {
                        "en": "The Other Research Programs"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/research_projects/1287630",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0010783/research_projects",
                    "rm:id": "1287630",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "1000022553",
                    "rm:creator_type": "myself",
                    "rm:created": "2007-10-14T15:00:00Z",
                    "rm:modifier_id": "1000022553",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2007-10-14T15:00:00Z",
                    "research_project_title": {
                        "en": "Mixed Lumped and Distributed Circuits Design"
                    },
                    "system_name": {
                        "en": "The Other Research Programs"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0010783/industrial_property_rights",
            "@type": "industrial_property_rights",
            "@reverse": "https://api.researchmap.jp/read0010783",
            "total_items": 5,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0010783/industrial_property_rights/1963652",
                    "@type": "industrial_property_rights",
                    "@reverse": "https://api.researchmap.jp/read0010783/industrial_property_rights",
                    "rm:id": "1963652",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:24:32Z",
                    "rm:modifier_id": "B000249145",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-03-08T06:24:32Z",
                    "industrial_property_right_type": "patent_right",
                    "industrial_property_right_title": {
                        "ja": "差動論理によりサイドチャネル攻撃から保護される暗号回路"
                    },
                    "inventors": {
                        "ja": [
                            {
                                "name": "高▼橋 康宏"
                            },
                            {
                                "name": "モンテイロ カンシオ"
                            },
                            {
                                "name": "関根 敏和"
                            }
                        ]
                    },
                    "inventors_text": {
                        "ja": "▲高▼橋  康宏, モンテイロ  カンシオ, 関根  敏和"
                    },
                    "application_number": "特願2012-274909",
                    "application_date": "2012-12-17",
                    "applicants": [
                        {
                            "applicant": {
                                "ja": "高橋 康宏"
                            },
                            "rm:institution_code": "9999999999"
                        }
                    ],
                    "patent_announcement_number": "特開2014-120942",
                    "patent_announcement_date": "2014-06-30",
                    "identifiers": {
                        "j_global_id": [
                            "201403016733051786"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "j_global",
                            "@id": "https://jglobal.jst.go.jp/detail?JGLOBAL_ID=201403016733051786"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/industrial_property_rights/1963654",
                    "@type": "industrial_property_rights",
                    "@reverse": "https://api.researchmap.jp/read0010783/industrial_property_rights",
                    "rm:id": "1963654",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:24:32Z",
                    "rm:modifier_id": "B000249145",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-03-08T06:24:32Z",
                    "industrial_property_right_type": "patent_right",
                    "industrial_property_right_title": {
                        "ja": "2相駆動CMOS断熱的論理回路"
                    },
                    "inventors": {
                        "ja": [
                            {
                                "name": "高橋 康宏"
                            },
                            {
                                "name": "関根 敏和"
                            }
                        ]
                    },
                    "inventors_text": {
                        "ja": "高橋  康宏, 関根  敏和"
                    },
                    "application_number": "特願2008-128407",
                    "application_date": "2008-05-15",
                    "applicants": [
                        {
                            "applicant": {
                                "ja": "セイコーエプソン株式会社"
                            },
                            "rm:institution_code": "P028000000"
                        }
                    ],
                    "patent_announcement_number": "特開2009-278433",
                    "patent_announcement_date": "2009-11-26",
                    "patent_number": "特許第5239501号",
                    "issue_date": "2013-04-12",
                    "identifiers": {
                        "j_global_id": [
                            "201303034440416934"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "j_global",
                            "@id": "https://jglobal.jst.go.jp/detail?JGLOBAL_ID=201303034440416934"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/industrial_property_rights/1963653",
                    "@type": "industrial_property_rights",
                    "@reverse": "https://api.researchmap.jp/read0010783/industrial_property_rights",
                    "rm:id": "1963653",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:24:32Z",
                    "rm:modifier_id": "B000249145",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-03-08T06:24:32Z",
                    "industrial_property_right_type": "patent_right",
                    "industrial_property_right_title": {
                        "ja": "SRAMおよびその制御方法"
                    },
                    "inventors": {
                        "ja": [
                            {
                                "name": "高▼橋 康宏"
                            },
                            {
                                "name": "古宮山 英明"
                            },
                            {
                                "name": "関根 敏和"
                            }
                        ]
                    },
                    "inventors_text": {
                        "ja": "▲高▼橋  康宏, 古宮山  英明, 関根  敏和"
                    },
                    "application_number": "特願2011-191496",
                    "application_date": "2011-09-02",
                    "applicants": [
                        {
                            "applicant": {
                                "ja": "高橋 康宏"
                            },
                            "rm:institution_code": "9999999999"
                        }
                    ],
                    "patent_announcement_number": "特開2013-054793",
                    "patent_announcement_date": "2013-03-21",
                    "identifiers": {
                        "j_global_id": [
                            "201303024067727520"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "j_global",
                            "@id": "https://jglobal.jst.go.jp/detail?JGLOBAL_ID=201303024067727520"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/industrial_property_rights/1963655",
                    "@type": "industrial_property_rights",
                    "@reverse": "https://api.researchmap.jp/read0010783/industrial_property_rights",
                    "rm:id": "1963655",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-03-08T06:24:32Z",
                    "rm:modifier_id": "B000249145",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-03-08T06:24:32Z",
                    "industrial_property_right_type": "patent_right",
                    "industrial_property_right_title": {
                        "ja": "2相駆動CMOS断熱的論理回路"
                    },
                    "inventors": {
                        "ja": [
                            {
                                "name": "高橋 康宏"
                            },
                            {
                                "name": "関根 敏和"
                            }
                        ]
                    },
                    "inventors_text": {
                        "ja": "高橋  康宏, 関根  敏和"
                    },
                    "application_number": "特願2008-128407",
                    "application_date": "2008-05-15",
                    "applicants": [
                        {
                            "applicant": {
                                "ja": "高橋 康宏"
                            },
                            "rm:institution_code": "9999999999"
                        }
                    ],
                    "patent_announcement_number": "特開2009-278433",
                    "patent_announcement_date": "2009-11-26",
                    "identifiers": {
                        "j_global_id": [
                            "200903019106216442"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "j_global",
                            "@id": "https://jglobal.jst.go.jp/detail?JGLOBAL_ID=200903019106216442"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0010783/industrial_property_rights/1890985",
                    "@type": "industrial_property_rights",
                    "@reverse": "https://api.researchmap.jp/read0010783/industrial_property_rights",
                    "rm:id": "1890985",
                    "rm:user_id": "1000022553",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "B000249145",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-02-05T01:17:11Z",
                    "rm:modifier_id": "B000249145",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-03-08T06:24:32Z",
                    "industrial_property_right_type": "patent_right",
                    "industrial_property_right_title": {
                        "ja": "圧力センサ素子"
                    },
                    "inventors": {
                        "ja": [
                            {
                                "name": "元島 栖二"
                            },
                            {
                                "name": "関根 敏和"
                            },
                            {
                                "name": "河邊 憲次"
                            }
                        ]
                    },
                    "inventors_text": {
                        "ja": "元島  栖二, 関根  敏和, 河邊  憲次"
                    },
                    "application_number": "特願2006-259816",
                    "application_date": "2006-09-25",
                    "applicants": [
                        {
                            "applicant": {
                                "ja": "国立大学法人岐阜大学, シーエムシー技術開発 株式会社"
                            },
                            "rm:institution_code": "9999999999"
                        }
                    ],
                    "patent_announcement_number": "特開2008-082712",
                    "patent_announcement_date": "2008-04-10",
                    "identifiers": {
                        "j_global_id": [
                            "200903098364562492"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "j_global",
                            "@id": "https://jglobal.jst.go.jp/detail?JGLOBAL_ID=200903098364562492"
                        }
                    ]
                }
            ]
        }
    ]
}