// Seed: 2661745632
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2 & 1;
  wire id_3;
  wire id_5;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    output tri id_0,
    output supply0 id_1,
    output tri1 id_2,
    output tri1 id_3
);
  tri id_5;
  assign id_5 = id_5 ? 1'b0 : id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
