
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Mon Feb  5 04:36:02 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64Zfinx/fmsub.s.cgf \
 \
//                  -- xlen 64  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmsub.s instruction of the RISC-V RV64_Zfinx,RV64_Zdinx extension for the fmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64I_Zfinx,RV64I_Zdinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*);def TEST_CASE_1=True;",fmsub_b15)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_13039:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ec28 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c15c5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb1ec28; op2val:0x805c15c5;
op3val:0xbf800003; valaddr_reg:x13; val_offset:39051*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39051*FLEN/8, x14, x11, x12)

inst_13040:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ec28 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c15c5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb1ec28; op2val:0x805c15c5;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:39054*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39054*FLEN/8, x14, x11, x12)

inst_13041:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ec28 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c15c5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb1ec28; op2val:0x805c15c5;
op3val:0xbf800001; valaddr_reg:x13; val_offset:39057*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39057*FLEN/8, x14, x11, x12)

inst_13042:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ec28 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c15c5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb1ec28; op2val:0x805c15c5;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:39060*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39060*FLEN/8, x14, x11, x12)

inst_13043:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ec28 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c15c5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb1ec28; op2val:0x805c15c5;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:39063*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39063*FLEN/8, x14, x11, x12)

inst_13044:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ec28 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c15c5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb1ec28; op2val:0x805c15c5;
op3val:0xbf999999; valaddr_reg:x13; val_offset:39066*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39066*FLEN/8, x14, x11, x12)

inst_13045:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ec28 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c15c5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb1ec28; op2val:0x805c15c5;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:39069*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39069*FLEN/8, x14, x11, x12)

inst_13046:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ec28 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c15c5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb1ec28; op2val:0x805c15c5;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:39072*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39072*FLEN/8, x14, x11, x12)

inst_13047:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ec28 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c15c5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb1ec28; op2val:0x805c15c5;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:39075*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39075*FLEN/8, x14, x11, x12)

inst_13048:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ec28 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c15c5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb1ec28; op2val:0x805c15c5;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:39078*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39078*FLEN/8, x14, x11, x12)

inst_13049:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ec28 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c15c5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb1ec28; op2val:0x805c15c5;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:39081*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39081*FLEN/8, x14, x11, x12)

inst_13050:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ec28 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c15c5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb1ec28; op2val:0x805c15c5;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:39084*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39084*FLEN/8, x14, x11, x12)

inst_13051:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x31ec28 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c15c5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb1ec28; op2val:0x805c15c5;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:39087*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39087*FLEN/8, x14, x11, x12)

inst_13052:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2800000; valaddr_reg:x13; val_offset:39090*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39090*FLEN/8, x14, x11, x12)

inst_13053:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2ffffff; valaddr_reg:x13; val_offset:39093*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39093*FLEN/8, x14, x11, x12)

inst_13054:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2c00000; valaddr_reg:x13; val_offset:39096*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39096*FLEN/8, x14, x11, x12)

inst_13055:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2bfffff; valaddr_reg:x13; val_offset:39099*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39099*FLEN/8, x14, x11, x12)

inst_13056:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2e00000; valaddr_reg:x13; val_offset:39102*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39102*FLEN/8, x14, x11, x12)

inst_13057:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb29fffff; valaddr_reg:x13; val_offset:39105*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39105*FLEN/8, x14, x11, x12)

inst_13058:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2f00000; valaddr_reg:x13; val_offset:39108*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39108*FLEN/8, x14, x11, x12)

inst_13059:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb28fffff; valaddr_reg:x13; val_offset:39111*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39111*FLEN/8, x14, x11, x12)

inst_13060:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2f80000; valaddr_reg:x13; val_offset:39114*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39114*FLEN/8, x14, x11, x12)

inst_13061:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb287ffff; valaddr_reg:x13; val_offset:39117*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39117*FLEN/8, x14, x11, x12)

inst_13062:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2fc0000; valaddr_reg:x13; val_offset:39120*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39120*FLEN/8, x14, x11, x12)

inst_13063:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb283ffff; valaddr_reg:x13; val_offset:39123*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39123*FLEN/8, x14, x11, x12)

inst_13064:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2fe0000; valaddr_reg:x13; val_offset:39126*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39126*FLEN/8, x14, x11, x12)

inst_13065:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb281ffff; valaddr_reg:x13; val_offset:39129*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39129*FLEN/8, x14, x11, x12)

inst_13066:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2ff0000; valaddr_reg:x13; val_offset:39132*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39132*FLEN/8, x14, x11, x12)

inst_13067:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb280ffff; valaddr_reg:x13; val_offset:39135*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39135*FLEN/8, x14, x11, x12)

inst_13068:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2ff8000; valaddr_reg:x13; val_offset:39138*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39138*FLEN/8, x14, x11, x12)

inst_13069:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2807fff; valaddr_reg:x13; val_offset:39141*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39141*FLEN/8, x14, x11, x12)

inst_13070:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2ffc000; valaddr_reg:x13; val_offset:39144*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39144*FLEN/8, x14, x11, x12)

inst_13071:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2803fff; valaddr_reg:x13; val_offset:39147*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39147*FLEN/8, x14, x11, x12)

inst_13072:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2ffe000; valaddr_reg:x13; val_offset:39150*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39150*FLEN/8, x14, x11, x12)

inst_13073:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2801fff; valaddr_reg:x13; val_offset:39153*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39153*FLEN/8, x14, x11, x12)

inst_13074:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2fff000; valaddr_reg:x13; val_offset:39156*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39156*FLEN/8, x14, x11, x12)

inst_13075:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2800fff; valaddr_reg:x13; val_offset:39159*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39159*FLEN/8, x14, x11, x12)

inst_13076:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2fff800; valaddr_reg:x13; val_offset:39162*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39162*FLEN/8, x14, x11, x12)

inst_13077:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb28007ff; valaddr_reg:x13; val_offset:39165*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39165*FLEN/8, x14, x11, x12)

inst_13078:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2fffc00; valaddr_reg:x13; val_offset:39168*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39168*FLEN/8, x14, x11, x12)

RVTEST_SIGBASE(x11,signature_x11_102)
inst_13079:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb28003ff; valaddr_reg:x13; val_offset:39171*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39171*FLEN/8, x14, x11, x12)

inst_13080:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2fffe00; valaddr_reg:x13; val_offset:39174*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39174*FLEN/8, x14, x11, x12)

inst_13081:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb28001ff; valaddr_reg:x13; val_offset:39177*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39177*FLEN/8, x14, x11, x12)

inst_13082:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2ffff00; valaddr_reg:x13; val_offset:39180*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39180*FLEN/8, x14, x11, x12)

inst_13083:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb28000ff; valaddr_reg:x13; val_offset:39183*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39183*FLEN/8, x14, x11, x12)

inst_13084:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2ffff80; valaddr_reg:x13; val_offset:39186*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39186*FLEN/8, x14, x11, x12)

inst_13085:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb280007f; valaddr_reg:x13; val_offset:39189*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39189*FLEN/8, x14, x11, x12)

inst_13086:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2ffffc0; valaddr_reg:x13; val_offset:39192*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39192*FLEN/8, x14, x11, x12)

inst_13087:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb280003f; valaddr_reg:x13; val_offset:39195*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39195*FLEN/8, x14, x11, x12)

inst_13088:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2ffffe0; valaddr_reg:x13; val_offset:39198*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39198*FLEN/8, x14, x11, x12)

inst_13089:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb280001f; valaddr_reg:x13; val_offset:39201*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39201*FLEN/8, x14, x11, x12)

inst_13090:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2fffff0; valaddr_reg:x13; val_offset:39204*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39204*FLEN/8, x14, x11, x12)

inst_13091:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb280000f; valaddr_reg:x13; val_offset:39207*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39207*FLEN/8, x14, x11, x12)

inst_13092:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2fffff8; valaddr_reg:x13; val_offset:39210*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39210*FLEN/8, x14, x11, x12)

inst_13093:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2800007; valaddr_reg:x13; val_offset:39213*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39213*FLEN/8, x14, x11, x12)

inst_13094:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2fffffc; valaddr_reg:x13; val_offset:39216*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39216*FLEN/8, x14, x11, x12)

inst_13095:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2800003; valaddr_reg:x13; val_offset:39219*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39219*FLEN/8, x14, x11, x12)

inst_13096:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2fffffe; valaddr_reg:x13; val_offset:39222*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39222*FLEN/8, x14, x11, x12)

inst_13097:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x65 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xb2800001; valaddr_reg:x13; val_offset:39225*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39225*FLEN/8, x14, x11, x12)

inst_13098:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:39228*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39228*FLEN/8, x14, x11, x12)

inst_13099:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbf800007; valaddr_reg:x13; val_offset:39231*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39231*FLEN/8, x14, x11, x12)

inst_13100:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:39234*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39234*FLEN/8, x14, x11, x12)

inst_13101:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbf800003; valaddr_reg:x13; val_offset:39237*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39237*FLEN/8, x14, x11, x12)

inst_13102:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:39240*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39240*FLEN/8, x14, x11, x12)

inst_13103:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbf800001; valaddr_reg:x13; val_offset:39243*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39243*FLEN/8, x14, x11, x12)

inst_13104:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:39246*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39246*FLEN/8, x14, x11, x12)

inst_13105:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:39249*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39249*FLEN/8, x14, x11, x12)

inst_13106:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbf999999; valaddr_reg:x13; val_offset:39252*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39252*FLEN/8, x14, x11, x12)

inst_13107:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:39255*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39255*FLEN/8, x14, x11, x12)

inst_13108:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:39258*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39258*FLEN/8, x14, x11, x12)

inst_13109:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:39261*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39261*FLEN/8, x14, x11, x12)

inst_13110:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:39264*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39264*FLEN/8, x14, x11, x12)

inst_13111:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:39267*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39267*FLEN/8, x14, x11, x12)

inst_13112:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:39270*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39270*FLEN/8, x14, x11, x12)

inst_13113:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2acac3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2ff6fa and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2acac3; op2val:0x802ff6fa;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:39273*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39273*FLEN/8, x14, x11, x12)

inst_13114:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb3000000; valaddr_reg:x13; val_offset:39276*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39276*FLEN/8, x14, x11, x12)

inst_13115:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37fffff; valaddr_reg:x13; val_offset:39279*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39279*FLEN/8, x14, x11, x12)

inst_13116:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb3400000; valaddr_reg:x13; val_offset:39282*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39282*FLEN/8, x14, x11, x12)

inst_13117:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb33fffff; valaddr_reg:x13; val_offset:39285*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39285*FLEN/8, x14, x11, x12)

inst_13118:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb3600000; valaddr_reg:x13; val_offset:39288*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39288*FLEN/8, x14, x11, x12)

inst_13119:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb31fffff; valaddr_reg:x13; val_offset:39291*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39291*FLEN/8, x14, x11, x12)

inst_13120:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb3700000; valaddr_reg:x13; val_offset:39294*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39294*FLEN/8, x14, x11, x12)

inst_13121:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb30fffff; valaddr_reg:x13; val_offset:39297*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39297*FLEN/8, x14, x11, x12)

inst_13122:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb3780000; valaddr_reg:x13; val_offset:39300*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39300*FLEN/8, x14, x11, x12)

inst_13123:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb307ffff; valaddr_reg:x13; val_offset:39303*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39303*FLEN/8, x14, x11, x12)

inst_13124:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37c0000; valaddr_reg:x13; val_offset:39306*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39306*FLEN/8, x14, x11, x12)

inst_13125:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb303ffff; valaddr_reg:x13; val_offset:39309*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39309*FLEN/8, x14, x11, x12)

inst_13126:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37e0000; valaddr_reg:x13; val_offset:39312*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39312*FLEN/8, x14, x11, x12)

inst_13127:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb301ffff; valaddr_reg:x13; val_offset:39315*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39315*FLEN/8, x14, x11, x12)

inst_13128:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37f0000; valaddr_reg:x13; val_offset:39318*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39318*FLEN/8, x14, x11, x12)

inst_13129:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb300ffff; valaddr_reg:x13; val_offset:39321*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39321*FLEN/8, x14, x11, x12)

inst_13130:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37f8000; valaddr_reg:x13; val_offset:39324*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39324*FLEN/8, x14, x11, x12)

inst_13131:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb3007fff; valaddr_reg:x13; val_offset:39327*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39327*FLEN/8, x14, x11, x12)

inst_13132:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37fc000; valaddr_reg:x13; val_offset:39330*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39330*FLEN/8, x14, x11, x12)

inst_13133:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb3003fff; valaddr_reg:x13; val_offset:39333*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39333*FLEN/8, x14, x11, x12)

inst_13134:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37fe000; valaddr_reg:x13; val_offset:39336*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39336*FLEN/8, x14, x11, x12)

inst_13135:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb3001fff; valaddr_reg:x13; val_offset:39339*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39339*FLEN/8, x14, x11, x12)

inst_13136:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37ff000; valaddr_reg:x13; val_offset:39342*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39342*FLEN/8, x14, x11, x12)

inst_13137:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb3000fff; valaddr_reg:x13; val_offset:39345*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39345*FLEN/8, x14, x11, x12)

inst_13138:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37ff800; valaddr_reg:x13; val_offset:39348*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39348*FLEN/8, x14, x11, x12)

inst_13139:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb30007ff; valaddr_reg:x13; val_offset:39351*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39351*FLEN/8, x14, x11, x12)

inst_13140:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37ffc00; valaddr_reg:x13; val_offset:39354*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39354*FLEN/8, x14, x11, x12)

inst_13141:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb30003ff; valaddr_reg:x13; val_offset:39357*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39357*FLEN/8, x14, x11, x12)

inst_13142:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37ffe00; valaddr_reg:x13; val_offset:39360*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39360*FLEN/8, x14, x11, x12)

inst_13143:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb30001ff; valaddr_reg:x13; val_offset:39363*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39363*FLEN/8, x14, x11, x12)

inst_13144:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37fff00; valaddr_reg:x13; val_offset:39366*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39366*FLEN/8, x14, x11, x12)

inst_13145:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb30000ff; valaddr_reg:x13; val_offset:39369*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39369*FLEN/8, x14, x11, x12)

inst_13146:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37fff80; valaddr_reg:x13; val_offset:39372*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39372*FLEN/8, x14, x11, x12)

inst_13147:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb300007f; valaddr_reg:x13; val_offset:39375*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39375*FLEN/8, x14, x11, x12)

inst_13148:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37fffc0; valaddr_reg:x13; val_offset:39378*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39378*FLEN/8, x14, x11, x12)

inst_13149:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb300003f; valaddr_reg:x13; val_offset:39381*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39381*FLEN/8, x14, x11, x12)

inst_13150:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37fffe0; valaddr_reg:x13; val_offset:39384*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39384*FLEN/8, x14, x11, x12)

inst_13151:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb300001f; valaddr_reg:x13; val_offset:39387*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39387*FLEN/8, x14, x11, x12)

inst_13152:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37ffff0; valaddr_reg:x13; val_offset:39390*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39390*FLEN/8, x14, x11, x12)

inst_13153:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb300000f; valaddr_reg:x13; val_offset:39393*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39393*FLEN/8, x14, x11, x12)

inst_13154:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37ffff8; valaddr_reg:x13; val_offset:39396*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39396*FLEN/8, x14, x11, x12)

inst_13155:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb3000007; valaddr_reg:x13; val_offset:39399*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39399*FLEN/8, x14, x11, x12)

inst_13156:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37ffffc; valaddr_reg:x13; val_offset:39402*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39402*FLEN/8, x14, x11, x12)

inst_13157:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb3000003; valaddr_reg:x13; val_offset:39405*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39405*FLEN/8, x14, x11, x12)

inst_13158:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb37ffffe; valaddr_reg:x13; val_offset:39408*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39408*FLEN/8, x14, x11, x12)

inst_13159:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x66 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xb3000001; valaddr_reg:x13; val_offset:39411*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39411*FLEN/8, x14, x11, x12)

inst_13160:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:39414*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39414*FLEN/8, x14, x11, x12)

inst_13161:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbf800007; valaddr_reg:x13; val_offset:39417*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39417*FLEN/8, x14, x11, x12)

inst_13162:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:39420*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39420*FLEN/8, x14, x11, x12)

inst_13163:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbf800003; valaddr_reg:x13; val_offset:39423*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39423*FLEN/8, x14, x11, x12)

inst_13164:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:39426*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39426*FLEN/8, x14, x11, x12)

inst_13165:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbf800001; valaddr_reg:x13; val_offset:39429*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39429*FLEN/8, x14, x11, x12)

inst_13166:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:39432*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39432*FLEN/8, x14, x11, x12)

inst_13167:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:39435*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39435*FLEN/8, x14, x11, x12)

inst_13168:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbf999999; valaddr_reg:x13; val_offset:39438*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39438*FLEN/8, x14, x11, x12)

inst_13169:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:39441*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39441*FLEN/8, x14, x11, x12)

inst_13170:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:39444*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39444*FLEN/8, x14, x11, x12)

inst_13171:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:39447*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39447*FLEN/8, x14, x11, x12)

inst_13172:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:39450*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39450*FLEN/8, x14, x11, x12)

inst_13173:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:39453*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39453*FLEN/8, x14, x11, x12)

inst_13174:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:39456*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39456*FLEN/8, x14, x11, x12)

inst_13175:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b9b11 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x458a37 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eeb9b11; op2val:0x80458a37;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:39459*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39459*FLEN/8, x14, x11, x12)

inst_13176:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3800000; valaddr_reg:x13; val_offset:39462*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39462*FLEN/8, x14, x11, x12)

inst_13177:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3ffffff; valaddr_reg:x13; val_offset:39465*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39465*FLEN/8, x14, x11, x12)

inst_13178:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3c00000; valaddr_reg:x13; val_offset:39468*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39468*FLEN/8, x14, x11, x12)

inst_13179:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3bfffff; valaddr_reg:x13; val_offset:39471*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39471*FLEN/8, x14, x11, x12)

inst_13180:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3e00000; valaddr_reg:x13; val_offset:39474*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39474*FLEN/8, x14, x11, x12)

inst_13181:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb39fffff; valaddr_reg:x13; val_offset:39477*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39477*FLEN/8, x14, x11, x12)

inst_13182:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3f00000; valaddr_reg:x13; val_offset:39480*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39480*FLEN/8, x14, x11, x12)

inst_13183:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb38fffff; valaddr_reg:x13; val_offset:39483*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39483*FLEN/8, x14, x11, x12)

inst_13184:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3f80000; valaddr_reg:x13; val_offset:39486*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39486*FLEN/8, x14, x11, x12)

inst_13185:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb387ffff; valaddr_reg:x13; val_offset:39489*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39489*FLEN/8, x14, x11, x12)

inst_13186:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3fc0000; valaddr_reg:x13; val_offset:39492*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39492*FLEN/8, x14, x11, x12)

inst_13187:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb383ffff; valaddr_reg:x13; val_offset:39495*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39495*FLEN/8, x14, x11, x12)

inst_13188:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3fe0000; valaddr_reg:x13; val_offset:39498*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39498*FLEN/8, x14, x11, x12)

inst_13189:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb381ffff; valaddr_reg:x13; val_offset:39501*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39501*FLEN/8, x14, x11, x12)

inst_13190:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3ff0000; valaddr_reg:x13; val_offset:39504*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39504*FLEN/8, x14, x11, x12)

inst_13191:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb380ffff; valaddr_reg:x13; val_offset:39507*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39507*FLEN/8, x14, x11, x12)

inst_13192:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3ff8000; valaddr_reg:x13; val_offset:39510*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39510*FLEN/8, x14, x11, x12)

inst_13193:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3807fff; valaddr_reg:x13; val_offset:39513*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39513*FLEN/8, x14, x11, x12)

inst_13194:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3ffc000; valaddr_reg:x13; val_offset:39516*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39516*FLEN/8, x14, x11, x12)

inst_13195:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3803fff; valaddr_reg:x13; val_offset:39519*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39519*FLEN/8, x14, x11, x12)

inst_13196:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3ffe000; valaddr_reg:x13; val_offset:39522*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39522*FLEN/8, x14, x11, x12)

inst_13197:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3801fff; valaddr_reg:x13; val_offset:39525*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39525*FLEN/8, x14, x11, x12)

inst_13198:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3fff000; valaddr_reg:x13; val_offset:39528*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39528*FLEN/8, x14, x11, x12)

inst_13199:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3800fff; valaddr_reg:x13; val_offset:39531*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39531*FLEN/8, x14, x11, x12)

inst_13200:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3fff800; valaddr_reg:x13; val_offset:39534*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39534*FLEN/8, x14, x11, x12)

inst_13201:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb38007ff; valaddr_reg:x13; val_offset:39537*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39537*FLEN/8, x14, x11, x12)

inst_13202:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3fffc00; valaddr_reg:x13; val_offset:39540*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39540*FLEN/8, x14, x11, x12)

inst_13203:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb38003ff; valaddr_reg:x13; val_offset:39543*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39543*FLEN/8, x14, x11, x12)

inst_13204:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3fffe00; valaddr_reg:x13; val_offset:39546*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39546*FLEN/8, x14, x11, x12)

inst_13205:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb38001ff; valaddr_reg:x13; val_offset:39549*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39549*FLEN/8, x14, x11, x12)

inst_13206:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3ffff00; valaddr_reg:x13; val_offset:39552*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39552*FLEN/8, x14, x11, x12)

RVTEST_SIGBASE(x11,signature_x11_103)
inst_13207:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb38000ff; valaddr_reg:x13; val_offset:39555*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39555*FLEN/8, x14, x11, x12)

inst_13208:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3ffff80; valaddr_reg:x13; val_offset:39558*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39558*FLEN/8, x14, x11, x12)

inst_13209:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb380007f; valaddr_reg:x13; val_offset:39561*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39561*FLEN/8, x14, x11, x12)

inst_13210:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3ffffc0; valaddr_reg:x13; val_offset:39564*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39564*FLEN/8, x14, x11, x12)

inst_13211:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb380003f; valaddr_reg:x13; val_offset:39567*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39567*FLEN/8, x14, x11, x12)

inst_13212:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3ffffe0; valaddr_reg:x13; val_offset:39570*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39570*FLEN/8, x14, x11, x12)

inst_13213:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb380001f; valaddr_reg:x13; val_offset:39573*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39573*FLEN/8, x14, x11, x12)

inst_13214:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3fffff0; valaddr_reg:x13; val_offset:39576*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39576*FLEN/8, x14, x11, x12)

inst_13215:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb380000f; valaddr_reg:x13; val_offset:39579*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39579*FLEN/8, x14, x11, x12)

inst_13216:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3fffff8; valaddr_reg:x13; val_offset:39582*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39582*FLEN/8, x14, x11, x12)

inst_13217:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3800007; valaddr_reg:x13; val_offset:39585*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39585*FLEN/8, x14, x11, x12)

inst_13218:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3fffffc; valaddr_reg:x13; val_offset:39588*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39588*FLEN/8, x14, x11, x12)

inst_13219:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3800003; valaddr_reg:x13; val_offset:39591*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39591*FLEN/8, x14, x11, x12)

inst_13220:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3fffffe; valaddr_reg:x13; val_offset:39594*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39594*FLEN/8, x14, x11, x12)

inst_13221:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x67 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xb3800001; valaddr_reg:x13; val_offset:39597*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39597*FLEN/8, x14, x11, x12)

inst_13222:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:39600*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39600*FLEN/8, x14, x11, x12)

inst_13223:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbf800007; valaddr_reg:x13; val_offset:39603*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39603*FLEN/8, x14, x11, x12)

inst_13224:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:39606*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39606*FLEN/8, x14, x11, x12)

inst_13225:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbf800003; valaddr_reg:x13; val_offset:39609*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39609*FLEN/8, x14, x11, x12)

inst_13226:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:39612*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39612*FLEN/8, x14, x11, x12)

inst_13227:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbf800001; valaddr_reg:x13; val_offset:39615*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39615*FLEN/8, x14, x11, x12)

inst_13228:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:39618*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39618*FLEN/8, x14, x11, x12)

inst_13229:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:39621*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39621*FLEN/8, x14, x11, x12)

inst_13230:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbf999999; valaddr_reg:x13; val_offset:39624*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39624*FLEN/8, x14, x11, x12)

inst_13231:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:39627*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39627*FLEN/8, x14, x11, x12)

inst_13232:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:39630*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39630*FLEN/8, x14, x11, x12)

inst_13233:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:39633*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39633*FLEN/8, x14, x11, x12)

inst_13234:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:39636*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39636*FLEN/8, x14, x11, x12)

inst_13235:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:39639*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39639*FLEN/8, x14, x11, x12)

inst_13236:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:39642*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39642*FLEN/8, x14, x11, x12)

inst_13237:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x02f26f and fs2 == 1 and fe2 == 0x06 and fm2 == 0x7a3d16 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b82f26f; op2val:0x837a3d16;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:39645*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39645*FLEN/8, x14, x11, x12)

inst_13238:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb4000000; valaddr_reg:x13; val_offset:39648*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39648*FLEN/8, x14, x11, x12)

inst_13239:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47fffff; valaddr_reg:x13; val_offset:39651*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39651*FLEN/8, x14, x11, x12)

inst_13240:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb4400000; valaddr_reg:x13; val_offset:39654*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39654*FLEN/8, x14, x11, x12)

inst_13241:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb43fffff; valaddr_reg:x13; val_offset:39657*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39657*FLEN/8, x14, x11, x12)

inst_13242:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb4600000; valaddr_reg:x13; val_offset:39660*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39660*FLEN/8, x14, x11, x12)

inst_13243:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb41fffff; valaddr_reg:x13; val_offset:39663*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39663*FLEN/8, x14, x11, x12)

inst_13244:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb4700000; valaddr_reg:x13; val_offset:39666*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39666*FLEN/8, x14, x11, x12)

inst_13245:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb40fffff; valaddr_reg:x13; val_offset:39669*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39669*FLEN/8, x14, x11, x12)

inst_13246:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb4780000; valaddr_reg:x13; val_offset:39672*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39672*FLEN/8, x14, x11, x12)

inst_13247:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb407ffff; valaddr_reg:x13; val_offset:39675*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39675*FLEN/8, x14, x11, x12)

inst_13248:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47c0000; valaddr_reg:x13; val_offset:39678*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39678*FLEN/8, x14, x11, x12)

inst_13249:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb403ffff; valaddr_reg:x13; val_offset:39681*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39681*FLEN/8, x14, x11, x12)

inst_13250:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47e0000; valaddr_reg:x13; val_offset:39684*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39684*FLEN/8, x14, x11, x12)

inst_13251:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb401ffff; valaddr_reg:x13; val_offset:39687*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39687*FLEN/8, x14, x11, x12)

inst_13252:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47f0000; valaddr_reg:x13; val_offset:39690*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39690*FLEN/8, x14, x11, x12)

inst_13253:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb400ffff; valaddr_reg:x13; val_offset:39693*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39693*FLEN/8, x14, x11, x12)

inst_13254:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47f8000; valaddr_reg:x13; val_offset:39696*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39696*FLEN/8, x14, x11, x12)

inst_13255:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb4007fff; valaddr_reg:x13; val_offset:39699*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39699*FLEN/8, x14, x11, x12)

inst_13256:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47fc000; valaddr_reg:x13; val_offset:39702*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39702*FLEN/8, x14, x11, x12)

inst_13257:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb4003fff; valaddr_reg:x13; val_offset:39705*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39705*FLEN/8, x14, x11, x12)

inst_13258:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47fe000; valaddr_reg:x13; val_offset:39708*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39708*FLEN/8, x14, x11, x12)

inst_13259:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb4001fff; valaddr_reg:x13; val_offset:39711*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39711*FLEN/8, x14, x11, x12)

inst_13260:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47ff000; valaddr_reg:x13; val_offset:39714*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39714*FLEN/8, x14, x11, x12)

inst_13261:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb4000fff; valaddr_reg:x13; val_offset:39717*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39717*FLEN/8, x14, x11, x12)

inst_13262:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47ff800; valaddr_reg:x13; val_offset:39720*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39720*FLEN/8, x14, x11, x12)

inst_13263:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb40007ff; valaddr_reg:x13; val_offset:39723*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39723*FLEN/8, x14, x11, x12)

inst_13264:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47ffc00; valaddr_reg:x13; val_offset:39726*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39726*FLEN/8, x14, x11, x12)

inst_13265:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb40003ff; valaddr_reg:x13; val_offset:39729*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39729*FLEN/8, x14, x11, x12)

inst_13266:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47ffe00; valaddr_reg:x13; val_offset:39732*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39732*FLEN/8, x14, x11, x12)

inst_13267:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb40001ff; valaddr_reg:x13; val_offset:39735*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39735*FLEN/8, x14, x11, x12)

inst_13268:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47fff00; valaddr_reg:x13; val_offset:39738*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39738*FLEN/8, x14, x11, x12)

inst_13269:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb40000ff; valaddr_reg:x13; val_offset:39741*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39741*FLEN/8, x14, x11, x12)

inst_13270:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47fff80; valaddr_reg:x13; val_offset:39744*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39744*FLEN/8, x14, x11, x12)

inst_13271:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb400007f; valaddr_reg:x13; val_offset:39747*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39747*FLEN/8, x14, x11, x12)

inst_13272:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47fffc0; valaddr_reg:x13; val_offset:39750*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39750*FLEN/8, x14, x11, x12)

inst_13273:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb400003f; valaddr_reg:x13; val_offset:39753*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39753*FLEN/8, x14, x11, x12)

inst_13274:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47fffe0; valaddr_reg:x13; val_offset:39756*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39756*FLEN/8, x14, x11, x12)

inst_13275:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb400001f; valaddr_reg:x13; val_offset:39759*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39759*FLEN/8, x14, x11, x12)

inst_13276:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47ffff0; valaddr_reg:x13; val_offset:39762*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39762*FLEN/8, x14, x11, x12)

inst_13277:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb400000f; valaddr_reg:x13; val_offset:39765*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39765*FLEN/8, x14, x11, x12)

inst_13278:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47ffff8; valaddr_reg:x13; val_offset:39768*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39768*FLEN/8, x14, x11, x12)

inst_13279:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb4000007; valaddr_reg:x13; val_offset:39771*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39771*FLEN/8, x14, x11, x12)

inst_13280:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47ffffc; valaddr_reg:x13; val_offset:39774*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39774*FLEN/8, x14, x11, x12)

inst_13281:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb4000003; valaddr_reg:x13; val_offset:39777*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39777*FLEN/8, x14, x11, x12)

inst_13282:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb47ffffe; valaddr_reg:x13; val_offset:39780*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39780*FLEN/8, x14, x11, x12)

inst_13283:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x68 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xb4000001; valaddr_reg:x13; val_offset:39783*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39783*FLEN/8, x14, x11, x12)

inst_13284:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:39786*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39786*FLEN/8, x14, x11, x12)

inst_13285:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbf800007; valaddr_reg:x13; val_offset:39789*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39789*FLEN/8, x14, x11, x12)

inst_13286:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:39792*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39792*FLEN/8, x14, x11, x12)

inst_13287:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbf800003; valaddr_reg:x13; val_offset:39795*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39795*FLEN/8, x14, x11, x12)

inst_13288:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:39798*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39798*FLEN/8, x14, x11, x12)

inst_13289:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbf800001; valaddr_reg:x13; val_offset:39801*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39801*FLEN/8, x14, x11, x12)

inst_13290:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:39804*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39804*FLEN/8, x14, x11, x12)

inst_13291:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:39807*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39807*FLEN/8, x14, x11, x12)

inst_13292:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbf999999; valaddr_reg:x13; val_offset:39810*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39810*FLEN/8, x14, x11, x12)

inst_13293:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:39813*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39813*FLEN/8, x14, x11, x12)

inst_13294:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:39816*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39816*FLEN/8, x14, x11, x12)

inst_13295:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:39819*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39819*FLEN/8, x14, x11, x12)

inst_13296:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:39822*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39822*FLEN/8, x14, x11, x12)

inst_13297:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:39825*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39825*FLEN/8, x14, x11, x12)

inst_13298:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:39828*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39828*FLEN/8, x14, x11, x12)

inst_13299:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x145408 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x5cea59 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7c945408; op2val:0x825cea59;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:39831*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39831*FLEN/8, x14, x11, x12)

inst_13300:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4800000; valaddr_reg:x13; val_offset:39834*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39834*FLEN/8, x14, x11, x12)

inst_13301:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4ffffff; valaddr_reg:x13; val_offset:39837*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39837*FLEN/8, x14, x11, x12)

inst_13302:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4c00000; valaddr_reg:x13; val_offset:39840*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39840*FLEN/8, x14, x11, x12)

inst_13303:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4bfffff; valaddr_reg:x13; val_offset:39843*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39843*FLEN/8, x14, x11, x12)

inst_13304:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4e00000; valaddr_reg:x13; val_offset:39846*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39846*FLEN/8, x14, x11, x12)

inst_13305:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb49fffff; valaddr_reg:x13; val_offset:39849*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39849*FLEN/8, x14, x11, x12)

inst_13306:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4f00000; valaddr_reg:x13; val_offset:39852*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39852*FLEN/8, x14, x11, x12)

inst_13307:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb48fffff; valaddr_reg:x13; val_offset:39855*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39855*FLEN/8, x14, x11, x12)

inst_13308:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4f80000; valaddr_reg:x13; val_offset:39858*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39858*FLEN/8, x14, x11, x12)

inst_13309:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb487ffff; valaddr_reg:x13; val_offset:39861*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39861*FLEN/8, x14, x11, x12)

inst_13310:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4fc0000; valaddr_reg:x13; val_offset:39864*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39864*FLEN/8, x14, x11, x12)

inst_13311:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb483ffff; valaddr_reg:x13; val_offset:39867*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39867*FLEN/8, x14, x11, x12)

inst_13312:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4fe0000; valaddr_reg:x13; val_offset:39870*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39870*FLEN/8, x14, x11, x12)

inst_13313:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb481ffff; valaddr_reg:x13; val_offset:39873*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39873*FLEN/8, x14, x11, x12)

inst_13314:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4ff0000; valaddr_reg:x13; val_offset:39876*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39876*FLEN/8, x14, x11, x12)

inst_13315:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb480ffff; valaddr_reg:x13; val_offset:39879*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39879*FLEN/8, x14, x11, x12)

inst_13316:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4ff8000; valaddr_reg:x13; val_offset:39882*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39882*FLEN/8, x14, x11, x12)

inst_13317:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4807fff; valaddr_reg:x13; val_offset:39885*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39885*FLEN/8, x14, x11, x12)

inst_13318:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4ffc000; valaddr_reg:x13; val_offset:39888*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39888*FLEN/8, x14, x11, x12)

inst_13319:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4803fff; valaddr_reg:x13; val_offset:39891*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39891*FLEN/8, x14, x11, x12)

inst_13320:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4ffe000; valaddr_reg:x13; val_offset:39894*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39894*FLEN/8, x14, x11, x12)

inst_13321:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4801fff; valaddr_reg:x13; val_offset:39897*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39897*FLEN/8, x14, x11, x12)

inst_13322:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4fff000; valaddr_reg:x13; val_offset:39900*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39900*FLEN/8, x14, x11, x12)

inst_13323:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4800fff; valaddr_reg:x13; val_offset:39903*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39903*FLEN/8, x14, x11, x12)

inst_13324:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4fff800; valaddr_reg:x13; val_offset:39906*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39906*FLEN/8, x14, x11, x12)

inst_13325:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb48007ff; valaddr_reg:x13; val_offset:39909*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39909*FLEN/8, x14, x11, x12)

inst_13326:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4fffc00; valaddr_reg:x13; val_offset:39912*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39912*FLEN/8, x14, x11, x12)

inst_13327:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb48003ff; valaddr_reg:x13; val_offset:39915*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39915*FLEN/8, x14, x11, x12)

inst_13328:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4fffe00; valaddr_reg:x13; val_offset:39918*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39918*FLEN/8, x14, x11, x12)

inst_13329:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb48001ff; valaddr_reg:x13; val_offset:39921*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39921*FLEN/8, x14, x11, x12)

inst_13330:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4ffff00; valaddr_reg:x13; val_offset:39924*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39924*FLEN/8, x14, x11, x12)

inst_13331:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb48000ff; valaddr_reg:x13; val_offset:39927*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39927*FLEN/8, x14, x11, x12)

inst_13332:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4ffff80; valaddr_reg:x13; val_offset:39930*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39930*FLEN/8, x14, x11, x12)

inst_13333:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb480007f; valaddr_reg:x13; val_offset:39933*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39933*FLEN/8, x14, x11, x12)

inst_13334:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4ffffc0; valaddr_reg:x13; val_offset:39936*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39936*FLEN/8, x14, x11, x12)

RVTEST_SIGBASE(x11,signature_x11_104)
inst_13335:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb480003f; valaddr_reg:x13; val_offset:39939*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39939*FLEN/8, x14, x11, x12)

inst_13336:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4ffffe0; valaddr_reg:x13; val_offset:39942*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39942*FLEN/8, x14, x11, x12)

inst_13337:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb480001f; valaddr_reg:x13; val_offset:39945*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39945*FLEN/8, x14, x11, x12)

inst_13338:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4fffff0; valaddr_reg:x13; val_offset:39948*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39948*FLEN/8, x14, x11, x12)

inst_13339:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb480000f; valaddr_reg:x13; val_offset:39951*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39951*FLEN/8, x14, x11, x12)

inst_13340:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4fffff8; valaddr_reg:x13; val_offset:39954*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39954*FLEN/8, x14, x11, x12)

inst_13341:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4800007; valaddr_reg:x13; val_offset:39957*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39957*FLEN/8, x14, x11, x12)

inst_13342:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4fffffc; valaddr_reg:x13; val_offset:39960*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39960*FLEN/8, x14, x11, x12)

inst_13343:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4800003; valaddr_reg:x13; val_offset:39963*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39963*FLEN/8, x14, x11, x12)

inst_13344:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4fffffe; valaddr_reg:x13; val_offset:39966*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39966*FLEN/8, x14, x11, x12)

inst_13345:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x69 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xb4800001; valaddr_reg:x13; val_offset:39969*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39969*FLEN/8, x14, x11, x12)

inst_13346:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:39972*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39972*FLEN/8, x14, x11, x12)

inst_13347:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbf800007; valaddr_reg:x13; val_offset:39975*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39975*FLEN/8, x14, x11, x12)

inst_13348:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:39978*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39978*FLEN/8, x14, x11, x12)

inst_13349:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbf800003; valaddr_reg:x13; val_offset:39981*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39981*FLEN/8, x14, x11, x12)

inst_13350:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:39984*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39984*FLEN/8, x14, x11, x12)

inst_13351:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbf800001; valaddr_reg:x13; val_offset:39987*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39987*FLEN/8, x14, x11, x12)

inst_13352:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:39990*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39990*FLEN/8, x14, x11, x12)

inst_13353:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:39993*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39993*FLEN/8, x14, x11, x12)

inst_13354:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbf999999; valaddr_reg:x13; val_offset:39996*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39996*FLEN/8, x14, x11, x12)

inst_13355:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:39999*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 39999*FLEN/8, x14, x11, x12)

inst_13356:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:40002*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40002*FLEN/8, x14, x11, x12)

inst_13357:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:40005*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40005*FLEN/8, x14, x11, x12)

inst_13358:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:40008*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40008*FLEN/8, x14, x11, x12)

inst_13359:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:40011*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40011*FLEN/8, x14, x11, x12)

inst_13360:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:40014*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40014*FLEN/8, x14, x11, x12)

inst_13361:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6adeed and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0b83d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6adeed; op2val:0x808b83d6;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:40017*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40017*FLEN/8, x14, x11, x12)

inst_13362:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb5000000; valaddr_reg:x13; val_offset:40020*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40020*FLEN/8, x14, x11, x12)

inst_13363:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57fffff; valaddr_reg:x13; val_offset:40023*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40023*FLEN/8, x14, x11, x12)

inst_13364:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb5400000; valaddr_reg:x13; val_offset:40026*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40026*FLEN/8, x14, x11, x12)

inst_13365:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb53fffff; valaddr_reg:x13; val_offset:40029*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40029*FLEN/8, x14, x11, x12)

inst_13366:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb5600000; valaddr_reg:x13; val_offset:40032*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40032*FLEN/8, x14, x11, x12)

inst_13367:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb51fffff; valaddr_reg:x13; val_offset:40035*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40035*FLEN/8, x14, x11, x12)

inst_13368:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb5700000; valaddr_reg:x13; val_offset:40038*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40038*FLEN/8, x14, x11, x12)

inst_13369:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb50fffff; valaddr_reg:x13; val_offset:40041*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40041*FLEN/8, x14, x11, x12)

inst_13370:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb5780000; valaddr_reg:x13; val_offset:40044*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40044*FLEN/8, x14, x11, x12)

inst_13371:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb507ffff; valaddr_reg:x13; val_offset:40047*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40047*FLEN/8, x14, x11, x12)

inst_13372:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57c0000; valaddr_reg:x13; val_offset:40050*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40050*FLEN/8, x14, x11, x12)

inst_13373:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb503ffff; valaddr_reg:x13; val_offset:40053*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40053*FLEN/8, x14, x11, x12)

inst_13374:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57e0000; valaddr_reg:x13; val_offset:40056*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40056*FLEN/8, x14, x11, x12)

inst_13375:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb501ffff; valaddr_reg:x13; val_offset:40059*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40059*FLEN/8, x14, x11, x12)

inst_13376:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57f0000; valaddr_reg:x13; val_offset:40062*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40062*FLEN/8, x14, x11, x12)

inst_13377:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb500ffff; valaddr_reg:x13; val_offset:40065*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40065*FLEN/8, x14, x11, x12)

inst_13378:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57f8000; valaddr_reg:x13; val_offset:40068*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40068*FLEN/8, x14, x11, x12)

inst_13379:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb5007fff; valaddr_reg:x13; val_offset:40071*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40071*FLEN/8, x14, x11, x12)

inst_13380:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57fc000; valaddr_reg:x13; val_offset:40074*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40074*FLEN/8, x14, x11, x12)

inst_13381:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb5003fff; valaddr_reg:x13; val_offset:40077*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40077*FLEN/8, x14, x11, x12)

inst_13382:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57fe000; valaddr_reg:x13; val_offset:40080*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40080*FLEN/8, x14, x11, x12)

inst_13383:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb5001fff; valaddr_reg:x13; val_offset:40083*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40083*FLEN/8, x14, x11, x12)

inst_13384:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57ff000; valaddr_reg:x13; val_offset:40086*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40086*FLEN/8, x14, x11, x12)

inst_13385:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb5000fff; valaddr_reg:x13; val_offset:40089*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40089*FLEN/8, x14, x11, x12)

inst_13386:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57ff800; valaddr_reg:x13; val_offset:40092*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40092*FLEN/8, x14, x11, x12)

inst_13387:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb50007ff; valaddr_reg:x13; val_offset:40095*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40095*FLEN/8, x14, x11, x12)

inst_13388:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57ffc00; valaddr_reg:x13; val_offset:40098*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40098*FLEN/8, x14, x11, x12)

inst_13389:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb50003ff; valaddr_reg:x13; val_offset:40101*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40101*FLEN/8, x14, x11, x12)

inst_13390:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57ffe00; valaddr_reg:x13; val_offset:40104*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40104*FLEN/8, x14, x11, x12)

inst_13391:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb50001ff; valaddr_reg:x13; val_offset:40107*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40107*FLEN/8, x14, x11, x12)

inst_13392:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57fff00; valaddr_reg:x13; val_offset:40110*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40110*FLEN/8, x14, x11, x12)

inst_13393:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb50000ff; valaddr_reg:x13; val_offset:40113*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40113*FLEN/8, x14, x11, x12)

inst_13394:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57fff80; valaddr_reg:x13; val_offset:40116*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40116*FLEN/8, x14, x11, x12)

inst_13395:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb500007f; valaddr_reg:x13; val_offset:40119*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40119*FLEN/8, x14, x11, x12)

inst_13396:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57fffc0; valaddr_reg:x13; val_offset:40122*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40122*FLEN/8, x14, x11, x12)

inst_13397:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb500003f; valaddr_reg:x13; val_offset:40125*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40125*FLEN/8, x14, x11, x12)

inst_13398:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57fffe0; valaddr_reg:x13; val_offset:40128*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40128*FLEN/8, x14, x11, x12)

inst_13399:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb500001f; valaddr_reg:x13; val_offset:40131*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40131*FLEN/8, x14, x11, x12)

inst_13400:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57ffff0; valaddr_reg:x13; val_offset:40134*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40134*FLEN/8, x14, x11, x12)

inst_13401:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb500000f; valaddr_reg:x13; val_offset:40137*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40137*FLEN/8, x14, x11, x12)

inst_13402:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57ffff8; valaddr_reg:x13; val_offset:40140*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40140*FLEN/8, x14, x11, x12)

inst_13403:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb5000007; valaddr_reg:x13; val_offset:40143*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40143*FLEN/8, x14, x11, x12)

inst_13404:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57ffffc; valaddr_reg:x13; val_offset:40146*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40146*FLEN/8, x14, x11, x12)

inst_13405:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb5000003; valaddr_reg:x13; val_offset:40149*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40149*FLEN/8, x14, x11, x12)

inst_13406:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb57ffffe; valaddr_reg:x13; val_offset:40152*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40152*FLEN/8, x14, x11, x12)

inst_13407:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xb5000001; valaddr_reg:x13; val_offset:40155*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40155*FLEN/8, x14, x11, x12)

inst_13408:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:40158*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40158*FLEN/8, x14, x11, x12)

inst_13409:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbf800007; valaddr_reg:x13; val_offset:40161*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40161*FLEN/8, x14, x11, x12)

inst_13410:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:40164*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40164*FLEN/8, x14, x11, x12)

inst_13411:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbf800003; valaddr_reg:x13; val_offset:40167*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40167*FLEN/8, x14, x11, x12)

inst_13412:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:40170*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40170*FLEN/8, x14, x11, x12)

inst_13413:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbf800001; valaddr_reg:x13; val_offset:40173*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40173*FLEN/8, x14, x11, x12)

inst_13414:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:40176*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40176*FLEN/8, x14, x11, x12)

inst_13415:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:40179*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40179*FLEN/8, x14, x11, x12)

inst_13416:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbf999999; valaddr_reg:x13; val_offset:40182*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40182*FLEN/8, x14, x11, x12)

inst_13417:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:40185*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40185*FLEN/8, x14, x11, x12)

inst_13418:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:40188*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40188*FLEN/8, x14, x11, x12)

inst_13419:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:40191*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40191*FLEN/8, x14, x11, x12)

inst_13420:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:40194*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40194*FLEN/8, x14, x11, x12)

inst_13421:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:40197*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40197*FLEN/8, x14, x11, x12)

inst_13422:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:40200*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40200*FLEN/8, x14, x11, x12)

inst_13423:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aecaa and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3af7a0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f0aecaa; op2val:0x803af7a0;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:40203*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40203*FLEN/8, x14, x11, x12)

inst_13424:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5800000; valaddr_reg:x13; val_offset:40206*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40206*FLEN/8, x14, x11, x12)

inst_13425:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5ffffff; valaddr_reg:x13; val_offset:40209*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40209*FLEN/8, x14, x11, x12)

inst_13426:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5c00000; valaddr_reg:x13; val_offset:40212*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40212*FLEN/8, x14, x11, x12)

inst_13427:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5bfffff; valaddr_reg:x13; val_offset:40215*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40215*FLEN/8, x14, x11, x12)

inst_13428:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5e00000; valaddr_reg:x13; val_offset:40218*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40218*FLEN/8, x14, x11, x12)

inst_13429:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb59fffff; valaddr_reg:x13; val_offset:40221*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40221*FLEN/8, x14, x11, x12)

inst_13430:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5f00000; valaddr_reg:x13; val_offset:40224*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40224*FLEN/8, x14, x11, x12)

inst_13431:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb58fffff; valaddr_reg:x13; val_offset:40227*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40227*FLEN/8, x14, x11, x12)

inst_13432:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5f80000; valaddr_reg:x13; val_offset:40230*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40230*FLEN/8, x14, x11, x12)

inst_13433:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb587ffff; valaddr_reg:x13; val_offset:40233*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40233*FLEN/8, x14, x11, x12)

inst_13434:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5fc0000; valaddr_reg:x13; val_offset:40236*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40236*FLEN/8, x14, x11, x12)

inst_13435:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb583ffff; valaddr_reg:x13; val_offset:40239*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40239*FLEN/8, x14, x11, x12)

inst_13436:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5fe0000; valaddr_reg:x13; val_offset:40242*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40242*FLEN/8, x14, x11, x12)

inst_13437:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb581ffff; valaddr_reg:x13; val_offset:40245*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40245*FLEN/8, x14, x11, x12)

inst_13438:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5ff0000; valaddr_reg:x13; val_offset:40248*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40248*FLEN/8, x14, x11, x12)

inst_13439:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb580ffff; valaddr_reg:x13; val_offset:40251*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40251*FLEN/8, x14, x11, x12)

inst_13440:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5ff8000; valaddr_reg:x13; val_offset:40254*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40254*FLEN/8, x14, x11, x12)

inst_13441:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5807fff; valaddr_reg:x13; val_offset:40257*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40257*FLEN/8, x14, x11, x12)

inst_13442:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5ffc000; valaddr_reg:x13; val_offset:40260*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40260*FLEN/8, x14, x11, x12)

inst_13443:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5803fff; valaddr_reg:x13; val_offset:40263*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40263*FLEN/8, x14, x11, x12)

inst_13444:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5ffe000; valaddr_reg:x13; val_offset:40266*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40266*FLEN/8, x14, x11, x12)

inst_13445:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5801fff; valaddr_reg:x13; val_offset:40269*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40269*FLEN/8, x14, x11, x12)

inst_13446:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5fff000; valaddr_reg:x13; val_offset:40272*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40272*FLEN/8, x14, x11, x12)

inst_13447:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5800fff; valaddr_reg:x13; val_offset:40275*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40275*FLEN/8, x14, x11, x12)

inst_13448:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5fff800; valaddr_reg:x13; val_offset:40278*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40278*FLEN/8, x14, x11, x12)

inst_13449:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb58007ff; valaddr_reg:x13; val_offset:40281*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40281*FLEN/8, x14, x11, x12)

inst_13450:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5fffc00; valaddr_reg:x13; val_offset:40284*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40284*FLEN/8, x14, x11, x12)

inst_13451:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb58003ff; valaddr_reg:x13; val_offset:40287*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40287*FLEN/8, x14, x11, x12)

inst_13452:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5fffe00; valaddr_reg:x13; val_offset:40290*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40290*FLEN/8, x14, x11, x12)

inst_13453:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb58001ff; valaddr_reg:x13; val_offset:40293*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40293*FLEN/8, x14, x11, x12)

inst_13454:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5ffff00; valaddr_reg:x13; val_offset:40296*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40296*FLEN/8, x14, x11, x12)

inst_13455:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb58000ff; valaddr_reg:x13; val_offset:40299*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40299*FLEN/8, x14, x11, x12)

inst_13456:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5ffff80; valaddr_reg:x13; val_offset:40302*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40302*FLEN/8, x14, x11, x12)

inst_13457:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb580007f; valaddr_reg:x13; val_offset:40305*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40305*FLEN/8, x14, x11, x12)

inst_13458:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5ffffc0; valaddr_reg:x13; val_offset:40308*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40308*FLEN/8, x14, x11, x12)

inst_13459:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb580003f; valaddr_reg:x13; val_offset:40311*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40311*FLEN/8, x14, x11, x12)

inst_13460:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5ffffe0; valaddr_reg:x13; val_offset:40314*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40314*FLEN/8, x14, x11, x12)

inst_13461:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb580001f; valaddr_reg:x13; val_offset:40317*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40317*FLEN/8, x14, x11, x12)

inst_13462:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5fffff0; valaddr_reg:x13; val_offset:40320*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40320*FLEN/8, x14, x11, x12)

RVTEST_SIGBASE(x11,signature_x11_105)
inst_13463:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb580000f; valaddr_reg:x13; val_offset:40323*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40323*FLEN/8, x14, x11, x12)

inst_13464:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5fffff8; valaddr_reg:x13; val_offset:40326*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40326*FLEN/8, x14, x11, x12)

inst_13465:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5800007; valaddr_reg:x13; val_offset:40329*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40329*FLEN/8, x14, x11, x12)

inst_13466:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5fffffc; valaddr_reg:x13; val_offset:40332*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40332*FLEN/8, x14, x11, x12)

inst_13467:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5800003; valaddr_reg:x13; val_offset:40335*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40335*FLEN/8, x14, x11, x12)

inst_13468:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5fffffe; valaddr_reg:x13; val_offset:40338*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40338*FLEN/8, x14, x11, x12)

inst_13469:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x6b and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xb5800001; valaddr_reg:x13; val_offset:40341*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40341*FLEN/8, x14, x11, x12)

inst_13470:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:40344*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40344*FLEN/8, x14, x11, x12)

inst_13471:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbf800007; valaddr_reg:x13; val_offset:40347*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40347*FLEN/8, x14, x11, x12)

inst_13472:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:40350*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40350*FLEN/8, x14, x11, x12)

inst_13473:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbf800003; valaddr_reg:x13; val_offset:40353*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40353*FLEN/8, x14, x11, x12)

inst_13474:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:40356*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40356*FLEN/8, x14, x11, x12)

inst_13475:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbf800001; valaddr_reg:x13; val_offset:40359*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40359*FLEN/8, x14, x11, x12)

inst_13476:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:40362*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40362*FLEN/8, x14, x11, x12)

inst_13477:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:40365*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40365*FLEN/8, x14, x11, x12)

inst_13478:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbf999999; valaddr_reg:x13; val_offset:40368*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40368*FLEN/8, x14, x11, x12)

inst_13479:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:40371*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40371*FLEN/8, x14, x11, x12)

inst_13480:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:40374*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40374*FLEN/8, x14, x11, x12)

inst_13481:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:40377*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40377*FLEN/8, x14, x11, x12)

inst_13482:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:40380*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40380*FLEN/8, x14, x11, x12)

inst_13483:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:40383*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40383*FLEN/8, x14, x11, x12)

inst_13484:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:40386*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40386*FLEN/8, x14, x11, x12)

inst_13485:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2851a5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x42ad94 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e2851a5; op2val:0x80c2ad94;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:40389*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40389*FLEN/8, x14, x11, x12)

inst_13486:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb6000000; valaddr_reg:x13; val_offset:40392*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40392*FLEN/8, x14, x11, x12)

inst_13487:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67fffff; valaddr_reg:x13; val_offset:40395*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40395*FLEN/8, x14, x11, x12)

inst_13488:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb6400000; valaddr_reg:x13; val_offset:40398*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40398*FLEN/8, x14, x11, x12)

inst_13489:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb63fffff; valaddr_reg:x13; val_offset:40401*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40401*FLEN/8, x14, x11, x12)

inst_13490:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb6600000; valaddr_reg:x13; val_offset:40404*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40404*FLEN/8, x14, x11, x12)

inst_13491:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb61fffff; valaddr_reg:x13; val_offset:40407*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40407*FLEN/8, x14, x11, x12)

inst_13492:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb6700000; valaddr_reg:x13; val_offset:40410*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40410*FLEN/8, x14, x11, x12)

inst_13493:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb60fffff; valaddr_reg:x13; val_offset:40413*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40413*FLEN/8, x14, x11, x12)

inst_13494:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb6780000; valaddr_reg:x13; val_offset:40416*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40416*FLEN/8, x14, x11, x12)

inst_13495:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb607ffff; valaddr_reg:x13; val_offset:40419*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40419*FLEN/8, x14, x11, x12)

inst_13496:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67c0000; valaddr_reg:x13; val_offset:40422*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40422*FLEN/8, x14, x11, x12)

inst_13497:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb603ffff; valaddr_reg:x13; val_offset:40425*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40425*FLEN/8, x14, x11, x12)

inst_13498:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67e0000; valaddr_reg:x13; val_offset:40428*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40428*FLEN/8, x14, x11, x12)

inst_13499:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb601ffff; valaddr_reg:x13; val_offset:40431*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40431*FLEN/8, x14, x11, x12)

inst_13500:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67f0000; valaddr_reg:x13; val_offset:40434*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40434*FLEN/8, x14, x11, x12)

inst_13501:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb600ffff; valaddr_reg:x13; val_offset:40437*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40437*FLEN/8, x14, x11, x12)

inst_13502:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67f8000; valaddr_reg:x13; val_offset:40440*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40440*FLEN/8, x14, x11, x12)

inst_13503:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb6007fff; valaddr_reg:x13; val_offset:40443*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40443*FLEN/8, x14, x11, x12)

inst_13504:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67fc000; valaddr_reg:x13; val_offset:40446*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40446*FLEN/8, x14, x11, x12)

inst_13505:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb6003fff; valaddr_reg:x13; val_offset:40449*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40449*FLEN/8, x14, x11, x12)

inst_13506:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67fe000; valaddr_reg:x13; val_offset:40452*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40452*FLEN/8, x14, x11, x12)

inst_13507:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb6001fff; valaddr_reg:x13; val_offset:40455*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40455*FLEN/8, x14, x11, x12)

inst_13508:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67ff000; valaddr_reg:x13; val_offset:40458*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40458*FLEN/8, x14, x11, x12)

inst_13509:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb6000fff; valaddr_reg:x13; val_offset:40461*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40461*FLEN/8, x14, x11, x12)

inst_13510:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67ff800; valaddr_reg:x13; val_offset:40464*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40464*FLEN/8, x14, x11, x12)

inst_13511:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb60007ff; valaddr_reg:x13; val_offset:40467*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40467*FLEN/8, x14, x11, x12)

inst_13512:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67ffc00; valaddr_reg:x13; val_offset:40470*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40470*FLEN/8, x14, x11, x12)

inst_13513:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb60003ff; valaddr_reg:x13; val_offset:40473*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40473*FLEN/8, x14, x11, x12)

inst_13514:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67ffe00; valaddr_reg:x13; val_offset:40476*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40476*FLEN/8, x14, x11, x12)

inst_13515:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb60001ff; valaddr_reg:x13; val_offset:40479*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40479*FLEN/8, x14, x11, x12)

inst_13516:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67fff00; valaddr_reg:x13; val_offset:40482*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40482*FLEN/8, x14, x11, x12)

inst_13517:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb60000ff; valaddr_reg:x13; val_offset:40485*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40485*FLEN/8, x14, x11, x12)

inst_13518:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67fff80; valaddr_reg:x13; val_offset:40488*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40488*FLEN/8, x14, x11, x12)

inst_13519:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb600007f; valaddr_reg:x13; val_offset:40491*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40491*FLEN/8, x14, x11, x12)

inst_13520:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67fffc0; valaddr_reg:x13; val_offset:40494*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40494*FLEN/8, x14, x11, x12)

inst_13521:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb600003f; valaddr_reg:x13; val_offset:40497*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40497*FLEN/8, x14, x11, x12)

inst_13522:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67fffe0; valaddr_reg:x13; val_offset:40500*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40500*FLEN/8, x14, x11, x12)

inst_13523:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb600001f; valaddr_reg:x13; val_offset:40503*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40503*FLEN/8, x14, x11, x12)

inst_13524:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67ffff0; valaddr_reg:x13; val_offset:40506*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40506*FLEN/8, x14, x11, x12)

inst_13525:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb600000f; valaddr_reg:x13; val_offset:40509*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40509*FLEN/8, x14, x11, x12)

inst_13526:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67ffff8; valaddr_reg:x13; val_offset:40512*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40512*FLEN/8, x14, x11, x12)

inst_13527:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb6000007; valaddr_reg:x13; val_offset:40515*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40515*FLEN/8, x14, x11, x12)

inst_13528:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67ffffc; valaddr_reg:x13; val_offset:40518*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40518*FLEN/8, x14, x11, x12)

inst_13529:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb6000003; valaddr_reg:x13; val_offset:40521*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40521*FLEN/8, x14, x11, x12)

inst_13530:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb67ffffe; valaddr_reg:x13; val_offset:40524*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40524*FLEN/8, x14, x11, x12)

inst_13531:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xb6000001; valaddr_reg:x13; val_offset:40527*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40527*FLEN/8, x14, x11, x12)

inst_13532:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:40530*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40530*FLEN/8, x14, x11, x12)

inst_13533:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbf800007; valaddr_reg:x13; val_offset:40533*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40533*FLEN/8, x14, x11, x12)

inst_13534:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:40536*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40536*FLEN/8, x14, x11, x12)

inst_13535:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbf800003; valaddr_reg:x13; val_offset:40539*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40539*FLEN/8, x14, x11, x12)

inst_13536:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:40542*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40542*FLEN/8, x14, x11, x12)

inst_13537:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbf800001; valaddr_reg:x13; val_offset:40545*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40545*FLEN/8, x14, x11, x12)

inst_13538:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:40548*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40548*FLEN/8, x14, x11, x12)

inst_13539:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:40551*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40551*FLEN/8, x14, x11, x12)

inst_13540:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbf999999; valaddr_reg:x13; val_offset:40554*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40554*FLEN/8, x14, x11, x12)

inst_13541:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:40557*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40557*FLEN/8, x14, x11, x12)

inst_13542:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:40560*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40560*FLEN/8, x14, x11, x12)

inst_13543:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:40563*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40563*FLEN/8, x14, x11, x12)

inst_13544:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:40566*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40566*FLEN/8, x14, x11, x12)

inst_13545:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:40569*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40569*FLEN/8, x14, x11, x12)

inst_13546:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:40572*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40572*FLEN/8, x14, x11, x12)

inst_13547:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3c54be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x56fee9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ebc54be; op2val:0x8056fee9;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:40575*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40575*FLEN/8, x14, x11, x12)

inst_13548:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6800000; valaddr_reg:x13; val_offset:40578*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40578*FLEN/8, x14, x11, x12)

inst_13549:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6ffffff; valaddr_reg:x13; val_offset:40581*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40581*FLEN/8, x14, x11, x12)

inst_13550:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6c00000; valaddr_reg:x13; val_offset:40584*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40584*FLEN/8, x14, x11, x12)

inst_13551:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6bfffff; valaddr_reg:x13; val_offset:40587*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40587*FLEN/8, x14, x11, x12)

inst_13552:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6e00000; valaddr_reg:x13; val_offset:40590*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40590*FLEN/8, x14, x11, x12)

inst_13553:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb69fffff; valaddr_reg:x13; val_offset:40593*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40593*FLEN/8, x14, x11, x12)

inst_13554:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6f00000; valaddr_reg:x13; val_offset:40596*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40596*FLEN/8, x14, x11, x12)

inst_13555:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb68fffff; valaddr_reg:x13; val_offset:40599*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40599*FLEN/8, x14, x11, x12)

inst_13556:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6f80000; valaddr_reg:x13; val_offset:40602*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40602*FLEN/8, x14, x11, x12)

inst_13557:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb687ffff; valaddr_reg:x13; val_offset:40605*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40605*FLEN/8, x14, x11, x12)

inst_13558:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6fc0000; valaddr_reg:x13; val_offset:40608*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40608*FLEN/8, x14, x11, x12)

inst_13559:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb683ffff; valaddr_reg:x13; val_offset:40611*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40611*FLEN/8, x14, x11, x12)

inst_13560:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6fe0000; valaddr_reg:x13; val_offset:40614*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40614*FLEN/8, x14, x11, x12)

inst_13561:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb681ffff; valaddr_reg:x13; val_offset:40617*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40617*FLEN/8, x14, x11, x12)

inst_13562:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6ff0000; valaddr_reg:x13; val_offset:40620*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40620*FLEN/8, x14, x11, x12)

inst_13563:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb680ffff; valaddr_reg:x13; val_offset:40623*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40623*FLEN/8, x14, x11, x12)

inst_13564:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6ff8000; valaddr_reg:x13; val_offset:40626*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40626*FLEN/8, x14, x11, x12)

inst_13565:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6807fff; valaddr_reg:x13; val_offset:40629*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40629*FLEN/8, x14, x11, x12)

inst_13566:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6ffc000; valaddr_reg:x13; val_offset:40632*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40632*FLEN/8, x14, x11, x12)

inst_13567:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6803fff; valaddr_reg:x13; val_offset:40635*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40635*FLEN/8, x14, x11, x12)

inst_13568:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6ffe000; valaddr_reg:x13; val_offset:40638*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40638*FLEN/8, x14, x11, x12)

inst_13569:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6801fff; valaddr_reg:x13; val_offset:40641*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40641*FLEN/8, x14, x11, x12)

inst_13570:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6fff000; valaddr_reg:x13; val_offset:40644*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40644*FLEN/8, x14, x11, x12)

inst_13571:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6800fff; valaddr_reg:x13; val_offset:40647*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40647*FLEN/8, x14, x11, x12)

inst_13572:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6fff800; valaddr_reg:x13; val_offset:40650*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40650*FLEN/8, x14, x11, x12)

inst_13573:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb68007ff; valaddr_reg:x13; val_offset:40653*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40653*FLEN/8, x14, x11, x12)

inst_13574:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6fffc00; valaddr_reg:x13; val_offset:40656*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40656*FLEN/8, x14, x11, x12)

inst_13575:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb68003ff; valaddr_reg:x13; val_offset:40659*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40659*FLEN/8, x14, x11, x12)

inst_13576:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6fffe00; valaddr_reg:x13; val_offset:40662*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40662*FLEN/8, x14, x11, x12)

inst_13577:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb68001ff; valaddr_reg:x13; val_offset:40665*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40665*FLEN/8, x14, x11, x12)

inst_13578:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6ffff00; valaddr_reg:x13; val_offset:40668*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40668*FLEN/8, x14, x11, x12)

inst_13579:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb68000ff; valaddr_reg:x13; val_offset:40671*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40671*FLEN/8, x14, x11, x12)

inst_13580:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6ffff80; valaddr_reg:x13; val_offset:40674*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40674*FLEN/8, x14, x11, x12)

inst_13581:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb680007f; valaddr_reg:x13; val_offset:40677*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40677*FLEN/8, x14, x11, x12)

inst_13582:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6ffffc0; valaddr_reg:x13; val_offset:40680*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40680*FLEN/8, x14, x11, x12)

inst_13583:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb680003f; valaddr_reg:x13; val_offset:40683*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40683*FLEN/8, x14, x11, x12)

inst_13584:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6ffffe0; valaddr_reg:x13; val_offset:40686*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40686*FLEN/8, x14, x11, x12)

inst_13585:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb680001f; valaddr_reg:x13; val_offset:40689*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40689*FLEN/8, x14, x11, x12)

inst_13586:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6fffff0; valaddr_reg:x13; val_offset:40692*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40692*FLEN/8, x14, x11, x12)

inst_13587:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb680000f; valaddr_reg:x13; val_offset:40695*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40695*FLEN/8, x14, x11, x12)

inst_13588:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6fffff8; valaddr_reg:x13; val_offset:40698*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40698*FLEN/8, x14, x11, x12)

inst_13589:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6800007; valaddr_reg:x13; val_offset:40701*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40701*FLEN/8, x14, x11, x12)

inst_13590:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6fffffc; valaddr_reg:x13; val_offset:40704*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40704*FLEN/8, x14, x11, x12)

RVTEST_SIGBASE(x11,signature_x11_106)
inst_13591:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6800003; valaddr_reg:x13; val_offset:40707*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40707*FLEN/8, x14, x11, x12)

inst_13592:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6fffffe; valaddr_reg:x13; val_offset:40710*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40710*FLEN/8, x14, x11, x12)

inst_13593:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x6d and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xb6800001; valaddr_reg:x13; val_offset:40713*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40713*FLEN/8, x14, x11, x12)

inst_13594:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:40716*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40716*FLEN/8, x14, x11, x12)

inst_13595:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbf800007; valaddr_reg:x13; val_offset:40719*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40719*FLEN/8, x14, x11, x12)

inst_13596:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:40722*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40722*FLEN/8, x14, x11, x12)

inst_13597:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbf800003; valaddr_reg:x13; val_offset:40725*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40725*FLEN/8, x14, x11, x12)

inst_13598:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:40728*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40728*FLEN/8, x14, x11, x12)

inst_13599:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbf800001; valaddr_reg:x13; val_offset:40731*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40731*FLEN/8, x14, x11, x12)

inst_13600:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:40734*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40734*FLEN/8, x14, x11, x12)

inst_13601:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:40737*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40737*FLEN/8, x14, x11, x12)

inst_13602:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbf999999; valaddr_reg:x13; val_offset:40740*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40740*FLEN/8, x14, x11, x12)

inst_13603:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:40743*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40743*FLEN/8, x14, x11, x12)

inst_13604:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:40746*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40746*FLEN/8, x14, x11, x12)

inst_13605:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:40749*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40749*FLEN/8, x14, x11, x12)

inst_13606:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:40752*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40752*FLEN/8, x14, x11, x12)

inst_13607:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:40755*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40755*FLEN/8, x14, x11, x12)

inst_13608:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:40758*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40758*FLEN/8, x14, x11, x12)

inst_13609:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31d1f9 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3846a9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1d1f9; op2val:0x813846a9;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:40761*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40761*FLEN/8, x14, x11, x12)

inst_13610:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb7000000; valaddr_reg:x13; val_offset:40764*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40764*FLEN/8, x14, x11, x12)

inst_13611:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77fffff; valaddr_reg:x13; val_offset:40767*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40767*FLEN/8, x14, x11, x12)

inst_13612:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb7400000; valaddr_reg:x13; val_offset:40770*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40770*FLEN/8, x14, x11, x12)

inst_13613:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb73fffff; valaddr_reg:x13; val_offset:40773*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40773*FLEN/8, x14, x11, x12)

inst_13614:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb7600000; valaddr_reg:x13; val_offset:40776*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40776*FLEN/8, x14, x11, x12)

inst_13615:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb71fffff; valaddr_reg:x13; val_offset:40779*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40779*FLEN/8, x14, x11, x12)

inst_13616:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb7700000; valaddr_reg:x13; val_offset:40782*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40782*FLEN/8, x14, x11, x12)

inst_13617:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb70fffff; valaddr_reg:x13; val_offset:40785*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40785*FLEN/8, x14, x11, x12)

inst_13618:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb7780000; valaddr_reg:x13; val_offset:40788*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40788*FLEN/8, x14, x11, x12)

inst_13619:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb707ffff; valaddr_reg:x13; val_offset:40791*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40791*FLEN/8, x14, x11, x12)

inst_13620:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77c0000; valaddr_reg:x13; val_offset:40794*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40794*FLEN/8, x14, x11, x12)

inst_13621:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb703ffff; valaddr_reg:x13; val_offset:40797*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40797*FLEN/8, x14, x11, x12)

inst_13622:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77e0000; valaddr_reg:x13; val_offset:40800*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40800*FLEN/8, x14, x11, x12)

inst_13623:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb701ffff; valaddr_reg:x13; val_offset:40803*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40803*FLEN/8, x14, x11, x12)

inst_13624:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77f0000; valaddr_reg:x13; val_offset:40806*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40806*FLEN/8, x14, x11, x12)

inst_13625:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb700ffff; valaddr_reg:x13; val_offset:40809*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40809*FLEN/8, x14, x11, x12)

inst_13626:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77f8000; valaddr_reg:x13; val_offset:40812*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40812*FLEN/8, x14, x11, x12)

inst_13627:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb7007fff; valaddr_reg:x13; val_offset:40815*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40815*FLEN/8, x14, x11, x12)

inst_13628:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77fc000; valaddr_reg:x13; val_offset:40818*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40818*FLEN/8, x14, x11, x12)

inst_13629:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb7003fff; valaddr_reg:x13; val_offset:40821*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40821*FLEN/8, x14, x11, x12)

inst_13630:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77fe000; valaddr_reg:x13; val_offset:40824*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40824*FLEN/8, x14, x11, x12)

inst_13631:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb7001fff; valaddr_reg:x13; val_offset:40827*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40827*FLEN/8, x14, x11, x12)

inst_13632:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77ff000; valaddr_reg:x13; val_offset:40830*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40830*FLEN/8, x14, x11, x12)

inst_13633:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb7000fff; valaddr_reg:x13; val_offset:40833*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40833*FLEN/8, x14, x11, x12)

inst_13634:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77ff800; valaddr_reg:x13; val_offset:40836*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40836*FLEN/8, x14, x11, x12)

inst_13635:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb70007ff; valaddr_reg:x13; val_offset:40839*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40839*FLEN/8, x14, x11, x12)

inst_13636:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77ffc00; valaddr_reg:x13; val_offset:40842*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40842*FLEN/8, x14, x11, x12)

inst_13637:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb70003ff; valaddr_reg:x13; val_offset:40845*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40845*FLEN/8, x14, x11, x12)

inst_13638:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77ffe00; valaddr_reg:x13; val_offset:40848*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40848*FLEN/8, x14, x11, x12)

inst_13639:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb70001ff; valaddr_reg:x13; val_offset:40851*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40851*FLEN/8, x14, x11, x12)

inst_13640:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77fff00; valaddr_reg:x13; val_offset:40854*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40854*FLEN/8, x14, x11, x12)

inst_13641:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb70000ff; valaddr_reg:x13; val_offset:40857*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40857*FLEN/8, x14, x11, x12)

inst_13642:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77fff80; valaddr_reg:x13; val_offset:40860*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40860*FLEN/8, x14, x11, x12)

inst_13643:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb700007f; valaddr_reg:x13; val_offset:40863*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40863*FLEN/8, x14, x11, x12)

inst_13644:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77fffc0; valaddr_reg:x13; val_offset:40866*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40866*FLEN/8, x14, x11, x12)

inst_13645:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb700003f; valaddr_reg:x13; val_offset:40869*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40869*FLEN/8, x14, x11, x12)

inst_13646:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77fffe0; valaddr_reg:x13; val_offset:40872*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40872*FLEN/8, x14, x11, x12)

inst_13647:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb700001f; valaddr_reg:x13; val_offset:40875*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40875*FLEN/8, x14, x11, x12)

inst_13648:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77ffff0; valaddr_reg:x13; val_offset:40878*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40878*FLEN/8, x14, x11, x12)

inst_13649:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb700000f; valaddr_reg:x13; val_offset:40881*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40881*FLEN/8, x14, x11, x12)

inst_13650:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77ffff8; valaddr_reg:x13; val_offset:40884*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40884*FLEN/8, x14, x11, x12)

inst_13651:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb7000007; valaddr_reg:x13; val_offset:40887*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40887*FLEN/8, x14, x11, x12)

inst_13652:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77ffffc; valaddr_reg:x13; val_offset:40890*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40890*FLEN/8, x14, x11, x12)

inst_13653:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb7000003; valaddr_reg:x13; val_offset:40893*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40893*FLEN/8, x14, x11, x12)

inst_13654:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb77ffffe; valaddr_reg:x13; val_offset:40896*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40896*FLEN/8, x14, x11, x12)

inst_13655:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x6e and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xb7000001; valaddr_reg:x13; val_offset:40899*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40899*FLEN/8, x14, x11, x12)

inst_13656:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:40902*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40902*FLEN/8, x14, x11, x12)

inst_13657:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbf800007; valaddr_reg:x13; val_offset:40905*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40905*FLEN/8, x14, x11, x12)

inst_13658:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:40908*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40908*FLEN/8, x14, x11, x12)

inst_13659:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbf800003; valaddr_reg:x13; val_offset:40911*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40911*FLEN/8, x14, x11, x12)

inst_13660:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:40914*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40914*FLEN/8, x14, x11, x12)

inst_13661:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbf800001; valaddr_reg:x13; val_offset:40917*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40917*FLEN/8, x14, x11, x12)

inst_13662:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:40920*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40920*FLEN/8, x14, x11, x12)

inst_13663:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:40923*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40923*FLEN/8, x14, x11, x12)

inst_13664:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbf999999; valaddr_reg:x13; val_offset:40926*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40926*FLEN/8, x14, x11, x12)

inst_13665:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:40929*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40929*FLEN/8, x14, x11, x12)

inst_13666:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:40932*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40932*FLEN/8, x14, x11, x12)

inst_13667:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:40935*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40935*FLEN/8, x14, x11, x12)

inst_13668:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:40938*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40938*FLEN/8, x14, x11, x12)

inst_13669:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:40941*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40941*FLEN/8, x14, x11, x12)

inst_13670:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:40944*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40944*FLEN/8, x14, x11, x12)

inst_13671:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f622b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x72445a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8f622b; op2val:0x8072445a;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:40947*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40947*FLEN/8, x14, x11, x12)

inst_13672:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7800000; valaddr_reg:x13; val_offset:40950*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40950*FLEN/8, x14, x11, x12)

inst_13673:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7ffffff; valaddr_reg:x13; val_offset:40953*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40953*FLEN/8, x14, x11, x12)

inst_13674:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7c00000; valaddr_reg:x13; val_offset:40956*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40956*FLEN/8, x14, x11, x12)

inst_13675:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7bfffff; valaddr_reg:x13; val_offset:40959*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40959*FLEN/8, x14, x11, x12)

inst_13676:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7e00000; valaddr_reg:x13; val_offset:40962*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40962*FLEN/8, x14, x11, x12)

inst_13677:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb79fffff; valaddr_reg:x13; val_offset:40965*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40965*FLEN/8, x14, x11, x12)

inst_13678:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7f00000; valaddr_reg:x13; val_offset:40968*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40968*FLEN/8, x14, x11, x12)

inst_13679:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb78fffff; valaddr_reg:x13; val_offset:40971*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40971*FLEN/8, x14, x11, x12)

inst_13680:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7f80000; valaddr_reg:x13; val_offset:40974*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40974*FLEN/8, x14, x11, x12)

inst_13681:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb787ffff; valaddr_reg:x13; val_offset:40977*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40977*FLEN/8, x14, x11, x12)

inst_13682:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7fc0000; valaddr_reg:x13; val_offset:40980*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40980*FLEN/8, x14, x11, x12)

inst_13683:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb783ffff; valaddr_reg:x13; val_offset:40983*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40983*FLEN/8, x14, x11, x12)

inst_13684:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7fe0000; valaddr_reg:x13; val_offset:40986*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40986*FLEN/8, x14, x11, x12)

inst_13685:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb781ffff; valaddr_reg:x13; val_offset:40989*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40989*FLEN/8, x14, x11, x12)

inst_13686:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7ff0000; valaddr_reg:x13; val_offset:40992*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40992*FLEN/8, x14, x11, x12)

inst_13687:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb780ffff; valaddr_reg:x13; val_offset:40995*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40995*FLEN/8, x14, x11, x12)

inst_13688:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7ff8000; valaddr_reg:x13; val_offset:40998*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 40998*FLEN/8, x14, x11, x12)

inst_13689:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7807fff; valaddr_reg:x13; val_offset:41001*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41001*FLEN/8, x14, x11, x12)

inst_13690:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7ffc000; valaddr_reg:x13; val_offset:41004*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41004*FLEN/8, x14, x11, x12)

inst_13691:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7803fff; valaddr_reg:x13; val_offset:41007*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41007*FLEN/8, x14, x11, x12)

inst_13692:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7ffe000; valaddr_reg:x13; val_offset:41010*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41010*FLEN/8, x14, x11, x12)

inst_13693:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7801fff; valaddr_reg:x13; val_offset:41013*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41013*FLEN/8, x14, x11, x12)

inst_13694:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7fff000; valaddr_reg:x13; val_offset:41016*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41016*FLEN/8, x14, x11, x12)

inst_13695:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7800fff; valaddr_reg:x13; val_offset:41019*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41019*FLEN/8, x14, x11, x12)

inst_13696:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7fff800; valaddr_reg:x13; val_offset:41022*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41022*FLEN/8, x14, x11, x12)

inst_13697:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb78007ff; valaddr_reg:x13; val_offset:41025*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41025*FLEN/8, x14, x11, x12)

inst_13698:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7fffc00; valaddr_reg:x13; val_offset:41028*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41028*FLEN/8, x14, x11, x12)

inst_13699:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb78003ff; valaddr_reg:x13; val_offset:41031*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41031*FLEN/8, x14, x11, x12)

inst_13700:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7fffe00; valaddr_reg:x13; val_offset:41034*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41034*FLEN/8, x14, x11, x12)

inst_13701:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb78001ff; valaddr_reg:x13; val_offset:41037*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41037*FLEN/8, x14, x11, x12)

inst_13702:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7ffff00; valaddr_reg:x13; val_offset:41040*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41040*FLEN/8, x14, x11, x12)

inst_13703:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb78000ff; valaddr_reg:x13; val_offset:41043*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41043*FLEN/8, x14, x11, x12)

inst_13704:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7ffff80; valaddr_reg:x13; val_offset:41046*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41046*FLEN/8, x14, x11, x12)

inst_13705:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb780007f; valaddr_reg:x13; val_offset:41049*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41049*FLEN/8, x14, x11, x12)

inst_13706:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7ffffc0; valaddr_reg:x13; val_offset:41052*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41052*FLEN/8, x14, x11, x12)

inst_13707:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb780003f; valaddr_reg:x13; val_offset:41055*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41055*FLEN/8, x14, x11, x12)

inst_13708:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7ffffe0; valaddr_reg:x13; val_offset:41058*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41058*FLEN/8, x14, x11, x12)

inst_13709:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb780001f; valaddr_reg:x13; val_offset:41061*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41061*FLEN/8, x14, x11, x12)

inst_13710:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7fffff0; valaddr_reg:x13; val_offset:41064*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41064*FLEN/8, x14, x11, x12)

inst_13711:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb780000f; valaddr_reg:x13; val_offset:41067*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41067*FLEN/8, x14, x11, x12)

inst_13712:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7fffff8; valaddr_reg:x13; val_offset:41070*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41070*FLEN/8, x14, x11, x12)

inst_13713:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7800007; valaddr_reg:x13; val_offset:41073*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41073*FLEN/8, x14, x11, x12)

inst_13714:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7fffffc; valaddr_reg:x13; val_offset:41076*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41076*FLEN/8, x14, x11, x12)

inst_13715:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7800003; valaddr_reg:x13; val_offset:41079*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41079*FLEN/8, x14, x11, x12)

inst_13716:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7fffffe; valaddr_reg:x13; val_offset:41082*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41082*FLEN/8, x14, x11, x12)

inst_13717:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x6f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xb7800001; valaddr_reg:x13; val_offset:41085*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41085*FLEN/8, x14, x11, x12)

inst_13718:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbffffff8; valaddr_reg:x13; val_offset:41088*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41088*FLEN/8, x14, x11, x12)

RVTEST_SIGBASE(x11,signature_x11_107)
inst_13719:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbf800007; valaddr_reg:x13; val_offset:41091*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41091*FLEN/8, x14, x11, x12)

inst_13720:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbffffffc; valaddr_reg:x13; val_offset:41094*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41094*FLEN/8, x14, x11, x12)

inst_13721:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbf800003; valaddr_reg:x13; val_offset:41097*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41097*FLEN/8, x14, x11, x12)

inst_13722:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbffffffe; valaddr_reg:x13; val_offset:41100*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41100*FLEN/8, x14, x11, x12)

inst_13723:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbf800001; valaddr_reg:x13; val_offset:41103*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41103*FLEN/8, x14, x11, x12)

inst_13724:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbfb6db6d; valaddr_reg:x13; val_offset:41106*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41106*FLEN/8, x14, x11, x12)

inst_13725:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbfedb6db; valaddr_reg:x13; val_offset:41109*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41109*FLEN/8, x14, x11, x12)

inst_13726:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbf999999; valaddr_reg:x13; val_offset:41112*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41112*FLEN/8, x14, x11, x12)

inst_13727:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbfe66666; valaddr_reg:x13; val_offset:41115*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41115*FLEN/8, x14, x11, x12)

inst_13728:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbfbbbbbb; valaddr_reg:x13; val_offset:41118*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41118*FLEN/8, x14, x11, x12)

inst_13729:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbfc44444; valaddr_reg:x13; val_offset:41121*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41121*FLEN/8, x14, x11, x12)

inst_13730:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbfa49249; valaddr_reg:x13; val_offset:41124*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41124*FLEN/8, x14, x11, x12)

inst_13731:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbfdb6db6; valaddr_reg:x13; val_offset:41127*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41127*FLEN/8, x14, x11, x12)

inst_13732:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbfb33333; valaddr_reg:x13; val_offset:41130*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41130*FLEN/8, x14, x11, x12)

inst_13733:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x097520 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3b98ba and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f097520; op2val:0x803b98ba;
op3val:0xbfcccccc; valaddr_reg:x13; val_offset:41133*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41133*FLEN/8, x14, x11, x12)

inst_13734:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb8000000; valaddr_reg:x13; val_offset:41136*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41136*FLEN/8, x14, x11, x12)

inst_13735:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb87fffff; valaddr_reg:x13; val_offset:41139*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41139*FLEN/8, x14, x11, x12)

inst_13736:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb8400000; valaddr_reg:x13; val_offset:41142*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41142*FLEN/8, x14, x11, x12)

inst_13737:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb83fffff; valaddr_reg:x13; val_offset:41145*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41145*FLEN/8, x14, x11, x12)

inst_13738:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb8600000; valaddr_reg:x13; val_offset:41148*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41148*FLEN/8, x14, x11, x12)

inst_13739:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb81fffff; valaddr_reg:x13; val_offset:41151*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41151*FLEN/8, x14, x11, x12)

inst_13740:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb8700000; valaddr_reg:x13; val_offset:41154*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41154*FLEN/8, x14, x11, x12)

inst_13741:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb80fffff; valaddr_reg:x13; val_offset:41157*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41157*FLEN/8, x14, x11, x12)

inst_13742:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb8780000; valaddr_reg:x13; val_offset:41160*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41160*FLEN/8, x14, x11, x12)

inst_13743:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb807ffff; valaddr_reg:x13; val_offset:41163*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41163*FLEN/8, x14, x11, x12)

inst_13744:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb87c0000; valaddr_reg:x13; val_offset:41166*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41166*FLEN/8, x14, x11, x12)

inst_13745:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb803ffff; valaddr_reg:x13; val_offset:41169*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41169*FLEN/8, x14, x11, x12)

inst_13746:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb87e0000; valaddr_reg:x13; val_offset:41172*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41172*FLEN/8, x14, x11, x12)

inst_13747:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb801ffff; valaddr_reg:x13; val_offset:41175*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41175*FLEN/8, x14, x11, x12)

inst_13748:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb87f0000; valaddr_reg:x13; val_offset:41178*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41178*FLEN/8, x14, x11, x12)

inst_13749:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb800ffff; valaddr_reg:x13; val_offset:41181*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41181*FLEN/8, x14, x11, x12)

inst_13750:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb87f8000; valaddr_reg:x13; val_offset:41184*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41184*FLEN/8, x14, x11, x12)

inst_13751:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb8007fff; valaddr_reg:x13; val_offset:41187*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41187*FLEN/8, x14, x11, x12)

inst_13752:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb87fc000; valaddr_reg:x13; val_offset:41190*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41190*FLEN/8, x14, x11, x12)

inst_13753:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb8003fff; valaddr_reg:x13; val_offset:41193*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41193*FLEN/8, x14, x11, x12)

inst_13754:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb87fe000; valaddr_reg:x13; val_offset:41196*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41196*FLEN/8, x14, x11, x12)

inst_13755:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb8001fff; valaddr_reg:x13; val_offset:41199*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41199*FLEN/8, x14, x11, x12)

inst_13756:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb87ff000; valaddr_reg:x13; val_offset:41202*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41202*FLEN/8, x14, x11, x12)

inst_13757:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb8000fff; valaddr_reg:x13; val_offset:41205*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41205*FLEN/8, x14, x11, x12)

inst_13758:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb87ff800; valaddr_reg:x13; val_offset:41208*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41208*FLEN/8, x14, x11, x12)

inst_13759:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb80007ff; valaddr_reg:x13; val_offset:41211*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41211*FLEN/8, x14, x11, x12)

inst_13760:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb87ffc00; valaddr_reg:x13; val_offset:41214*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41214*FLEN/8, x14, x11, x12)

inst_13761:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb80003ff; valaddr_reg:x13; val_offset:41217*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41217*FLEN/8, x14, x11, x12)

inst_13762:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb87ffe00; valaddr_reg:x13; val_offset:41220*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41220*FLEN/8, x14, x11, x12)

inst_13763:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb80001ff; valaddr_reg:x13; val_offset:41223*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41223*FLEN/8, x14, x11, x12)

inst_13764:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5686a2 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x18bf01 and fs3 == 1 and fe3 == 0x70 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fmsub.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dd686a2; op2val:0x8118bf01;
op3val:0xb87fff00; valaddr_reg:x13; val_offset:41226*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, x31, x30, x29, x28, dyn, 0, 0, x13, 41226*FLEN/8, x14, x11, x12)

#endif
RVTEST_CODE_END
RVMODEL_HALT
RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2153518533,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2125589544,32,FLEN)
NAN_BOXED(2153518533,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994733056,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003121663,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2998927360,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2998927359,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3001024512,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2996830207,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3002073088,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2995781631,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3002597376,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2995257343,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3002859520,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994995199,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3002990592,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994864127,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003056128,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994798591,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003088896,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994765823,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003105280,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994749439,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003113472,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994741247,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003117568,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994737151,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003119616,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994735103,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003120640,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994734079,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003121152,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994733567,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003121408,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994733311,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003121536,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994733183,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003121600,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994733119,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003121632,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994733087,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003121648,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994733071,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003121656,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994733063,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003121660,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994733059,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3003121662,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(2994733057,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2133510851,32,FLEN)
NAN_BOXED(2150627066,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003121664,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011510271,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3007315968,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3007315967,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3009413120,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3005218815,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3010461696,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3004170239,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3010985984,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003645951,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011248128,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003383807,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011379200,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003252735,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011444736,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003187199,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011477504,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003154431,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011493888,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003138047,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011502080,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003129855,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011506176,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003125759,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011508224,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003123711,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011509248,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003122687,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011509760,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003122175,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011510016,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003121919,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011510144,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003121791,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011510208,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003121727,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011510240,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003121695,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011510256,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003121679,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011510264,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003121671,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011510268,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003121667,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3011510270,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3003121665,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2129369873,32,FLEN)
NAN_BOXED(2152041015,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011510272,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019898879,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3015704576,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3015704575,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3017801728,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3013607423,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3018850304,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3012558847,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019374592,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3012034559,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019636736,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011772415,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019767808,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011641343,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019833344,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011575807,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019866112,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011543039,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019882496,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011526655,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019890688,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011518463,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019894784,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011514367,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019896832,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011512319,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019897856,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011511295,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019898368,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011510783,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019898624,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011510527,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019898752,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011510399,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019898816,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011510335,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019898848,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011510303,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019898864,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011510287,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019898872,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011510279,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019898876,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011510275,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3019898878,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3011510273,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2072179311,32,FLEN)
NAN_BOXED(2205826326,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019898880,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028287487,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3024093184,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3024093183,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3026190336,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3021996031,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3027238912,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3020947455,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3027763200,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3020423167,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028025344,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3020161023,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028156416,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3020029951,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028221952,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019964415,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028254720,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019931647,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028271104,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019915263,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028279296,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019907071,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028283392,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019902975,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028285440,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019900927,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028286464,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019899903,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028286976,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019899391,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028287232,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019899135,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028287360,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019899007,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028287424,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019898943,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028287456,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019898911,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028287472,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019898895,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028287480,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019898887,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028287484,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019898883,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3028287486,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3019898881,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2090095624,32,FLEN)
NAN_BOXED(2187127385,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028287488,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036676095,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3032481792,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3032481791,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3034578944,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3030384639,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3035627520,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3029336063,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036151808,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028811775,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036413952,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028549631,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036545024,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028418559,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036610560,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028353023,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036643328,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028320255,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036659712,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028303871,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036667904,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028295679,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036672000,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028291583,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036674048,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028289535,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036675072,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028288511,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036675584,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028287999,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036675840,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028287743,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036675968,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028287615,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036676032,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028287551,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036676064,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028287519,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036676080,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028287503,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036676088,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028287495,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036676092,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028287491,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3036676094,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3028287489,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2120933101,32,FLEN)
NAN_BOXED(2156626902,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036676096,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045064703,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3040870400,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3040870399,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3042967552,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3038773247,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3044016128,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3037724671,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3044540416,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3037200383,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3044802560,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036938239,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3044933632,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036807167,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3044999168,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036741631,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045031936,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036708863,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045048320,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036692479,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045056512,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036684287,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045060608,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036680191,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045062656,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036678143,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045063680,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036677119,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045064192,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036676607,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045064448,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036676351,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045064576,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036676223,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045064640,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036676159,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045064672,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036676127,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045064688,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036676111,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045064696,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036676103,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045064700,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036676099,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3045064702,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3036676097,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2131422378,32,FLEN)
NAN_BOXED(2151348128,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045064704,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053453311,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3049259008,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3049259007,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3051356160,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3047161855,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3052404736,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3046113279,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3052929024,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045588991,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053191168,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045326847,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053322240,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045195775,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053387776,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045130239,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053420544,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045097471,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053436928,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045081087,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053445120,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045072895,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053449216,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045068799,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053451264,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045066751,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053452288,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045065727,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053452800,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045065215,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053453056,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045064959,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053453184,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045064831,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053453248,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045064767,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053453280,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045064735,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053453296,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045064719,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053453304,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045064711,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053453308,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045064707,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3053453310,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3045064705,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2116571557,32,FLEN)
NAN_BOXED(2160242068,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053453312,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061841919,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3057647616,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3057647615,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3059744768,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3055550463,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3060793344,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3054501887,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061317632,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053977599,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061579776,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053715455,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061710848,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053584383,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061776384,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053518847,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061809152,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053486079,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061825536,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053469695,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061833728,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053461503,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061837824,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053457407,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061839872,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053455359,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061840896,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053454335,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061841408,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053453823,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061841664,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053453567,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061841792,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053453439,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061841856,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053453375,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061841888,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053453343,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061841904,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053453327,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061841912,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053453319,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061841916,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053453315,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3061841918,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3053453313,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2126271678,32,FLEN)
NAN_BOXED(2153185001,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061841920,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070230527,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3066036224,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3066036223,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3068133376,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3063939071,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3069181952,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3062890495,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3069706240,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3062366207,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3069968384,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3062104063,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070099456,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061972991,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070164992,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061907455,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070197760,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061874687,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070214144,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061858303,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070222336,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061850111,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070226432,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061846015,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070228480,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061843967,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070229504,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061842943,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070230016,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061842431,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070230272,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061842175,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070230400,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061842047,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070230464,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061841983,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070230496,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061841951,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070230512,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061841935,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070230520,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061841927,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070230524,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061841923,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3070230526,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3061841921,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2108805625,32,FLEN)
NAN_BOXED(2167948969,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070230528,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078619135,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3074424832,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3074424831,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3076521984,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3072327679,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3077570560,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3071279103,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078094848,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070754815,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078356992,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070492671,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078488064,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070361599,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078553600,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070296063,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078586368,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070263295,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078602752,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070246911,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078610944,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070238719,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078615040,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070234623,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078617088,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070232575,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078618112,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070231551,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078618624,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070231039,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078618880,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070230783,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078619008,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070230655,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078619072,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070230591,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078619104,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070230559,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078619120,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070230543,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078619128,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070230535,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078619132,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070230531,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3078619134,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3070230529,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2123325995,32,FLEN)
NAN_BOXED(2154972250,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078619136,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3087007743,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3082813440,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3082813439,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3084910592,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3080716287,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3085959168,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3079667711,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3086483456,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3079143423,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3086745600,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078881279,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3086876672,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078750207,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3086942208,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078684671,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3086974976,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078651903,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3086991360,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078635519,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3086999552,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078627327,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3087003648,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078623231,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3087005696,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078621183,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3087006720,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078620159,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3087007232,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078619647,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3087007488,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078619391,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3087007616,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078619263,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3087007680,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078619199,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3087007712,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078619167,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3087007728,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078619151,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3087007736,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078619143,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3087007740,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078619139,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3087007742,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3078619137,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2131326240,32,FLEN)
NAN_BOXED(2151389370,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087007744,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095396351,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3091202048,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3091202047,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3093299200,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3089104895,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3094347776,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3088056319,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3094872064,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087532031,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095134208,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087269887,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095265280,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087138815,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095330816,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087073279,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095363584,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087040511,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095379968,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087024127,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095388160,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087015935,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095392256,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087011839,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095394304,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087009791,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095395328,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087008767,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095395840,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087008255,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095396096,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087007999,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095396224,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087007871,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095396288,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087007807,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095396320,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087007775,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095396336,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087007759,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095396344,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087007751,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095396348,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087007747,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3095396350,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3087007745,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2111211170,32,FLEN)
NAN_BOXED(2165882625,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3095396352,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3103784959,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3099590656,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3099590655,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3101687808,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3097493503,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3102736384,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3096444927,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3103260672,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3095920639,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3103522816,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3095658495,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3103653888,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3095527423,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3103719424,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3095461887,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3103752192,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3095429119,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3103768576,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3095412735,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3103776768,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
NAN_BOXED(2155590014,32,FLEN)
NAN_BOXED(3095404543,32,FLEN)
NAN_BOXED(2122609892,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 46*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_14:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_15:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_16:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_17:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_18:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_19:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_20:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_21:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_22:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_23:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_24:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_25:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_26:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_27:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_28:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_29:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_30:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_31:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_32:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_33:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_34:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_35:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_36:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_37:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_38:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_39:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_40:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_41:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_42:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_43:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_44:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_45:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_46:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_47:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_48:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_49:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_50:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_51:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_52:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_53:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_54:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_55:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_56:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_57:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_58:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_59:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_60:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_61:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_62:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_63:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_64:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_65:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_66:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_67:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_68:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_69:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_70:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_71:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_72:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_73:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_74:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_75:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_76:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_77:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_78:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_79:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_80:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_81:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_82:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_83:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_84:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_85:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_86:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_87:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_88:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_89:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_90:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_91:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_92:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_93:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_94:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_95:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_96:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_97:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_98:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_99:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_100:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_101:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_102:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_103:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_104:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_105:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_106:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_107:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_108:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_109:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_110:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_111:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_112:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_113:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_114:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_115:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_116:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_117:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_118:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_119:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_120:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_121:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_122:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_123:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_124:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_125:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_126:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_127:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_128:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_129:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_130:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_131:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_132:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_133:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_134:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_135:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_136:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_137:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_138:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_139:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_140:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_141:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_142:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_143:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_144:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_145:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_146:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_147:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_148:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_149:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_150:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_151:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_152:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_153:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_154:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_155:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_156:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_157:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_158:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_159:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_160:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_161:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_162:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_163:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_164:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_165:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_166:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_167:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_168:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_169:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_170:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_171:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_172:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_173:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_174:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_175:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_176:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_177:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_178:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_179:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_180:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_181:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_182:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_183:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_184:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_185:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_186:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_187:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_188:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_189:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_190:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_191:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_192:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_193:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_194:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_195:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_196:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_197:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_198:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_199:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_200:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_201:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_202:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_203:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_204:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_205:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_206:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_207:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_208:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_209:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_210:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_211:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_212:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_213:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_214:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_215:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_216:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_217:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_218:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_219:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_220:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_221:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_222:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_223:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_224:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_225:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_226:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_227:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_228:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_229:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_230:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_231:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_232:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_233:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_234:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_235:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_236:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_237:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_238:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_239:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_240:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_241:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_242:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_243:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_244:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_245:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_246:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_247:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_248:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_249:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_250:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_251:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_252:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_253:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_254:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_255:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_256:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_257:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_258:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_259:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_260:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_261:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_262:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_263:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_264:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_265:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_266:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_267:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_268:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_269:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_270:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_271:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_272:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_273:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_274:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_275:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_276:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_277:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_278:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_279:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_280:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_281:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_282:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_283:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_284:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_285:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_286:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_287:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_288:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_289:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_290:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_291:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_292:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_293:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_294:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_295:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_296:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_297:
    .fill 180*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
