#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 14 22:42:33 2023
# Process ID: 13617
# Current directory: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor
# Command line: vivado cp_distributor.xpr
# Log file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/vivado.log
# Journal file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/vivado.jou
# Running On: binhkieudo-hotswap, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
start_gui
open_project cp_distributor.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as '/home/.Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store'; using path '/home/binhkieudo/.Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store' instead.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 7319.551 ; gain = 262.348 ; free physical = 16036 ; free virtual = 87892
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov 14 23:11:15 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/distributor.dcp to /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 16
[Tue Nov 14 23:13:04 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/distributor.dcp
launch_runs synth_1 -jobs 16
[Tue Nov 14 23:15:12 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/distributor.dcp
launch_runs synth_1 -jobs 16
[Tue Nov 14 23:23:48 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Tue Nov 14 23:27:02 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
file mkdir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.v
file delete -force /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv w ]
add_files -fileset sim_1 /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distributor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.distributor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7922.355 ; gain = 62.184 ; free physical = 2137 ; free virtual = 80935
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/r_busy}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {-all} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/udt/r_busy}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distributor
ERROR: [VRFC 10-3155] cannot access memory 'sel_we' directly [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v:79]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v:79]
ERROR: [VRFC 10-8530] module 'distributor' is ignored due to previous errors [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/distributor.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 00:05:39 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distributor
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.distributor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distributor
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.distributor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8049.172 ; gain = 0.000 ; free physical = 2006 ; free virtual = 80992
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/udt/sel_we}} {{/tb/udt/r_busy}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distributor
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.distributor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distributor
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.distributor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distributor
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.distributor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8126.199 ; gain = 0.000 ; free physical = 1119 ; free virtual = 80870
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distributor
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.distributor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8126.199 ; gain = 0.000 ; free physical = 1104 ; free virtual = 80884
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distributor
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.distributor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distributor
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.distributor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8126.199 ; gain = 0.000 ; free physical = 847 ; free virtual = 80806
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distributor
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.distributor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8126.199 ; gain = 0.000 ; free physical = 762 ; free virtual = 80802
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distributor
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.distributor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.distributor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8196.223 ; gain = 0.000 ; free physical = 7099 ; free virtual = 87516
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.distributor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8212.227 ; gain = 2.996 ; free physical = 6713 ; free virtual = 87533
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/distributor.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 00:30:16 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/rv32_cp_arbtr.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/rv32_cp_arbtr.v
update_compile_order -fileset sources_1
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/test_adder.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/test_adder.v
update_compile_order -fileset sources_1
set_property top test_adder [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/distributor.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 01:15:09 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/test_adder.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 01:16:13 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9240.301 ; gain = 0.000 ; free physical = 6172 ; free virtual = 87085
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9382.984 ; gain = 0.000 ; free physical = 6073 ; free virtual = 86989
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 9612.156 ; gain = 770.414 ; free physical = 5999 ; free virtual = 86910
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/test_adder.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 01:19:21 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/test_adder.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 01:20:27 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Wed Nov 15 01:21:07 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9689.207 ; gain = 0.000 ; free physical = 5883 ; free virtual = 86795
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9689.207 ; gain = 0.000 ; free physical = 5828 ; free virtual = 86737
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1761-2
Top: test_adder
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 9809.094 ; gain = 62.684 ; free physical = 5505 ; free virtual = 86423
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_adder' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/test_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'test_adder' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/test_adder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9865.062 ; gain = 118.652 ; free physical = 5601 ; free virtual = 86519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9879.906 ; gain = 133.496 ; free physical = 5599 ; free virtual = 86517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9879.906 ; gain = 133.496 ; free physical = 5599 ; free virtual = 86517
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9879.906 ; gain = 0.000 ; free physical = 5594 ; free virtual = 86512
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9979.617 ; gain = 0.000 ; free physical = 5527 ; free virtual = 86444
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10025.824 ; gain = 279.414 ; free physical = 5456 ; free virtual = 86370
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10025.824 ; gain = 279.414 ; free physical = 5456 ; free virtual = 86370
close_design
set_property top rv32_cp_arbtr [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/test_adder.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 01:48:07 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/rv32_cp_arbtr.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 01:49:52 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/rv32_cp_arbtr.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 01:52:39 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/rv32_cp_arbtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_cp_arbtr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_cp_arbtr_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run all
$stop called at time : 100 ns : File "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10436.844 ; gain = 47.816 ; free physical = 4406 ; free virtual = 86012
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_cp_arbtr_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 100 ns : File "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" Line 62
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10444.852 ; gain = 0.000 ; free physical = 4446 ; free virtual = 86053
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/sel_channel}} {{/tb/udt/sel_we}} {{/tb/udt/sel_busy}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/rv32_cp_arbtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_cp_arbtr
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_cp_arbtr_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 100 ns : File "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" Line 62
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/r1_cp_en}} {{/tb/udt/r1_cp_trap}} {{/tb/udt/r1_cp_op}} {{/tb/udt/r1_cp_exop}} {{/tb/udt/r1_cp_rs1}} {{/tb/udt/r1_cp_rs2}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/rv32_cp_arbtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_cp_arbtr
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_cp_arbtr_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 100 ns : File "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" Line 62
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/r2_cp_en}} {{/tb/udt/r2_cp_trap}} {{/tb/udt/r2_cp_op}} {{/tb/udt/r2_cp_exop}} {{/tb/udt/r2_cp_rs1}} {{/tb/udt/r2_cp_rs2}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/ro_cp_en}} {{/tb/udt/ro_cp_trap}} {{/tb/udt/ro_cp_op}} {{/tb/udt/ro_cp_exop}} {{/tb/udt/ro_cp_rs1}} {{/tb/udt/ro_cp_rs2}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/i_clk}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/rv32_cp_arbtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_cp_arbtr
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_cp_arbtr_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 100 ns : File "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" Line 62
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/rv32_cp_arbtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_cp_arbtr
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 128 for port 'o_cp_rs1' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_cp_arbtr_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 100 ns : File "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" Line 62
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 10591.906 ; gain = 0.000 ; free physical = 4349 ; free virtual = 85968
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/rv32_cp_arbtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_cp_arbtr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_cp_arbtr_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 100 ns : File "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" Line 62
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10591.906 ; gain = 0.000 ; free physical = 4389 ; free virtual = 86006
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_cp_arbtr_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$stop called at time : 120 ns : File "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" Line 70
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/rv32_cp_arbtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_cp_arbtr
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_cp_arbtr_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 120 ns : File "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" Line 70
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/rv32_cp_arbtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_cp_arbtr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_cp_arbtr_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run all
$stop called at time : 120 ns : File "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" Line 71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10780.008 ; gain = 47.816 ; free physical = 4331 ; free virtual = 85970
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_cp_arbtr_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 140 ns : File "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" Line 79
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10788.031 ; gain = 0.000 ; free physical = 4311 ; free virtual = 85949
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_cp_arbtr_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 160 ns : File "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" Line 87
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_cp_arbtr_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 180 ns : File "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" Line 95
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10800.012 ; gain = 0.000 ; free physical = 4315 ; free virtual = 85955
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/rv32_cp_arbtr.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 02:47:21 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/rv32_cp_arbtr.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 02:48:44 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/rv32_cp_arbtr.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 02:49:54 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/rv32_cp_arbtr.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 02:54:34 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/rv32_cp_arbtr.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 02:56:03 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/rv32_cp_arbtr.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 02:57:34 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/rv32_cp_arbtr.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 03:01:06 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/rv32_cp_arbtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_cp_arbtr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_cp_arbtr_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run all
$stop called at time : 180 ns : File "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sim_1/new/tb.sv" Line 95
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 10976.102 ; gain = 47.812 ; free physical = 4291 ; free virtual = 85932
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/top.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0
set_property -dict [list \
  CONFIG.C_NUM_PROBE_IN {7} \
  CONFIG.C_NUM_PROBE_OUT {7} \
  CONFIG.C_PROBE_IN0_WIDTH {32} \
  CONFIG.C_PROBE_IN1_WIDTH {4} \
  CONFIG.C_PROBE_IN2_WIDTH {4} \
  CONFIG.C_PROBE_IN3_WIDTH {12} \
  CONFIG.C_PROBE_IN4_WIDTH {20} \
  CONFIG.C_PROBE_IN5_WIDTH {128} \
  CONFIG.C_PROBE_IN6_WIDTH {128} \
  CONFIG.C_PROBE_OUT0_WIDTH {8} \
  CONFIG.C_PROBE_OUT1_WIDTH {8} \
  CONFIG.C_PROBE_OUT2_WIDTH {24} \
  CONFIG.C_PROBE_OUT3_WIDTH {40} \
  CONFIG.C_PROBE_OUT4_WIDTH {256} \
  CONFIG.C_PROBE_OUT5_WIDTH {256} \
  CONFIG.C_PROBE_OUT6_WIDTH {4} \
] [get_ips vio_0]
generate_target {instantiation_template} [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
generate_target all [get_files  /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
catch { config_ip_cache -export [get_ips -all vio_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci]
launch_runs vio_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
[Wed Nov 15 03:10:40 2023] Launched vio_0_synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/vio_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
file mkdir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/constrs_1
file mkdir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/constrs_1/new
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/constrs_1/new/vc707.xdc w ]
add_files -fileset constrs_1 /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/constrs_1/new/vc707.xdc
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/rv32_cp_arbtr.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 03:13:39 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 03:15:38 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed Nov 15 03:17:18 2023] Launched impl_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 03:22:46 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
set_property top rv32_cp_arbtr [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
[Wed Nov 15 03:23:14 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/rv32_cp_arbtr.dcp
launch_runs synth_1 -jobs 16
[Wed Nov 15 03:24:32 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
set_property top top [current_fileset]
update_compile_order -fileset sources_1
set_property -dict [list \
  CONFIG.C_PROBE_IN0_WIDTH {8} \
  CONFIG.C_PROBE_IN1_WIDTH {2} \
  CONFIG.C_PROBE_IN2_WIDTH {2} \
  CONFIG.C_PROBE_IN3_WIDTH {6} \
  CONFIG.C_PROBE_IN4_WIDTH {10} \
  CONFIG.C_PROBE_IN5_WIDTH {64} \
  CONFIG.C_PROBE_IN6_WIDTH {64} \
  CONFIG.C_PROBE_OUT0_WIDTH {4} \
  CONFIG.C_PROBE_OUT1_WIDTH {4} \
  CONFIG.C_PROBE_OUT2_WIDTH {12} \
  CONFIG.C_PROBE_OUT3_WIDTH {20} \
  CONFIG.C_PROBE_OUT4_WIDTH {128} \
  CONFIG.C_PROBE_OUT5_WIDTH {128} \
  CONFIG.C_PROBE_OUT6_WIDTH {2} \
] [get_ips vio_0]
generate_target all [get_files  /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
catch { config_ip_cache -export [get_ips -all vio_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
reset_run vio_0_synth_1
launch_runs vio_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
[Wed Nov 15 03:27:10 2023] Launched vio_0_synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/vio_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.srcs/utils_1/imports/synth_1/distributor.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/rv32_cp_arbtr.dcp
launch_runs impl_1 -jobs 16
[Wed Nov 15 03:27:27 2023] Launched vio_0_synth_1, synth_1...
Run output will be captured here:
vio_0_synth_1: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/vio_0_synth_1/runme.log
synth_1: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/synth_1/runme.log
[Wed Nov 15 03:27:27 2023] Launched impl_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/cp_distributor/cp_distributor/cp_distributor.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 03:32:02 2023...
