{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 2005, "design__instance__area": 38760.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.019345922395586967, "power__switching__total": 0.00919337384402752, "power__leakage__total": 5.087074441689765e-07, "power__total": 0.028539804741740227, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.28520678292996526, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.28745415195112267, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.650341798821143, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.264588580756348, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.3025621783198084, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.3086116727297798, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.9339860260664831, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.39059911965973, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -151.94975308084122, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.39059911965973, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 56, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.390599, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 56, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.28124545155491737, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.282101766598029, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2911536649739836, "timing__setup__ws__corner:nom_ff_n40C_5v50": 5.139879778386155, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 7, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.27701727806835397, "clock__skew__worst_setup": 0.2775223740476923, "timing__hold__ws": 0.2896650779004661, "timing__setup__ws": -4.622164115614632, "timing__hold__tns": 0, "timing__setup__tns": -158.75707953160577, "timing__hold__wns": 0, "timing__setup__wns": -4.622164115614632, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 170, "timing__setup_r2r__ws": -4.622164, "timing__setup_r2r_vio__count": 170, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 2005, "design__instance__area__stdcell": 38760.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.496388, "design__instance__utilization__stdcell": 0.496388, "design__instance__count__class:tie_cell": 1, "design__instance__count__class:buffer": 46, "design__instance__count__class:inverter": 137, "design__instance__count__class:sequential_cell": 142, "design__instance__count__class:multi_input_combinational_cell": 787, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 142, "design__instance__count__class:tap_cell": 511, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19368050, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 40107.7, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 207, "design__instance__count__class:clock_buffer": 17, "design__instance__count__class:clock_inverter": 15, "design__instance__count__setup_buffer": 87, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1405, "route__net__special": 2, "route__drc_errors__iter:1": 173, "route__wirelength__iter:1": 44866, "route__drc_errors__iter:2": 16, "route__wirelength__iter:2": 44540, "route__drc_errors__iter:3": 15, "route__wirelength__iter:3": 44466, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 44455, "route__drc_errors": 0, "route__wirelength": 44455, "route__vias": 7915, "route__vias__singlecut": 7915, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 920.58, "design__instance__count__class:fill_cell": 3142, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2818237667448005, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2834813297674449, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6483689324505876, "timing__setup__ws__corner:min_tt_025C_5v00": 2.3716149715355463, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.29789468956997617, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.30250777739006324, "timing__hold__ws__corner:min_ss_125C_4v50": 0.9535644765925567, "timing__setup__ws__corner:min_ss_125C_4v50": -4.198423061375684, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -146.38165582885424, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.198423061375684, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 56, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.198423, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 56, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.27701727806835397, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2775223740476923, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2896650779004661, "timing__setup__ws__corner:min_ff_n40C_5v50": 5.207622924729431, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.289451054650841, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.29244210658607633, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6527876202135647, "timing__setup__ws__corner:max_tt_025C_5v00": 2.137254878014797, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.30805378564412755, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.31584044606986034, "timing__hold__ws__corner:max_ss_125C_4v50": 0.9108021261659701, "timing__setup__ws__corner:max_ss_125C_4v50": -4.622164115614632, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -158.75707953160577, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.622164115614632, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 58, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.622164, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 58, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2859807749334727, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2872374919217395, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2929871428398551, "timing__setup__ws__corner:max_ff_n40C_5v50": 5.058695827637426, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99885, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99966, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00114994, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000958807, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000325146, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000958807, "design_powergrid__voltage__worst": 0.000958807, "design_powergrid__voltage__worst__net:VDD": 4.99885, "design_powergrid__drop__worst": 0.00114994, "design_powergrid__drop__worst__net:VDD": 0.00114994, "design_powergrid__voltage__worst__net:VSS": 0.000958807, "design_powergrid__drop__worst__net:VSS": 0.000958807, "ir__voltage__worst": 5, "ir__drop__avg": 0.000336, "ir__drop__worst": 0.00115, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}