$date
	Sat Feb 10 11:27:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_tb $end
$var wire 1 ! q3 $end
$var wire 1 " q2 $end
$var wire 1 # q1 $end
$var reg 1 $ clk $end
$var reg 1 % d $end
$var reg 1 & rst $end
$scope module dut1 $end
$var wire 1 $ clk $end
$var wire 1 % data $end
$var wire 1 & reset $end
$var reg 1 # q $end
$upscope $end
$scope module dut2 $end
$var wire 1 $ clk $end
$var wire 1 % data $end
$var wire 1 & reset $end
$var reg 1 " q $end
$upscope $end
$scope module dut3 $end
$var wire 1 % data $end
$var wire 1 $ en $end
$var wire 1 & reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
x#
x"
x!
$end
#1
0"
0!
1&
#5
0#
1$
#10
0$
1%
#11
0&
#15
1#
1"
1!
1$
#17
0!
0%
#18
1!
1%
#20
0$
#21
0%
#22
1%
#23
0%
#25
0#
0"
0!
1$
#30
0$
#33
1%
#35
1#
1"
1!
1$
#36
0"
0!
1&
#37
1!
0&
#40
0$
#43
