Coverage Report by instance with details

=================================================================================
=== Instance: /top/spi_test_vif
=== Design Unit: work.Spi_inter
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10        10         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/spi_test_vif --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 

Total Node Count     =          5 
Toggled Node Count   =          5 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (10 of 10 bins)

=================================================================================
=== Instance: /top/ram_test_vif
=== Design Unit: work.ram_inter
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        44         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/ram_test_vif --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[0-9]           1           1      100.00 
                                         dout[0-7]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         22 
Toggled Node Count   =         22 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (44 of 44 bins)

=================================================================================
=== Instance: /top/ramm
=== Design Unit: work.ram
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/ramm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram.sv
------------------------------------IF Branch------------------------------------
    8                                     158790     Count coming in to IF
    8               1                      57582     
    11              1                     101208     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    12                                    101208     Count coming in to IF
    12              1                      13013     
                                           88195     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    13                                     13013     Count coming in to IF
    13              1                       1001     
    16              1                       1001     
    19              1                       1001     
    22              1                      10010     
Branch totals: 4 hits of 4 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         3         1    75.00%

================================Condition Details================================

Condition Coverage for instance /top/ramm --

  File ram.sv
----------------Focused Condition View-------------------
Line       13 Item    1  (ram_test_vif.din[9:8] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (ram_test_vif.din[9:8] == 0)         Y

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (ram_test_vif.din[9:8] == 0)_0  -                             
  Row   2:          1  (ram_test_vif.din[9:8] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       16 Item    1  (ram_test_vif.din[9:8] == 1)
Condition totals: 1 of 1 input term covered = 100.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (ram_test_vif.din[9:8] == 1)         Y

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (ram_test_vif.din[9:8] == 1)_0  -                             
  Row   2:          1  (ram_test_vif.din[9:8] == 1)_1  -                             

----------------Focused Condition View-------------------
Line       19 Item    1  (ram_test_vif.din[9:8] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (ram_test_vif.din[9:8] == 2)         Y

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (ram_test_vif.din[9:8] == 2)_0  -                             
  Row   2:          1  (ram_test_vif.din[9:8] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       22 Item    1  (ram_test_vif.din[9:8] == 3)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (ram_test_vif.din[9:8] == 3)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:    ***0***  (ram_test_vif.din[9:8] == 3)_0  -                             
  Row   2:          1  (ram_test_vif.din[9:8] == 3)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11        11         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/ramm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram.sv
    7               1                     158790     
    9               1                      57582     
    10              1                      57582     
    14              1                       1001     
    15              1                       1001     
    17              1                       1001     
    18              1                       1001     
    20              1                       1001     
    21              1                       1001     
    23              1                      10010     
    24              1                      10010     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         32        32         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/ramm --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                 read_address[0-7]           1           1      100.00 
                                write_address[0-7]           1           1      100.00 

Total Node Count     =         16 
Toggled Node Count   =         16 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (32 of 32 bins)

=================================================================================
=== Instance: /top/Spi_slave_test_vif
=== Design Unit: work.Spi_slave_inter
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/Spi_slave_test_vif --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /top/spi
=== Design Unit: work.Spi_slave
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40        40         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/spi

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI.sv
------------------------------------IF Branch------------------------------------
    14                                     98855     Count coming in to IF
    14              1                      44477     
    18              1                      54378     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    23                                    139517     Count coming in to CASE
    24              1                      64206     
    29              1                      37779     
    40              1                      21030     
    45              1                       7557     
    50              1                       8944     
    54              1                          1     
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    25                                     64206     Count coming in to IF
    25              1                      28329     
    26              1                      35877     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    30                                     37779     Count coming in to IF
    30              1                       7808     
    31              1                      29971     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                     29971     Count coming in to IF
    32              1                       2237     
    36              1                      27734     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    33                                      2237     Count coming in to IF
    33              1                       1001     
    34              1                       1236     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                     21030     Count coming in to IF
    41              1                       4308     
    42              1                      16722     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                      7557     Count coming in to IF
    46              1                       1120     
    47              1                       6437     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                      8944     Count coming in to IF
    51              1                       1001     
    52              1                       7943     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                    158790     Count coming in to IF
    59              1                      57582     
    68              1                     101208     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    69                                    101208     Count coming in to IF
    69              1                      91198     
    72              1                      10010     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    74                                    101208     Count coming in to CASE
    77              1                      24115     
    93              1                      11118     
    110             1                      19019     
    127             1                      46956     
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                     24115     Count coming in to IF
    82              1                       2002     
    87              1                      22113     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    98                                     11118     Count coming in to IF
    98              1                       1001     
    104             1                      10117     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    112                                    19019     Count coming in to IF
    112             1                      10010     
                                            9009     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    117                                    19019     Count coming in to IF
    117             1                       1001     
                                           18018     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    124                                    19019     Count coming in to IF
    124             1                       8008     
                                           11011     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       7         6         1    85.71%

================================Condition Details================================

Condition Coverage for instance /top/spi --

  File SPI.sv
----------------Focused Condition View-------------------
Line       82 Item    1  (counter == 9)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 9)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 9)_0      -                             
  Row   2:          1  (counter == 9)_1      -                             

----------------Focused Condition View-------------------
Line       98 Item    1  (counter == 9)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 9)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 9)_0      -                             
  Row   2:          1  (counter == 9)_1      -                             

----------------Focused Condition View-------------------
Line       112 Item    1  ((counter <= 9) && ~updwn)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter <= 9)         N  '_0' not hit             Hit '_0'
           updwn         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (counter <= 9)_0      -                             
  Row   2:          1  (counter <= 9)_1      ~updwn                        
  Row   3:          1  updwn_0               (counter <= 9)                
  Row   4:          1  updwn_1               (counter <= 9)                

----------------Focused Condition View-------------------
Line       117 Item    1  (counter == 9)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 9)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 9)_0      -                             
  Row   2:          1  (counter == 9)_1      -                             

----------------Focused Condition View-------------------
Line       124 Item    1  (Spi_slave_test_vif.rx_valid && Spi_slave_test_vif.tx_valid)
Condition totals: 2 of 2 input terms covered = 100.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  Spi_slave_test_vif.rx_valid         Y
  Spi_slave_test_vif.tx_valid         Y

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:          1  Spi_slave_test_vif.rx_valid_0  -                             
  Row   2:          1  Spi_slave_test_vif.rx_valid_1  Spi_slave_test_vif.tx_valid   
  Row   3:          1  Spi_slave_test_vif.tx_valid_0  Spi_slave_test_vif.rx_valid   
  Row   4:          1  Spi_slave_test_vif.tx_valid_1  Spi_slave_test_vif.rx_valid   


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /top/spi --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  24                IDLE                   0
  29             CHK_CMD                   1
  40               WRITE                   2
  45            READ_ADD                   3
  50           READ_DATA                   4
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE               63946          
                 CHK_CMD               21784          
                   WRITE                8835          
                READ_ADD                2288          
               READ_DATA                2002          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  26                   0               21784          IDLE -> CHK_CMD               
  36                   1                5950          CHK_CMD -> WRITE              
  34                   2                1236          CHK_CMD -> READ_ADD           
  33                   3                1001          CHK_CMD -> READ_DATA          
  30                   4               13597          CHK_CMD -> IDLE               
  41                   5                5950          WRITE -> IDLE                 
  46                   6                1236          READ_ADD -> IDLE              
  51                   7                1001          READ_DATA -> IDLE             


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      51        51         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/spi --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI.sv
    13              1                      98855     
    15              1                      44477     
    19              1                      54378     
    22              1                     139517     
    25              1                      28329     
    26              1                      35877     
    30              1                       7808     
    33              1                       1001     
    34              1                       1236     
    36              1                      27734     
    41              1                       4308     
    42              1                      16722     
    46              1                       1120     
    47              1                       6437     
    51              1                       1001     
    52              1                       7943     
    54              1                          1     
    58              1                     158790     
    60              1                      57582     
    61              1                      57582     
    62              1                      57582     
    63              1                      57582     
    64              1                      57582     
    65              1                      57582     
    70              1                      91198     
    73              1                      10010     
    79              1                      24115     
    80              1                      24115     
    83              1                       2002     
    84              1                       2002     
    87              1                      22113     
    89              1                      24115     
    95              1                      11118     
    96              1                      11118     
    99              1                       1001     
    100             1                       1001     
    101             1                       1001     
    104             1                      10117     
    106             1                      11118     
    113             1                      10010     
    114             1                      10010     
    118             1                       1001     
    119             1                       1001     
    120             1                       1001     
    121             1                       1001     
    124             1                       8008     
    128             1                      46956     
    129             1                      46956     
    130             1                      46956     
    131             1                      46956     
    132             1                      46956     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         26        26         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/spi --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       ADD_OR_DATA           1           1      100.00 
                                      counter[0-4]           1           1      100.00 
                                           cs[0-2]           1           1      100.00 
                                           ns[0-2]           1           1      100.00 
                                             updwn           1           1      100.00 

Total Node Count     =         13 
Toggled Node Count   =         13 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (26 of 26 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        16         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_top.sv
    7               1                          1     
    8               1                     317581     
    9               1                     317580     
    17              1                      45332     
    18              1                        875     
    19              1                       8010     
    20              1                       2004     
    21              1                      37532     
    22              1                       3544     
    23              1                      47982     
    24              1                      56660     
    25              1                      47982     
    27              1                          1     
    28              1                          1     
    29              1                          1     
    30              1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /sequence_item
=== Design Unit: work.sequence_item
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26        14        12    53.84%

================================Branch Details================================

Branch Coverage for instance /sequence_item

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File seq_item.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                     158790     Count coming in to IF
    5               2                    ***0***     
                                          158790     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***     
    5               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                     158790     Count coming in to IF
    5               5                    ***0***     
                                          158790     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    36                                    158790     Count coming in to IF
    36              1                      79221     
    51              1                      57582     
    56              1                      21987     
                                         ***0***     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    38                                     79221     Count coming in to IF
    38              1                      21784     
    42              1                      57437     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                     57437     Count coming in to IF
    46              1                       4004     
                                           53433     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                     21987     Count coming in to IF
    58              1                      14764     
    62              1                       1764     
    65              1                       4295     
    68              1                       1164     
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    71                                     21987     Count coming in to IF
    71              1                    ***0***     
    74              1                    ***0***     
                                           21987     All False Count
Branch totals: 1 hit of 3 branches = 33.33%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         8         7    53.33%

================================Condition Details================================

Condition Coverage for instance /sequence_item --

  File seq_item.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       36 Item    1  ((counter != 0) && this.rst_n && ~this.SS_n)
Condition totals: 3 of 3 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter != 0)         Y
      this.rst_n         Y
       this.SS_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter != 0)_0      -                             
  Row   2:          1  (counter != 0)_1      (this.rst_n && ~this.SS_n)    
  Row   3:          1  this.rst_n_0          (counter != 0)                
  Row   4:          1  this.rst_n_1          ((counter != 0) && ~this.SS_n)
  Row   5:          1  this.SS_n_0           ((counter != 0) && this.rst_n)
  Row   6:          1  this.SS_n_1           ((counter != 0) && this.rst_n)

----------------Focused Condition View-------------------
Line       38 Item    1  (counter == 12)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (counter == 12)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 12)_0     -                             
  Row   2:          1  (counter == 12)_1     -                             

----------------Focused Condition View-------------------
Line       46 Item    1  (counter == 0)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 0)_0      -                             
  Row   2:          1  (counter == 0)_1      -                             

----------------Focused Condition View-------------------
Line       58 Item    1  (packet_old[10:8] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (packet_old[10:8] == 0)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (packet_old[10:8] == 0)_0  -                             
  Row   2:          1  (packet_old[10:8] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       62 Item    1  (packet_old[10:8] == 6)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (packet_old[10:8] == 6)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (packet_old[10:8] == 6)_0  -                             
  Row   2:          1  (packet_old[10:8] == 6)_1  -                             

----------------Focused Condition View-------------------
Line       65 Item    1  (packet_old[10:8] == 1)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (packet_old[10:8] == 1)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (packet_old[10:8] == 1)_0  -                             
  Row   2:          1  (packet_old[10:8] == 1)_1  -                             

----------------Focused Condition View-------------------
Line       68 Item    1  (packet_old[10:8] == 7)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (packet_old[10:8] == 7)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (packet_old[10:8] == 7)_0  -                             
  Row   2:          1  (packet_old[10:8] == 7)_1  -                             

----------------Focused Condition View-------------------
Line       71 Item    1  ((packet[10:8] == 1) && (packet_old[10:8] != 0))
Condition totals: 0 of 2 input terms covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
      (packet[10:8] == 1)         N  '_1' not hit             Hit '_1'
  (packet_old[10:8] != 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (packet[10:8] == 1)_0      -                             
  Row   2:    ***0***  (packet[10:8] == 1)_1      (packet_old[10:8] != 0)       
  Row   3:          1  (packet_old[10:8] != 0)_0  (packet[10:8] == 1)           
  Row   4:    ***0***  (packet_old[10:8] != 0)_1  (packet[10:8] == 1)           

----------------Focused Condition View-------------------
Line       74 Item    1  ((packet[10:8] == 7) && (packet_old[10:8] != 6))
Condition totals: 0 of 2 input terms covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
      (packet[10:8] == 7)         N  '_1' not hit             Hit '_1'
  (packet_old[10:8] != 6)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (packet[10:8] == 7)_0      -                             
  Row   2:    ***0***  (packet[10:8] == 7)_1      (packet_old[10:8] != 6)       
  Row   3:          1  (packet_old[10:8] != 6)_0  (packet[10:8] == 7)           
  Row   4:    ***0***  (packet_old[10:8] != 6)_1  (packet[10:8] == 7)           


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      27        17        10    62.96%

================================Statement Details================================

Statement Coverage for instance /sequence_item --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File seq_item.sv
    5               1                    ***0***     
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                     158790     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                     158790     
    5              10                    ***0***     
    7               1                     476372     
    39              1                      21784     
    40              1                      21784     
    43              1                      57437     
    44              1                      57437     
    45              1                      57437     
    47              1                       4004     
    53              1                      57582     
    54              1                      57582     
    57              1                      21987     
    59              1                      14764     
    63              1                       1764     
    66              1                       4295     
    69              1                       1164     
    72              1                    ***0***     
    75              1                    ***0***     
    78              1                     158790     

=================================================================================
=== Instance: /start_conn_sequence
=== Design Unit: work.start_conn_sequence
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/start_conn_sequence/start_conn_seq/body/immed__19
                     start_conn_seq.sv(19)              0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /start_conn_sequence

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File start_conn_seq.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                       4004     Count coming in to IF
    6               2                    ***0***     
                                            4004     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     
    6               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                       4004     Count coming in to IF
    6               5                    ***0***     
                                            4004     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /start_conn_sequence --

  File start_conn_seq.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        11         8    57.89%

================================Statement Details================================

Statement Coverage for instance /start_conn_sequence --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File start_conn_seq.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                       4004     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                       4004     
    6              10                    ***0***     
    9               1                          1     
    12              1                       4004     
    13              1                       4004     
    14              1                       4004     
    15              1                       4004     
    16              1                       4004     
    17              1                       4004     
    18              1                       4004     
    20              1                       4004     

=================================================================================
=== Instance: /terminate_conn_sequence
=== Design Unit: work.terminate_conn_sequence
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/terminate_conn_sequence/terminate_conn_seq/body/immed__19
                     terminate_conn_seq.sv(19)          0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /terminate_conn_sequence

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File terminate_conn_seq.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                       4004     Count coming in to IF
    6               2                    ***0***     
                                            4004     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     
    6               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                       4004     Count coming in to IF
    6               5                    ***0***     
                                            4004     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /terminate_conn_sequence --

  File terminate_conn_seq.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        11         8    57.89%

================================Statement Details================================

Statement Coverage for instance /terminate_conn_sequence --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File terminate_conn_seq.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                       4004     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                       4004     
    6              10                    ***0***     
    9               1                          1     
    12              1                       4004     
    13              1                       4004     
    14              1                       4004     
    15              1                       4004     
    16              1                       4004     
    17              1                       4004     
    18              1                       4004     
    20              1                       4004     

=================================================================================
=== Instance: /randomized_inp_sequence
=== Design Unit: work.randomized_inp_sequence
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/randomized_inp_sequence/randomized_inp_seq/body/immed__19
                     randomized_inp_seq.sv(19)          0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /randomized_inp_sequence

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File randomized_inp_seq.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                      98720     Count coming in to IF
    6               2                    ***0***     
                                           98720     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     
    6               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                      98720     Count coming in to IF
    6               5                    ***0***     
                                           98720     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /randomized_inp_sequence --

  File randomized_inp_seq.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        11         8    57.89%

================================Statement Details================================

Statement Coverage for instance /randomized_inp_sequence --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File randomized_inp_seq.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                      98720     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                      98720     
    6              10                    ***0***     
    9               1                          1     
    12              1                      98720     
    13              1                      98720     
    14              1                      98720     
    15              1                      98720     
    16              1                      98720     
    17              1                      98720     
    18              1                      98720     
    20              1                      98720     

=================================================================================
=== Instance: /read_data_sequence
=== Design Unit: work.read_data_sequence
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/read_data_sequence/read_data_seq/body/immed__19
                     read_data_seq.sv(19)               0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /read_data_sequence

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File read_data_seq.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                      30019     Count coming in to IF
    6               2                    ***0***     
                                           30019     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     
    6               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                      30019     Count coming in to IF
    6               5                    ***0***     
                                           30019     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /read_data_sequence --

  File read_data_seq.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        11         8    57.89%

================================Statement Details================================

Statement Coverage for instance /read_data_sequence --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File read_data_seq.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                      30019     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                      30019     
    6              10                    ***0***     
    9               1                          1     
    12              1                      30019     
    13              1                      30019     
    14              1                      30019     
    15              1                      30019     
    16              1                      30019     
    17              1                      30019     
    18              1                      30019     
    20              1                      30019     

=================================================================================
=== Instance: /reset_sequence
=== Design Unit: work.reset_sequence
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/reset_sequence/reset_seq/body/immed__19
                     reset_seq.sv(19)                   0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /reset_sequence

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File reset_seq.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                         10     Count coming in to IF
    6               2                    ***0***     
                                              10     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     
    6               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                         10     Count coming in to IF
    6               5                    ***0***     
                                              10     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /reset_sequence --

  File reset_seq.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        11         8    57.89%

================================Statement Details================================

Statement Coverage for instance /reset_sequence --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File reset_seq.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                         10     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                         10     
    6              10                    ***0***     
    9               1                          1     
    12              1                         10     
    13              1                         10     
    14              1                         10     
    15              1                         10     
    16              1                         10     
    17              1                         10     
    18              1                         10     
    20              1                         10     

=================================================================================
=== Instance: /write_data_sequence
=== Design Unit: work.write_data_sequence
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/write_data_sequence/write_data_seq/body/immed__19
                     write_data_seq.sv(19)              0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /write_data_sequence

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File write_data_seq.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                      22011     Count coming in to IF
    6               2                    ***0***     
                                           22011     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     
    6               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                      22011     Count coming in to IF
    6               5                    ***0***     
                                           22011     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /write_data_sequence --

  File write_data_seq.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        11         8    57.89%

================================Statement Details================================

Statement Coverage for instance /write_data_sequence --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File write_data_seq.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                      22011     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                      22011     
    6              10                    ***0***     
    9               1                          1     
    12              1                      22011     
    13              1                      22011     
    14              1                      22011     
    15              1                      22011     
    16              1                      22011     
    17              1                      22011     
    18              1                      22011     
    20              1                      22011     

=================================================================================
=== Instance: /write_add_sequence
=== Design Unit: work.write_add_sequence
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/write_add_sequence/write_add_seq/body/immed__19
                     write_add_seq.sv(19)               0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /write_add_sequence

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File write_add_seq.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                         11     Count coming in to IF
    6               2                    ***0***     
                                              11     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     
    6               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                         11     Count coming in to IF
    6               5                    ***0***     
                                              11     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /write_add_sequence --

  File write_add_seq.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        14         8    63.63%

================================Statement Details================================

Statement Coverage for instance /write_add_sequence --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File write_add_seq.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                         11     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                         11     
    6              10                    ***0***     
    9               1                          1     
    12              1                         11     
    13              1                         11     
    14              1                         11     
    15              1                         11     
    16              1                         11     
    17              1                         11     
    18              1                         11     
    20              1                         11     
    21              1                         11     
    22              1                         11     
    23              1                         11     

=================================================================================
=== Instance: /read_add_sequence
=== Design Unit: work.read_add_sequence
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/read_add_sequence/read_add_seq/body/immed__19
                     read_add_seq.sv(19)                0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /read_add_sequence

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File read_add_seq.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                         11     Count coming in to IF
    6               2                    ***0***     
                                              11     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     
    6               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                         11     Count coming in to IF
    6               5                    ***0***     
                                              11     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /read_add_sequence --

  File read_add_seq.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21        13         8    61.90%

================================Statement Details================================

Statement Coverage for instance /read_add_sequence --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File read_add_seq.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                         11     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                         11     
    6              10                    ***0***     
    9               1                          1     
    12              1                         11     
    13              1                         11     
    14              1                         11     
    15              1                         11     
    16              1                         11     
    17              1                         11     
    18              1                         11     
    20              1                         11     
    21              1                         11     
    22              1                         11     

=================================================================================
=== Instance: /sequence_itemmm
=== Design Unit: work.sequence_itemmm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20         0        20     0.00%

================================Branch Details================================

Branch Coverage for instance /sequence_itemmm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File seq_item_copy_2.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***     
    5               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    25                                   ***0***     Count coming in to IF
    25              1                    ***0***     
    40              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              1                    ***0***     
    30              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    33                                   ***0***     Count coming in to IF
    33              1                    ***0***     
    36              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      10         0        10     0.00%

================================Condition Details================================

Condition Coverage for instance /sequence_itemmm --

  File seq_item_copy_2.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       26 Item    1  (this.din_old[9:8] == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  (this.din_old[9:8] == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  (this.din_old[9:8] == 0)_0  -                             
  Row   2:    ***0***  (this.din_old[9:8] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       30 Item    1  (this.din_old[9:8] == 2)
Condition totals: 0 of 1 input term covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  (this.din_old[9:8] == 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  (this.din_old[9:8] == 2)_0  -                             
  Row   2:    ***0***  (this.din_old[9:8] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       33 Item    1  ((din[9:8] == 1) && (this.din_old[9:8] != 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
           (din[9:8] == 1)         N  No hits                  Hit '_0' and '_1'
  (this.din_old[9:8] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  (din[9:8] == 1)_0           -                             
  Row   2:    ***0***  (din[9:8] == 1)_1           (this.din_old[9:8] != 0)      
  Row   3:    ***0***  (this.din_old[9:8] != 0)_0  (din[9:8] == 1)               
  Row   4:    ***0***  (this.din_old[9:8] != 0)_1  (din[9:8] == 1)               

----------------Focused Condition View-------------------
Line       36 Item    1  ((din[9:8] == 3) && (this.din_old[9:8] != 2))
Condition totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
           (din[9:8] == 3)         N  No hits                  Hit '_0' and '_1'
  (this.din_old[9:8] != 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  (din[9:8] == 3)_0           -                             
  Row   2:    ***0***  (din[9:8] == 3)_1           (this.din_old[9:8] != 2)      
  Row   3:    ***0***  (this.din_old[9:8] != 2)_0  (din[9:8] == 3)               
  Row   4:    ***0***  (this.din_old[9:8] != 2)_1  (din[9:8] == 3)               

----------------Focused Condition View-------------------
Line       42 Item    1  ((din[9:8] != 0) || (din[9:8] != 2))
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] != 0)         N  No hits                  Hit '_0' and '_1'
  (din[9:8] != 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (din[9:8] != 0)_0     ~(din[9:8] != 2)              
  Row   2:    ***0***  (din[9:8] != 0)_1     -                             
  Row   3:    ***0***  (din[9:8] != 2)_0     ~(din[9:8] != 0)              
  Row   4:    ***0***  (din[9:8] != 2)_1     ~(din[9:8] != 0)              


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18         1        17     5.55%

================================Statement Details================================

Statement Coverage for instance /sequence_itemmm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File seq_item_copy_2.sv
    5               1                    ***0***     
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    7               1                     158791     
    20              1                    ***0***     
    21              1                    ***0***     
    27              1                    ***0***     
    31              1                    ***0***     
    34              1                    ***0***     
    37              1                    ***0***     
    43              1                    ***0***     

=================================================================================
=== Instance: /scoreborad_pckkk
=== Design Unit: work.scoreborad_pckkk
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        13        11         2    84.61%

================================Branch Details================================

Branch Coverage for instance /scoreborad_pckkk

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_scoreboard.sv
------------------------------------IF Branch------------------------------------
    43                                    158790     Count coming in to IF
    43              1                     156789     
    46              1                       2001     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                    158790     Count coming in to IF
    51              1                      57582     
    55              1                     101208     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                    101208     Count coming in to IF
    57              1                      13013     
                                           88195     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                     13013     Count coming in to IF
    58              1                      13013     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    59                                     13013     Count coming in to IF
    59              1                       1001     
    62              1                       1001     
    65              1                       1001     
    68              1                      10010     
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         5         1    83.33%

================================Condition Details================================

Condition Coverage for instance /scoreborad_pckkk --

  File ram_scoreboard.sv
----------------Focused Condition View-------------------
Line       43 Item    1  ((this.dout_ref == this.item.dout) && (this.tx_valid_ref == this.item.tx_valid))
Condition totals: 2 of 2 input terms covered = 100.00%

                                 Input Term   Covered  Reason for no coverage   Hint
                                -----------  --------  -----------------------  --------------
          (this.dout_ref == this.item.dout)         Y
  (this.tx_valid_ref == this.item.tx_valid)         Y

     Rows:       Hits  FEC Target                                   Non-masking condition(s)      
 ---------  ---------  --------------------                         -------------------------     
  Row   1:          1  (this.dout_ref == this.item.dout)_0          -                             
  Row   2:          1  (this.dout_ref == this.item.dout)_1          (this.tx_valid_ref == this.item.tx_valid)
  Row   3:          1  (this.tx_valid_ref == this.item.tx_valid)_0  (this.dout_ref == this.item.dout)
  Row   4:          1  (this.tx_valid_ref == this.item.tx_valid)_1  (this.dout_ref == this.item.dout)

----------------Focused Condition View-------------------
Line       59 Item    1  (din[9:8] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (din[9:8] == 0)_0     -                             
  Row   2:          1  (din[9:8] == 0)_1     -                             

----------------Focused Condition View-------------------
Line       62 Item    1  (din[9:8] == 1)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (din[9:8] == 1)_0     -                             
  Row   2:          1  (din[9:8] == 1)_1     -                             

----------------Focused Condition View-------------------
Line       65 Item    1  (din[9:8] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (din[9:8] == 2)_0     -                             
  Row   2:          1  (din[9:8] == 2)_1     -                             

----------------Focused Condition View-------------------
Line       68 Item    1  (din[9:8] == 3)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 3)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (din[9:8] == 3)_0     -                             
  Row   2:          1  (din[9:8] == 3)_1     -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      26        24         2    92.30%

================================Statement Details================================

Statement Coverage for instance /scoreborad_pckkk --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_scoreboard.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                          2     
    21              1                          1     
    25              1                          1     
    26              1                          1     
    27              1                          1     
    31              1                          1     
    32              1                          1     
    35              1                          1     
    36              1                          1     
    37              1                     158791     
    38              1                     158790     
    42              1                     158790     
    44              1                     156789     
    47              1                       2001     
    52              1                      57582     
    53              1                      57582     
    60              1                       1001     
    61              1                       1001     
    63              1                       1001     
    64              1                       1001     
    66              1                       1001     
    67              1                       1001     
    69              1                      10010     
    70              1                      10010     

=================================================================================
=== Instance: /coverage_pkggg
=== Design Unit: work.coverage_pkggg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          5        na        na        na
            Covergroup Bins         19        19         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage_pkggg/ram_cover/g1                    100.00%        100          -    Covered              
    covered/total bins:                                    19         19          -                      
    missing/total bins:                                     0         19          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx                                     100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_on                                       13013          1          -    Covered              
        bin rx_off                                     145777          1          -    Covered              
    Coverpoint rst                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rst_deasserted                             101208          1          -    Covered              
        bin rst_asserted                                57582          1          -    Covered              
    Coverpoint din                                    100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_address                              142755          1          -    Covered              
        bin write_data                                   4023          1          -    Covered              
        bin read_address                                 1502          1          -    Covered              
        bin read_data                                   10510          1          -    Covered              
    Cross rx_with_reset                               100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin rx_on_rst_deasserted                    13013          1          -    Covered              
            bin rx_off_rst_deasserted                   88195          1          -    Covered              
            bin rx_off_rst_asserted                     57582          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin rx_on_rst_asserted                  0                     -    ZERO                 
    Cross rx_with_din                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin rx_on_write_address                      1001          1          -    Covered              
            bin rx_on_write_data                         1001          1          -    Covered              
            bin rx_on_read_address                       1001          1          -    Covered              
            bin rx_on_read_data                         10010          1          -    Covered              
            bin rx_off_write_address                   141754          1          -    Covered              
            bin rx_off_write_data                        3022          1          -    Covered              
            bin rx_off_read_address                       501          1          -    Covered              
            bin rx_off_read_data                          500          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /coverage_pkggg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_coverage.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                          2     
    50              1                          1     
    51              1                          1     
    55              1                          1     
    56              1                          1     
    57              1                          1     
    61              1                          1     
    62              1                          1     
    65              1                          1     
    66              1                          1     
    67              1                     158791     
    68              1                     158790     

=================================================================================
=== Instance: /monitorr
=== Design Unit: work.monitorr
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        14         2    87.50%

================================Statement Details================================

Statement Coverage for instance /monitorr --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_monitor.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                          2     
    11              1                          1     
    14              1                          1     
    15              1                          1     
    18              1                          1     
    19              1                          1     
    20              1                     158791     
    21              1                     158791     
    22              1                     158790     
    23              1                     158790     
    24              1                     158790     
    25              1                     158790     
    26              1                     158790     
    27              1                     158790     

=================================================================================
=== Instance: /seqr_packk
=== Design Unit: work.seqr_packk
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         0         4     0.00%

================================Statement Details================================

Statement Coverage for instance /seqr_packk --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequencer_copy_2.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                    ***0***     
    9               1                    ***0***     

=================================================================================
=== Instance: /cfggg
=== Design Unit: work.cfggg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /cfggg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_confg.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***     
    5               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /cfggg --

  File ram_confg.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /cfggg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_confg.sv
    5               1                    ***0***     
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    9               1                          1     

=================================================================================
=== Instance: /driverr
=== Design Unit: work.driverr
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         0        14     0.00%

================================Statement Details================================

Statement Coverage for instance /driverr --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_driver.sv
    7               1                    ***0***     
    7               2                    ***0***     
    7               3                    ***0***     
    12              1                    ***0***     
    15              1                    ***0***     
    18              1                    ***0***     
    19              1                    ***0***     
    20              1                    ***0***     
    21              1                    ***0***     
    22              1                    ***0***     
    23              1                    ***0***     
    24              1                    ***0***     
    25              1                    ***0***     
    26              1                    ***0***     

=================================================================================
=== Instance: /ram_agtt
=== Design Unit: work.ram_agtt
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /ram_agtt

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_agt.sv
------------------------------------IF Branch------------------------------------
    22                                         1     Count coming in to IF
    22              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    24                                         1     Count coming in to IF
    24              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    35                                         1     Count coming in to IF
    35              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         8         7    53.33%

================================Statement Details================================

Statement Coverage for instance /ram_agtt --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_agt.sv
    10              1                    ***0***     
    10              2                    ***0***     
    10              3                          2     
    17              1                          1     
    20              1                          1     
    21              1                          1     
    23              1                    ***0***     
    26              1                    ***0***     
    27              1                    ***0***     
    29              1                          1     
    32              1                          1     
    33              1                          1     
    34              1                          1     
    37              1                    ***0***     
    38              1                    ***0***     

=================================================================================
=== Instance: /env_packk
=== Design Unit: work.env_packk
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /env_packk --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_env.sv
    9               1                    ***0***     
    9               2                    ***0***     
    9               3                          2     
    14              1                          1     
    18              1                          1     
    19              1                          1     
    20              1                          1     
    21              1                          1     
    24              1                          1     
    25              1                          1     
    26              1                          1     

=================================================================================
=== Instance: /sequence_itemm
=== Design Unit: work.sequence_itemm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26         0        26     0.00%

================================Branch Details================================

Branch Coverage for instance /sequence_itemm

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File seq_item_copy.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***     
    5               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              1                    ***0***     
    54              1                    ***0***     
    59              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 4 branches = 0.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              1                    ***0***     
    45              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    49                                   ***0***     Count coming in to IF
    49              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                   ***0***     Count coming in to IF
    61              1                    ***0***     
    65              1                    ***0***     
    68              1                    ***0***     
    71              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 5 branches = 0.00%

------------------------------------IF Branch------------------------------------
    74                                   ***0***     Count coming in to IF
    74              1                    ***0***     
    77              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         0        15     0.00%

================================Condition Details================================

Condition Coverage for instance /sequence_itemm --

  File seq_item_copy.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       39 Item    1  ((counter != 0) && this.rst_n && ~this.SS_n)
Condition totals: 0 of 3 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter != 0)         N  No hits                  Hit '_0' and '_1'
      this.rst_n         N  No hits                  Hit '_0' and '_1'
       this.SS_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (counter != 0)_0      -                             
  Row   2:    ***0***  (counter != 0)_1      (this.rst_n && ~this.SS_n)    
  Row   3:    ***0***  this.rst_n_0          (counter != 0)                
  Row   4:    ***0***  this.rst_n_1          ((counter != 0) && ~this.SS_n)
  Row   5:    ***0***  this.SS_n_0           ((counter != 0) && this.rst_n)
  Row   6:    ***0***  this.SS_n_1           ((counter != 0) && this.rst_n)

----------------Focused Condition View-------------------
Line       41 Item    1  (counter == 12)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (counter == 12)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (counter == 12)_0     -                             
  Row   2:    ***0***  (counter == 12)_1     -                             

----------------Focused Condition View-------------------
Line       49 Item    1  (counter == 0)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (counter == 0)_0      -                             
  Row   2:    ***0***  (counter == 0)_1      -                             

----------------Focused Condition View-------------------
Line       61 Item    1  (packet_old[10:8] == 0)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (packet_old[10:8] == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (packet_old[10:8] == 0)_0  -                             
  Row   2:    ***0***  (packet_old[10:8] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       65 Item    1  (packet_old[10:8] == 6)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (packet_old[10:8] == 6)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (packet_old[10:8] == 6)_0  -                             
  Row   2:    ***0***  (packet_old[10:8] == 6)_1  -                             

----------------Focused Condition View-------------------
Line       68 Item    1  (packet_old[10:8] == 1)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (packet_old[10:8] == 1)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (packet_old[10:8] == 1)_0  -                             
  Row   2:    ***0***  (packet_old[10:8] == 1)_1  -                             

----------------Focused Condition View-------------------
Line       71 Item    1  (packet_old[10:8] == 7)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (packet_old[10:8] == 7)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (packet_old[10:8] == 7)_0  -                             
  Row   2:    ***0***  (packet_old[10:8] == 7)_1  -                             

----------------Focused Condition View-------------------
Line       74 Item    1  ((packet[10:8] == 1) && (packet_old[10:8] != 0))
Condition totals: 0 of 2 input terms covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
      (packet[10:8] == 1)         N  No hits                  Hit '_0' and '_1'
  (packet_old[10:8] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (packet[10:8] == 1)_0      -                             
  Row   2:    ***0***  (packet[10:8] == 1)_1      (packet_old[10:8] != 0)       
  Row   3:    ***0***  (packet_old[10:8] != 0)_0  (packet[10:8] == 1)           
  Row   4:    ***0***  (packet_old[10:8] != 0)_1  (packet[10:8] == 1)           

----------------Focused Condition View-------------------
Line       77 Item    1  ((packet[10:8] == 7) && (packet_old[10:8] != 6))
Condition totals: 0 of 2 input terms covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
      (packet[10:8] == 7)         N  No hits                  Hit '_0' and '_1'
  (packet_old[10:8] != 6)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (packet[10:8] == 7)_0      -                             
  Row   2:    ***0***  (packet[10:8] == 7)_1      (packet_old[10:8] != 6)       
  Row   3:    ***0***  (packet_old[10:8] != 6)_0  (packet[10:8] == 7)           
  Row   4:    ***0***  (packet_old[10:8] != 6)_1  (packet[10:8] == 7)           


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      27         1        26     3.70%

================================Statement Details================================

Statement Coverage for instance /sequence_itemm --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File seq_item_copy.sv
    5               1                    ***0***     
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    7               1                     158791     
    42              1                    ***0***     
    43              1                    ***0***     
    46              1                    ***0***     
    47              1                    ***0***     
    48              1                    ***0***     
    50              1                    ***0***     
    56              1                    ***0***     
    57              1                    ***0***     
    60              1                    ***0***     
    62              1                    ***0***     
    66              1                    ***0***     
    69              1                    ***0***     
    72              1                    ***0***     
    75              1                    ***0***     
    78              1                    ***0***     
    81              1                    ***0***     

=================================================================================
=== Instance: /scoreborad_pckk
=== Design Unit: work.scoreborad_pckk
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32        21        11    65.62%

================================Branch Details================================

Branch Coverage for instance /scoreborad_pckk

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_scoreboard.sv
------------------------------------IF Branch------------------------------------
    43                                    158790     Count coming in to IF
    43              1                     158790     
    54              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    44                                    158790     Count coming in to IF
    44              1                     111273     
                                           47517     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    45                                    111273     Count coming in to IF
    45              1                     111273     
    48              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    50                                   ***0***     Count coming in to IF
    50              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    56                                   ***0***     Count coming in to IF
    56              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                    158790     Count coming in to IF
    61              1                      71213     
    103             1                      57582     
    113             1                      20986     
    121             1                       1001     
    127             1                       8008     
                                         ***0***     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    62                                     71213     Count coming in to IF
    62              1                      21784     
    69              1                       8187     
    75              1                      37238     
    81              1                       4004     
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    84                                      4004     Count coming in to IF
    84              1                       3003     
    86              1                       1001     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    89                                      4004     Count coming in to IF
    89              1                       1001     
    92              1                       1001     
    95              1                       1001     
    98              1                       1001     
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    128                                     8008     Count coming in to IF
    128             1                       1001     
    133             1                       7007     
    137             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 2 hits of 4 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      23        14         9    60.86%

================================Condition Details================================

Condition Coverage for instance /scoreborad_pckk --

  File slave_scoreboard.sv
----------------Focused Condition View-------------------
Line       43 Item    1  ((this.item.rx_valid == this.rx_valid_expected) && (this.item.MISO == this.MoSI_expected))
Condition totals: 0 of 2 input terms covered = 0.00%

                                      Input Term   Covered  Reason for no coverage   Hint
                                     -----------  --------  -----------------------  --------------
  (this.item.rx_valid == this.rx_valid_expected)         N  '_0' not hit             Hit '_0'
          (this.item.MISO == this.MoSI_expected)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                        Non-masking condition(s)      
 ---------  ---------  --------------------                              -------------------------     
  Row   1:    ***0***  (this.item.rx_valid == this.rx_valid_expected)_0  -                             
  Row   2:          1  (this.item.rx_valid == this.rx_valid_expected)_1  (this.item.MISO == this.MoSI_expected)
  Row   3:    ***0***  (this.item.MISO == this.MoSI_expected)_0          (this.item.rx_valid == this.rx_valid_expected)
  Row   4:          1  (this.item.MISO == this.MoSI_expected)_1          (this.item.rx_valid == this.rx_valid_expected)

----------------Focused Condition View-------------------
Line       45 Item    1  (this.item.rx_data == this.rx_data_expected)
Condition totals: 0 of 1 input term covered = 0.00%

                                    Input Term   Covered  Reason for no coverage   Hint
                                   -----------  --------  -----------------------  --------------
  (this.item.rx_data == this.rx_data_expected)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                      Non-masking condition(s)      
 ---------  ---------  --------------------                            -------------------------     
  Row   1:    ***0***  (this.item.rx_data == this.rx_data_expected)_0  -                             
  Row   2:          1  (this.item.rx_data == this.rx_data_expected)_1  -                             

----------------Focused Condition View-------------------
Line       61 Item    1  (this.item.rst_n && ~this.item.SS_n && ~this.tx_is_ready)
Condition totals: 3 of 3 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
   this.item.rst_n         Y
    this.item.SS_n         Y
  this.tx_is_ready         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this.item.rst_n_0     -                             
  Row   2:          1  this.item.rst_n_1     (~this.item.SS_n && ~this.tx_is_ready)
  Row   3:          1  this.item.SS_n_0      (this.item.rst_n && ~this.tx_is_ready)
  Row   4:          1  this.item.SS_n_1      this.item.rst_n               
  Row   5:          1  this.tx_is_ready_0    (this.item.rst_n && ~this.item.SS_n)
  Row   6:          1  this.tx_is_ready_1    (this.item.rst_n && ~this.item.SS_n)

----------------Focused Condition View-------------------
Line       62 Item    1  (this.counter == 11)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (this.counter == 11)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (this.counter == 11)_0  -                             
  Row   2:          1  (this.counter == 11)_1  -                             

----------------Focused Condition View-------------------
Line       69 Item    1  (this.counter == 10)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (this.counter == 10)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (this.counter == 10)_0  -                             
  Row   2:          1  (this.counter == 10)_1  -                             

----------------Focused Condition View-------------------
Line       75 Item    1  (this.counter != 0)
Condition totals: 1 of 1 input term covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (this.counter != 0)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (this.counter != 0)_0  -                             
  Row   2:          1  (this.counter != 0)_1  -                             

----------------Focused Condition View-------------------
Line       81 Item    1  (this.counter == 0)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (this.counter == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (this.counter == 0)_0  -                             
  Row   2:          1  (this.counter == 0)_1  -                             

----------------Focused Condition View-------------------
Line       84 Item    1  (~this.item.SS_n && (this.item.rx_data[9:8] != 3))
Condition totals: 1 of 2 input terms covered = 50.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
                 this.item.SS_n         N  '_1' not hit             Hit '_1'
  (this.item.rx_data[9:8] != 3)         Y

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  this.item.SS_n_0                 (this.item.rx_data[9:8] != 3) 
  Row   2:    ***0***  this.item.SS_n_1                 -                             
  Row   3:          1  (this.item.rx_data[9:8] != 3)_0  ~this.item.SS_n               
  Row   4:          1  (this.item.rx_data[9:8] != 3)_1  ~this.item.SS_n               

----------------Focused Condition View-------------------
Line       89 Item    1  (this.item.rx_data[9:8] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (this.item.rx_data[9:8] == 0)         Y

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (this.item.rx_data[9:8] == 0)_0  -                             
  Row   2:          1  (this.item.rx_data[9:8] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       92 Item    1  (this.item.rx_data[9:8] == 1)
Condition totals: 1 of 1 input term covered = 100.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (this.item.rx_data[9:8] == 1)         Y

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (this.item.rx_data[9:8] == 1)_0  -                             
  Row   2:          1  (this.item.rx_data[9:8] == 1)_1  -                             

----------------Focused Condition View-------------------
Line       95 Item    1  (this.item.rx_data[9:8] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (this.item.rx_data[9:8] == 2)         Y

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (this.item.rx_data[9:8] == 2)_0  -                             
  Row   2:          1  (this.item.rx_data[9:8] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       98 Item    1  (this.item.rx_data[9:8] == 3)
Condition totals: 0 of 1 input term covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (this.item.rx_data[9:8] == 3)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:    ***0***  (this.item.rx_data[9:8] == 3)_0  -                             
  Row   2:          1  (this.item.rx_data[9:8] == 3)_1  -                             

----------------Focused Condition View-------------------
Line       113 Item    1  (this.item.SS_n && ~this.tx_is_ready)
Condition totals: 2 of 2 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
    this.item.SS_n         Y
  this.tx_is_ready         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this.item.SS_n_0      -                             
  Row   2:          1  this.item.SS_n_1      ~this.tx_is_ready             
  Row   3:          1  this.tx_is_ready_0    this.item.SS_n                
  Row   4:          1  this.tx_is_ready_1    this.item.SS_n                

----------------Focused Condition View-------------------
Line       121 Item    1  (this.item.SS_n && this.tx_is_ready)
Condition totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
    this.item.SS_n         Y
  this.tx_is_ready         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this.item.SS_n_0      -                             
  Row   2:          1  this.item.SS_n_1      this.tx_is_ready              
  Row   3:    ***0***  this.tx_is_ready_0    this.item.SS_n                
  Row   4:          1  this.tx_is_ready_1    this.item.SS_n                

----------------Focused Condition View-------------------
Line       128 Item    1  (this.counter_tx == 8)
Condition totals: 1 of 1 input term covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.counter_tx == 8)         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  (this.counter_tx == 8)_0  -                             
  Row   2:          1  (this.counter_tx == 8)_1  -                             

----------------Focused Condition View-------------------
Line       133 Item    1  (this.counter_tx != 0)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.counter_tx != 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.counter_tx != 0)_0  -                             
  Row   2:          1  (this.counter_tx != 0)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1  (this.counter_tx == 0)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.counter_tx == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.counter_tx == 0)_0  -                             
  Row   2:    ***0***  (this.counter_tx == 0)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      65        57         8    87.69%

================================Statement Details================================

Statement Coverage for instance /scoreborad_pckk --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_scoreboard.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                          2     
    13              1                          1     
    14              1                          1     
    25              1                          1     
    29              1                          1     
    30              1                          1     
    31              1                          1     
    35              1                          1     
    36              1                          1     
    39              1                          1     
    40              1                          1     
    41              1                     158791     
    42              1                     158790     
    46              1                     111273     
    49              1                    ***0***     
    50              1                    ***0***     
    55              1                    ***0***     
    56              1                    ***0***     
    63              1                      21784     
    64              1                      21784     
    65              1                      21784     
    66              1                      21784     
    67              1                      21784     
    70              1                       8187     
    71              1                       8187     
    72              1                       8187     
    73              1                       8187     
    76              1                      37238     
    77              1                      37238     
    78              1                      37238     
    79              1                      37238     
    82              1                       4004     
    83              1                       4004     
    85              1                       3003     
    87              1                       1001     
    90              1                       1001     
    93              1                       1001     
    96              1                       1001     
    99              1                       1001     
    104             1                      57582     
    105             1                      57582     
    106             1                      57582     
    107             1                      57582     
    108             1                      57582     
    109             1                      57582     
    110             1                      57582     
    111             1                      57582     
    114             1                      20986     
    115             1                      20986     
    116             1                      20986     
    118             1                      20986     
    119             1                      20986     
    122             1                       1001     
    123             1                       1001     
    124             1                       1001     
    125             1                       1001     
    129             1                       1001     
    130             1                       1001     
    131             1                       1001     
    134             1                       7007     
    135             1                       7007     
    138             1                    ***0***     
    139             1                    ***0***     

=================================================================================
=== Instance: /coverage_pkgg
=== Design Unit: work.coverage_pkgg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          5        na        na        na
            Covergroup Bins         13        13         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage_pkgg/Spi_slave_cover/g1               100.00%        100          -    Covered              
    covered/total bins:                                    13         13          -                      
    missing/total bins:                                     0         13          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rst                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rst_deasserted                             101208          1          -    Covered              
        bin rst_asserted                                57582          1          -    Covered              
    Coverpoint ss_n                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ss_n_deasserted                             47517          1          -    Covered              
        bin ss_n_asserted                              111273          1          -    Covered              
    Coverpoint tx_valid                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_valid_deasserted                         21010          1          -    Covered              
        bin tx_valid_asserted                          137780          1          -    Covered              
    Cross ss_n_with_reset                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin ss_n_on_rst_deasserted                  21987          1          -    Covered              
            bin ss_n_on_rst_asserted                    25530          1          -    Covered              
            bin ss_n_off_rst_deasserted                 79221          1          -    Covered              
            bin ss_n_off_rst_asserted                   32052          1          -    Covered              
    Cross tx_valid_with_reset                         100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin tx_valid_on_rst_deasserted              21010          1          -    Covered              
            bin tx_valid_off_rst_deasserted             80198          1          -    Covered              
            bin tx_valid_off_rst_asserted               57582          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin tx_valid_on_rst_asserted            0                     -    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /coverage_pkgg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_coverage.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                          2     
    73              1                          1     
    74              1                          1     
    78              1                          1     
    79              1                          1     
    80              1                          1     
    84              1                          1     
    85              1                          1     
    88              1                          1     
    89              1                          1     
    90              1                     158791     
    91              1                     158790     

=================================================================================
=== Instance: /Spi_slave_monitor
=== Design Unit: work.Spi_slave_monitor
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        17         2    89.47%

================================Statement Details================================

Statement Coverage for instance /Spi_slave_monitor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_monitor.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                          2     
    11              1                          1     
    14              1                          1     
    15              1                          1     
    18              1                          1     
    19              1                          1     
    20              1                     158791     
    21              1                     158791     
    22              1                     158790     
    23              1                     158790     
    24              1                     158790     
    25              1                     158790     
    26              1                     158790     
    27              1                     158790     
    28              1                     158790     
    29              1                     158790     
    30              1                     158790     

=================================================================================
=== Instance: /seqr_pack
=== Design Unit: work.seqr_pack
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         0         4     0.00%

================================Statement Details================================

Statement Coverage for instance /seqr_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequencer_copy.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                    ***0***     
    9               1                    ***0***     

=================================================================================
=== Instance: /cfgg
=== Design Unit: work.cfgg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /cfgg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_confg.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***     
    5               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /cfgg --

  File slave_confg.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /cfgg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_confg.sv
    5               1                    ***0***     
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    9               1                          1     

=================================================================================
=== Instance: /driver
=== Design Unit: work.driver
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16         0        16     0.00%

================================Statement Details================================

Statement Coverage for instance /driver --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_driver.sv
    7               1                    ***0***     
    7               2                    ***0***     
    7               3                    ***0***     
    12              1                    ***0***     
    15              1                    ***0***     
    18              1                    ***0***     
    19              1                    ***0***     
    20              1                    ***0***     
    21              1                    ***0***     
    22              1                    ***0***     
    23              1                    ***0***     
    24              1                    ***0***     
    25              1                    ***0***     
    26              1                    ***0***     
    27              1                    ***0***     
    28              1                    ***0***     

=================================================================================
=== Instance: /Spi_slave_agtt
=== Design Unit: work.Spi_slave_agtt
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /Spi_slave_agtt

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_agt.sv
------------------------------------IF Branch------------------------------------
    22                                         1     Count coming in to IF
    22              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    24                                         1     Count coming in to IF
    24              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    34                                         1     Count coming in to IF
    34              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         8         7    53.33%

================================Statement Details================================

Statement Coverage for instance /Spi_slave_agtt --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_agt.sv
    10              1                    ***0***     
    10              2                    ***0***     
    10              3                          2     
    17              1                          1     
    20              1                          1     
    21              1                          1     
    23              1                    ***0***     
    26              1                    ***0***     
    27              1                    ***0***     
    29              1                          1     
    32              1                          1     
    33              1                          1     
    36              1                    ***0***     
    37              1                    ***0***     
    40              1                          1     

=================================================================================
=== Instance: /env_pack
=== Design Unit: work.env_pack
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /env_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_env.sv
    9               1                    ***0***     
    9               2                    ***0***     
    9               3                          2     
    14              1                          1     
    18              1                          1     
    19              1                          1     
    20              1                          1     
    21              1                          1     
    24              1                          1     
    25              1                          1     
    26              1                          1     

=================================================================================
=== Instance: /scoreborad_pck
=== Design Unit: work.scoreborad_pck
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26        18         8    69.23%

================================Branch Details================================

Branch Coverage for instance /scoreborad_pck

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_scoreboard.sv
------------------------------------IF Branch------------------------------------
    44                                    158790     Count coming in to IF
    44              1                     158790     
    47              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                   ***0***     Count coming in to IF
    49              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    54                                    158790     Count coming in to IF
    54              1                      71213     
    93              1                      57582     
    101             1                      20986     
    109             1                       1001     
    115             1                       8008     
                                         ***0***     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    55                                     71213     Count coming in to IF
    55              1                      21784     
    61              1                       8187     
    66              1                      37238     
    71              1                       4004     
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    74                                      4004     Count coming in to IF
    74              1                       3003     
    76              1                       1001     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                      4004     Count coming in to IF
    79              1                       1001     
    82              1                       1001     
    85              1                       1001     
    88              1                       1001     
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    116                                     8008     Count coming in to IF
    116             1                       1001     
    120             1                       7007     
    124             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 2 hits of 4 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      21        14         7    66.66%

================================Condition Details================================

Condition Coverage for instance /scoreborad_pck --

  File spi_scoreboard.sv
----------------Focused Condition View-------------------
Line       44 Item    1  (this.item.MISO == this.MoSI_expected)
Condition totals: 0 of 1 input term covered = 0.00%

                              Input Term   Covered  Reason for no coverage   Hint
                             -----------  --------  -----------------------  --------------
  (this.item.MISO == this.MoSI_expected)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                Non-masking condition(s)      
 ---------  ---------  --------------------                      -------------------------     
  Row   1:    ***0***  (this.item.MISO == this.MoSI_expected)_0  -                             
  Row   2:          1  (this.item.MISO == this.MoSI_expected)_1  -                             

----------------Focused Condition View-------------------
Line       54 Item    1  (this.item.rst_n && ~this.item.SS_n && ~this.tx_is_ready)
Condition totals: 3 of 3 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
   this.item.rst_n         Y
    this.item.SS_n         Y
  this.tx_is_ready         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this.item.rst_n_0     -                             
  Row   2:          1  this.item.rst_n_1     (~this.item.SS_n && ~this.tx_is_ready)
  Row   3:          1  this.item.SS_n_0      (this.item.rst_n && ~this.tx_is_ready)
  Row   4:          1  this.item.SS_n_1      this.item.rst_n               
  Row   5:          1  this.tx_is_ready_0    (this.item.rst_n && ~this.item.SS_n)
  Row   6:          1  this.tx_is_ready_1    (this.item.rst_n && ~this.item.SS_n)

----------------Focused Condition View-------------------
Line       55 Item    1  (this.counter == 11)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (this.counter == 11)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (this.counter == 11)_0  -                             
  Row   2:          1  (this.counter == 11)_1  -                             

----------------Focused Condition View-------------------
Line       61 Item    1  (this.counter == 10)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (this.counter == 10)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (this.counter == 10)_0  -                             
  Row   2:          1  (this.counter == 10)_1  -                             

----------------Focused Condition View-------------------
Line       66 Item    1  (this.counter != 0)
Condition totals: 1 of 1 input term covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (this.counter != 0)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (this.counter != 0)_0  -                             
  Row   2:          1  (this.counter != 0)_1  -                             

----------------Focused Condition View-------------------
Line       71 Item    1  (this.counter == 0)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (this.counter == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (this.counter == 0)_0  -                             
  Row   2:          1  (this.counter == 0)_1  -                             

----------------Focused Condition View-------------------
Line       74 Item    1  (~this.item.SS_n && (this.rx_data_expected[9:8] != 3))
Condition totals: 1 of 2 input terms covered = 50.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
                     this.item.SS_n         N  '_1' not hit             Hit '_1'
  (this.rx_data_expected[9:8] != 3)         Y

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:          1  this.item.SS_n_0                     (this.rx_data_expected[9:8] != 3)
  Row   2:    ***0***  this.item.SS_n_1                     -                             
  Row   3:          1  (this.rx_data_expected[9:8] != 3)_0  ~this.item.SS_n               
  Row   4:          1  (this.rx_data_expected[9:8] != 3)_1  ~this.item.SS_n               

----------------Focused Condition View-------------------
Line       79 Item    1  (this.rx_data_expected[9:8] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (this.rx_data_expected[9:8] == 0)         Y

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:          1  (this.rx_data_expected[9:8] == 0)_0  -                             
  Row   2:          1  (this.rx_data_expected[9:8] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       82 Item    1  (this.rx_data_expected[9:8] == 1)
Condition totals: 1 of 1 input term covered = 100.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (this.rx_data_expected[9:8] == 1)         Y

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:          1  (this.rx_data_expected[9:8] == 1)_0  -                             
  Row   2:          1  (this.rx_data_expected[9:8] == 1)_1  -                             

----------------Focused Condition View-------------------
Line       85 Item    1  (this.rx_data_expected[9:8] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (this.rx_data_expected[9:8] == 2)         Y

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:          1  (this.rx_data_expected[9:8] == 2)_0  -                             
  Row   2:          1  (this.rx_data_expected[9:8] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       88 Item    1  (this.rx_data_expected[9:8] == 3)
Condition totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (this.rx_data_expected[9:8] == 3)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (this.rx_data_expected[9:8] == 3)_0  -                             
  Row   2:          1  (this.rx_data_expected[9:8] == 3)_1  -                             

----------------Focused Condition View-------------------
Line       101 Item    1  (this.item.SS_n && ~this.tx_is_ready)
Condition totals: 2 of 2 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
    this.item.SS_n         Y
  this.tx_is_ready         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this.item.SS_n_0      -                             
  Row   2:          1  this.item.SS_n_1      ~this.tx_is_ready             
  Row   3:          1  this.tx_is_ready_0    this.item.SS_n                
  Row   4:          1  this.tx_is_ready_1    this.item.SS_n                

----------------Focused Condition View-------------------
Line       109 Item    1  (this.item.SS_n && this.tx_is_ready)
Condition totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
    this.item.SS_n         Y
  this.tx_is_ready         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this.item.SS_n_0      -                             
  Row   2:          1  this.item.SS_n_1      this.tx_is_ready              
  Row   3:    ***0***  this.tx_is_ready_0    this.item.SS_n                
  Row   4:          1  this.tx_is_ready_1    this.item.SS_n                

----------------Focused Condition View-------------------
Line       116 Item    1  (this.counter_tx == 8)
Condition totals: 1 of 1 input term covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.counter_tx == 8)         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  (this.counter_tx == 8)_0  -                             
  Row   2:          1  (this.counter_tx == 8)_1  -                             

----------------Focused Condition View-------------------
Line       120 Item    1  (this.counter_tx != 0)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.counter_tx != 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.counter_tx != 0)_0  -                             
  Row   2:          1  (this.counter_tx != 0)_1  -                             

----------------Focused Condition View-------------------
Line       124 Item    1  (this.counter_tx == 0)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.counter_tx == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.counter_tx == 0)_0  -                             
  Row   2:    ***0***  (this.counter_tx == 0)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      57        51         6    89.47%

================================Statement Details================================

Statement Coverage for instance /scoreborad_pck --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_scoreboard.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                          2     
    13              1                          1     
    14              1                          1     
    26              1                          1     
    30              1                          1     
    31              1                          1     
    32              1                          1     
    36              1                          1     
    37              1                          1     
    40              1                          1     
    41              1                          1     
    42              1                     158791     
    43              1                     158790     
    45              1                     158790     
    48              1                    ***0***     
    49              1                    ***0***     
    56              1                      21784     
    57              1                      21784     
    58              1                      21784     
    59              1                      21784     
    62              1                       8187     
    63              1                       8187     
    64              1                       8187     
    67              1                      37238     
    68              1                      37238     
    69              1                      37238     
    72              1                       4004     
    73              1                       4004     
    75              1                       3003     
    77              1                       1001     
    80              1                       1001     
    83              1                       1001     
    86              1                       1001     
    89              1                       1001     
    94              1                      57582     
    95              1                      57582     
    96              1                      57582     
    97              1                      57582     
    98              1                      57582     
    99              1                      57582     
    102             1                      20986     
    103             1                      20986     
    104             1                      20986     
    106             1                      20986     
    107             1                      20986     
    110             1                       1001     
    111             1                       1001     
    112             1                       1001     
    113             1                       1001     
    117             1                       1001     
    118             1                       1001     
    121             1                       7007     
    122             1                       7007     
    125             1                    ***0***     
    126             1                    ***0***     

=================================================================================
=== Instance: /coverage_pkg
=== Design Unit: work.coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          6        na        na        na
            Covergroup Bins         25        25         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage_pkg/spi_cover/g1                      100.00%        100          -    Covered              
    covered/total bins:                                    25         25          -                      
    missing/total bins:                                     0         25          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rst                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rst_deasserted                             101208          1          -    Covered              
        bin rst_asserted                                57582          1          -    Covered              
    Coverpoint ss_n                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ss_n_deasserted                             47517          1          -    Covered              
        bin ss_n_asserted                              111273          1          -    Covered              
    Coverpoint packet                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_address                               88402          1          -    Covered              
        bin write_data                                  31007          1          -    Covered              
        bin read_address                                17349          1          -    Covered              
        bin read_data                                   22032          1          -    Covered              
    Cross ss_n_with_reset                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin ss_n_on_rst_deasserted                  21987          1          -    Covered              
            bin ss_n_on_rst_asserted                    25530          1          -    Covered              
            bin ss_n_off_rst_deasserted                 79221          1          -    Covered              
            bin ss_n_off_rst_asserted                   32052          1          -    Covered              
    Cross packet_with_reset                           100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin write_address_rst_deasserted            30820          1          -    Covered              
            bin write_data_rst_deasserted               31007          1          -    Covered              
            bin read_address_rst_deasserted             17349          1          -    Covered              
            bin read_data_rst_deasserted                22032          1          -    Covered              
            bin write_address_rst_asserted              57582          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin read_data_rst_asserted              0                     -    ZERO                 
            illegal_bin read_address_rst_asserted           0                     -    ZERO                 
            illegal_bin write_data_rst_asserted             0                     -    ZERO                 
    Cross packet_with_ssn                             100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin write_address_ssn_deasserted            26694          1          -    Covered              
            bin write_data_ssn_deasserted               14764          1          -    Covered              
            bin read_address_ssn_deasserted              4295          1          -    Covered              
            bin read_data_ssn_deasserted                 1764          1          -    Covered              
            bin write_address_ssn_asserted              61708          1          -    Covered              
            bin write_data_ssn_asserted                 16243          1          -    Covered              
            bin read_address_ssn_asserted               13054          1          -    Covered              
            bin read_data_ssn_asserted                  20268          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_coverage.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                          2     
    61              1                          1     
    62              1                          1     
    66              1                          1     
    67              1                          1     
    68              1                          1     
    72              1                          1     
    73              1                          1     
    76              1                          1     
    77              1                          1     
    78              1                     158791     
    79              1                     158790     

=================================================================================
=== Instance: /spi_monitor
=== Design Unit: work.spi_monitor
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        13         2    86.66%

================================Statement Details================================

Statement Coverage for instance /spi_monitor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_monitor.sv
    6               1                    ***0***     
    6               2                    ***0***     
    6               3                          2     
    11              1                          1     
    14              1                          1     
    15              1                          1     
    18              1                          1     
    19              1                          1     
    20              1                     158791     
    21              1                     158791     
    22              1                     158790     
    23              1                     158790     
    24              1                     158790     
    25              1                     158790     
    26              1                     158790     

=================================================================================
=== Instance: /cfg
=== Design Unit: work.cfg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /cfg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_confg.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***     
    5               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /cfg --

  File spi_confg.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /cfg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_confg.sv
    5               1                    ***0***     
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    9               1                          1     

=================================================================================
=== Instance: /drive
=== Design Unit: work.drive
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /drive --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_driver.sv
    7               1                    ***0***     
    7               2                    ***0***     
    7               3                          2     
    12              1                          1     
    15              1                          1     
    18              1                          1     
    19              1                          1     
    20              1                     158791     
    21              1                     158791     
    22              1                     158790     
    23              1                     158790     
    24              1                     158790     
    25              1                     158790     
    26              1                     158790     

=================================================================================
=== Instance: /spi_agtt
=== Design Unit: work.spi_agtt
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /spi_agtt

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_agt.sv
------------------------------------IF Branch------------------------------------
    22                                         1     Count coming in to IF
    22              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    24                                         1     Count coming in to IF
    24              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    35                                         1     Count coming in to IF
    35              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /spi_agtt --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_agt.sv
    10              1                    ***0***     
    10              2                    ***0***     
    10              3                          2     
    17              1                          1     
    20              1                          1     
    21              1                          1     
    23              1                    ***0***     
    26              1                          1     
    27              1                          1     
    29              1                          1     
    32              1                          1     
    33              1                          1     
    34              1                          1     
    37              1                          1     
    38              1                          1     

=================================================================================
=== Instance: /env_pac
=== Design Unit: work.env_pac
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /env_pac --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_env.sv
    9               1                    ***0***     
    9               2                    ***0***     
    9               3                          2     
    14              1                          1     
    18              1                          1     
    19              1                          1     
    20              1                          1     
    21              1                          1     
    24              1                          1     
    25              1                          1     
    26              1                          1     

=================================================================================
=== Instance: /spi_test_pkg
=== Design Unit: work.spi_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        38        16        22    42.10%

================================Branch Details================================

Branch Coverage for instance /spi_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_test.sv
------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    56                                         1     Count coming in to IF
    56              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    58                                         1     Count coming in to IF
    58              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    59                                   ***0***     Count coming in to IF
    59              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    72                                         1     Count coming in to IF
    72              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    74                                         1     Count coming in to IF
    74              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    79                                         1     Count coming in to IF
    79              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    86                                         1     Count coming in to IF
    86              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    93                                         1     Count coming in to IF
    93              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    100                                        1     Count coming in to IF
    100             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    108                                     1000     Count coming in to IF
    108             1                       1000     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    115                                     1000     Count coming in to IF
    115             1                       1000     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                     1000     Count coming in to IF
    122             1                       1000     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    129                                     1000     Count coming in to IF
    129             1                       1000     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    137                                        1     Count coming in to IF
    137             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    141                                        1     Count coming in to IF
    141             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    142                                        1     Count coming in to IF
    142             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      81        76         5    93.82%

================================Statement Details================================

Statement Coverage for instance /spi_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_test.sv
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                          4     
    35              1                          1     
    39              1                          1     
    40              1                          1     
    41              1                          1     
    42              1                          1     
    43              1                          1     
    44              1                          1     
    45              1                          1     
    46              1                          1     
    47              1                          1     
    48              1                          1     
    49              1                          1     
    50              1                          1     
    51              1                          1     
    52              1                          1     
    53              1                          1     
    55              1                    ***0***     
    57              1                    ***0***     
    59              1                    ***0***     
    60              1                          1     
    61              1                          1     
    62              1                          1     
    63              1                          1     
    64              1                          1     
    65              1                          1     
    70              1                          1     
    71              1                          1     
    72              1                          1     
    74              1                          1     
    75              1                         10     
    76              1                         10     
    79              1                          1     
    80              1                          1     
    81              1                         11     
    82              1                         11     
    84              1                          1     
    86              1                          1     
    87              1                          1     
    88              1                         11     
    89              1                         11     
    91              1                          1     
    93              1                          1     
    94              1                          1     
    95              1                         11     
    96              1                         11     
    98              1                          1     
    100             1                          1     
    101             1                          1     
    102             1                         19     
    103             1                         19     
    105             1                          1     
    107             1                       1000     
    108             1                       1000     
    109             1                       1000     
    110             1                      11000     
    111             1                      11000     
    113             1                       1000     
    115             1                       1000     
    116             1                       1000     
    117             1                      11000     
    118             1                      11000     
    120             1                       1000     
    122             1                       1000     
    123             1                       1000     
    124             1                      11000     
    125             1                      11000     
    127             1                       1000     
    129             1                       1000     
    130             1                       1000     
    131             1                      19000     
    132             1                      19000     
    134             1                       1000     
    137             1                          1     
    138             1                      98720     
    139             1                      98720     
    141             1                          1     
    142             1                          1     
    143             1                          1     

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage_pkggg/ram_cover/g1                    100.00%        100          -    Covered              
    covered/total bins:                                    19         19          -                      
    missing/total bins:                                     0         19          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx                                     100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_on                                       13013          1          -    Covered              
        bin rx_off                                     145777          1          -    Covered              
    Coverpoint rst                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rst_deasserted                             101208          1          -    Covered              
        bin rst_asserted                                57582          1          -    Covered              
    Coverpoint din                                    100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_address                              142755          1          -    Covered              
        bin write_data                                   4023          1          -    Covered              
        bin read_address                                 1502          1          -    Covered              
        bin read_data                                   10510          1          -    Covered              
    Cross rx_with_reset                               100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin rx_on_rst_deasserted                    13013          1          -    Covered              
            bin rx_off_rst_deasserted                   88195          1          -    Covered              
            bin rx_off_rst_asserted                     57582          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin rx_on_rst_asserted                  0                     -    ZERO                 
    Cross rx_with_din                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin rx_on_write_address                      1001          1          -    Covered              
            bin rx_on_write_data                         1001          1          -    Covered              
            bin rx_on_read_address                       1001          1          -    Covered              
            bin rx_on_read_data                         10010          1          -    Covered              
            bin rx_off_write_address                   141754          1          -    Covered              
            bin rx_off_write_data                        3022          1          -    Covered              
            bin rx_off_read_address                       501          1          -    Covered              
            bin rx_off_read_data                          500          1          -    Covered              
 TYPE /coverage_pkgg/Spi_slave_cover/g1               100.00%        100          -    Covered              
    covered/total bins:                                    13         13          -                      
    missing/total bins:                                     0         13          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rst                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rst_deasserted                             101208          1          -    Covered              
        bin rst_asserted                                57582          1          -    Covered              
    Coverpoint ss_n                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ss_n_deasserted                             47517          1          -    Covered              
        bin ss_n_asserted                              111273          1          -    Covered              
    Coverpoint tx_valid                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_valid_deasserted                         21010          1          -    Covered              
        bin tx_valid_asserted                          137780          1          -    Covered              
    Cross ss_n_with_reset                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin ss_n_on_rst_deasserted                  21987          1          -    Covered              
            bin ss_n_on_rst_asserted                    25530          1          -    Covered              
            bin ss_n_off_rst_deasserted                 79221          1          -    Covered              
            bin ss_n_off_rst_asserted                   32052          1          -    Covered              
    Cross tx_valid_with_reset                         100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin tx_valid_on_rst_deasserted              21010          1          -    Covered              
            bin tx_valid_off_rst_deasserted             80198          1          -    Covered              
            bin tx_valid_off_rst_asserted               57582          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin tx_valid_on_rst_asserted            0                     -    ZERO                 
 TYPE /coverage_pkg/spi_cover/g1                      100.00%        100          -    Covered              
    covered/total bins:                                    25         25          -                      
    missing/total bins:                                     0         25          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rst                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rst_deasserted                             101208          1          -    Covered              
        bin rst_asserted                                57582          1          -    Covered              
    Coverpoint ss_n                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ss_n_deasserted                             47517          1          -    Covered              
        bin ss_n_asserted                              111273          1          -    Covered              
    Coverpoint packet                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_address                               88402          1          -    Covered              
        bin write_data                                  31007          1          -    Covered              
        bin read_address                                17349          1          -    Covered              
        bin read_data                                   22032          1          -    Covered              
    Cross ss_n_with_reset                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin ss_n_on_rst_deasserted                  21987          1          -    Covered              
            bin ss_n_on_rst_asserted                    25530          1          -    Covered              
            bin ss_n_off_rst_deasserted                 79221          1          -    Covered              
            bin ss_n_off_rst_asserted                   32052          1          -    Covered              
    Cross packet_with_reset                           100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin write_address_rst_deasserted            30820          1          -    Covered              
            bin write_data_rst_deasserted               31007          1          -    Covered              
            bin read_address_rst_deasserted             17349          1          -    Covered              
            bin read_data_rst_deasserted                22032          1          -    Covered              
            bin write_address_rst_asserted              57582          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin read_data_rst_asserted              0                     -    ZERO                 
            illegal_bin read_address_rst_asserted           0                     -    ZERO                 
            illegal_bin write_data_rst_asserted             0                     -    ZERO                 
    Cross packet_with_ssn                             100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin write_address_ssn_deasserted            26694          1          -    Covered              
            bin write_data_ssn_deasserted               14764          1          -    Covered              
            bin read_address_ssn_deasserted              4295          1          -    Covered              
            bin read_data_ssn_deasserted                 1764          1          -    Covered              
            bin write_address_ssn_asserted              61708          1          -    Covered              
            bin write_data_ssn_asserted                 16243          1          -    Covered              
            bin read_address_ssn_asserted               13054          1          -    Covered              
            bin read_data_ssn_asserted                  20268          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 3

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/start_conn_sequence/start_conn_seq/body/immed__19
                     start_conn_seq.sv(19)              0          1
/terminate_conn_sequence/terminate_conn_seq/body/immed__19
                     terminate_conn_seq.sv(19)          0          1
/randomized_inp_sequence/randomized_inp_seq/body/immed__19
                     randomized_inp_seq.sv(19)          0          1
/read_data_sequence/read_data_seq/body/immed__19
                     read_data_seq.sv(19)               0          1
/reset_sequence/reset_seq/body/immed__19
                     reset_seq.sv(19)                   0          1
/write_data_sequence/write_data_seq/body/immed__19
                     write_data_seq.sv(19)              0          1
/write_add_sequence/write_add_seq/body/immed__19
                     write_add_seq.sv(19)               0          1
/read_add_sequence/read_add_seq/body/immed__19
                     read_add_seq.sv(19)                0          1

Total Coverage By Instance (filtered view): 81.50%

