
control_demoliiton_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b358  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  0800b4e8  0800b4e8  0000c4e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b778  0800b778  0000d14c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b778  0800b778  0000c778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b780  0800b780  0000d14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b780  0800b780  0000c780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b784  0800b784  0000c784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  0800b788  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d14c  2**0
                  CONTENTS
 10 .bss          0000200c  2000014c  2000014c  0000d14c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002158  20002158  0000d14c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d14c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c4c9  00000000  00000000  0000d17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004b0d  00000000  00000000  00029645  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001760  00000000  00000000  0002e158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011e1  00000000  00000000  0002f8b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002635d  00000000  00000000  00030a99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fd0a  00000000  00000000  00056df6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3652  00000000  00000000  00076b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014a152  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006538  00000000  00000000  0014a198  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000083  00000000  00000000  001506d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b4d0 	.word	0x0800b4d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	0800b4d0 	.word	0x0800b4d0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <Control_Init>:
/**
  * @brief  Initialize control system
  * @retval None
  */
void Control_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
    // Initialize PWM system
    PWM_Init();
 8000574:	f000 feb2 	bl	80012dc <PWM_Init>

    // Set all outputs to safe state (0%)
    Control_EmergencyStop();
 8000578:	f000 f844 	bl	8000604 <Control_EmergencyStop>
}
 800057c:	bf00      	nop
 800057e:	bd80      	pop	{r7, pc}

08000580 <Control_Update>:
  * @brief  Update control outputs based on LoRa data
  * @param  lora_data: Pointer to received LoRa data structure
  * @retval None
  */
void Control_Update(LoRa_ReceivedData_t *lora_data)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
    if (lora_data == NULL) return;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2b00      	cmp	r3, #0
 800058c:	d036      	beq.n	80005fc <Control_Update+0x7c>
    // CYLINDER 3 CONTROL - Left Joystick Y-axis
    // ========================================================================
    // joystick_left_y: 0-127 = Cylinder 3 IN (PWM 6)
    //                  127-255 = Cylinder 3 OUT (PWM 5)

    if (lora_data->joy_left_y < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	885b      	ldrh	r3, [r3, #2]
 8000592:	2b74      	cmp	r3, #116	@ 0x74
 8000594:	d812      	bhi.n	80005bc <Control_Update+0x3c>
    {
        // Moving DOWN (0-117) → Cylinder 3 IN
        uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_y, true);
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	885b      	ldrh	r3, [r3, #2]
 800059a:	b2db      	uxtb	r3, r3
 800059c:	2101      	movs	r1, #1
 800059e:	4618      	mov	r0, r3
 80005a0:	f000 f836 	bl	8000610 <MapJoystickToPWM>
 80005a4:	4603      	mov	r3, r0
 80005a6:	73bb      	strb	r3, [r7, #14]
        PWM_SetDutyCycle(PWM_6_CYLINDER_3_IN, pwm_value);
 80005a8:	7bbb      	ldrb	r3, [r7, #14]
 80005aa:	4619      	mov	r1, r3
 80005ac:	2005      	movs	r0, #5
 80005ae:	f001 f90f 	bl	80017d0 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_5_CYLINDER_3_OUT, 0);  // Stop opposite direction
 80005b2:	2100      	movs	r1, #0
 80005b4:	2004      	movs	r0, #4
 80005b6:	f001 f90b 	bl	80017d0 <PWM_SetDutyCycle>
 80005ba:	e020      	b.n	80005fe <Control_Update+0x7e>
    }
    else if (lora_data->joy_left_y > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	885b      	ldrh	r3, [r3, #2]
 80005c0:	2b89      	cmp	r3, #137	@ 0x89
 80005c2:	d912      	bls.n	80005ea <Control_Update+0x6a>
    {
        // Moving UP (137-255) → Cylinder 3 OUT
        uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_y, false);
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	885b      	ldrh	r3, [r3, #2]
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	2100      	movs	r1, #0
 80005cc:	4618      	mov	r0, r3
 80005ce:	f000 f81f 	bl	8000610 <MapJoystickToPWM>
 80005d2:	4603      	mov	r3, r0
 80005d4:	73fb      	strb	r3, [r7, #15]
        PWM_SetDutyCycle(PWM_5_CYLINDER_3_OUT, pwm_value);
 80005d6:	7bfb      	ldrb	r3, [r7, #15]
 80005d8:	4619      	mov	r1, r3
 80005da:	2004      	movs	r0, #4
 80005dc:	f001 f8f8 	bl	80017d0 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_6_CYLINDER_3_IN, 0);   // Stop opposite direction
 80005e0:	2100      	movs	r1, #0
 80005e2:	2005      	movs	r0, #5
 80005e4:	f001 f8f4 	bl	80017d0 <PWM_SetDutyCycle>
 80005e8:	e009      	b.n	80005fe <Control_Update+0x7e>
    }
    else
    {
        // Deadzone - stop both
        PWM_SetDutyCycle(PWM_5_CYLINDER_3_OUT, 0);
 80005ea:	2100      	movs	r1, #0
 80005ec:	2004      	movs	r0, #4
 80005ee:	f001 f8ef 	bl	80017d0 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_6_CYLINDER_3_IN, 0);
 80005f2:	2100      	movs	r1, #0
 80005f4:	2005      	movs	r0, #5
 80005f6:	f001 f8eb 	bl	80017d0 <PWM_SetDutyCycle>
 80005fa:	e000      	b.n	80005fe <Control_Update+0x7e>
    if (lora_data == NULL) return;
 80005fc:	bf00      	nop
    // ========================================================================
    // TODO: Add more controls here as needed
    // ========================================================================
    // Example for other cylinders, tracks, tools, etc.
    // Follow the same pattern as Cylinder 3 above
}
 80005fe:	3710      	adds	r7, #16
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}

08000604 <Control_EmergencyStop>:
/**
  * @brief  Emergency stop - set all PWM outputs to 0%
  * @retval None
  */
void Control_EmergencyStop(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
    PWM_StopAll();
 8000608:	f001 f914 	bl	8001834 <PWM_StopAll>
}
 800060c:	bf00      	nop
 800060e:	bd80      	pop	{r7, pc}

08000610 <MapJoystickToPWM>:
  * @param  joystick_value: Raw joystick value (0-255)
  * @param  inverse: true = map 0-127 to 0-100%, false = map 127-255 to 0-100%
  * @retval PWM duty cycle percentage (0-100)
  */
static uint8_t MapJoystickToPWM(uint8_t joystick_value, bool inverse)
{
 8000610:	b480      	push	{r7}
 8000612:	b085      	sub	sp, #20
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	460a      	mov	r2, r1
 800061a:	71fb      	strb	r3, [r7, #7]
 800061c:	4613      	mov	r3, r2
 800061e:	71bb      	strb	r3, [r7, #6]
    uint8_t pwm_value = 0;
 8000620:	2300      	movs	r3, #0
 8000622:	73fb      	strb	r3, [r7, #15]

    if (inverse)
 8000624:	79bb      	ldrb	r3, [r7, #6]
 8000626:	2b00      	cmp	r3, #0
 8000628:	d012      	beq.n	8000650 <MapJoystickToPWM+0x40>
    {
        // Map 0-127 to 100-0% (inverse: 0 = max, 127 = 0)
        if (joystick_value <= JOYSTICK_CENTER)
 800062a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800062e:	2b00      	cmp	r3, #0
 8000630:	db1e      	blt.n	8000670 <MapJoystickToPWM+0x60>
        {
            pwm_value = ((JOYSTICK_CENTER - joystick_value) * 100) / JOYSTICK_CENTER;
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000638:	2264      	movs	r2, #100	@ 0x64
 800063a:	fb02 f303 	mul.w	r3, r2, r3
 800063e:	4a12      	ldr	r2, [pc, #72]	@ (8000688 <MapJoystickToPWM+0x78>)
 8000640:	fb82 1203 	smull	r1, r2, r2, r3
 8000644:	441a      	add	r2, r3
 8000646:	1192      	asrs	r2, r2, #6
 8000648:	17db      	asrs	r3, r3, #31
 800064a:	1ad3      	subs	r3, r2, r3
 800064c:	73fb      	strb	r3, [r7, #15]
 800064e:	e00f      	b.n	8000670 <MapJoystickToPWM+0x60>
        }
    }
    else
    {
        // Map 127-255 to 0-100% (normal: 127 = 0, 255 = max)
        if (joystick_value >= JOYSTICK_CENTER)
 8000650:	79fb      	ldrb	r3, [r7, #7]
 8000652:	2b7e      	cmp	r3, #126	@ 0x7e
 8000654:	d90c      	bls.n	8000670 <MapJoystickToPWM+0x60>
        {
            pwm_value = ((joystick_value - JOYSTICK_CENTER) * 100) / JOYSTICK_CENTER;
 8000656:	79fb      	ldrb	r3, [r7, #7]
 8000658:	3b7f      	subs	r3, #127	@ 0x7f
 800065a:	2264      	movs	r2, #100	@ 0x64
 800065c:	fb02 f303 	mul.w	r3, r2, r3
 8000660:	4a09      	ldr	r2, [pc, #36]	@ (8000688 <MapJoystickToPWM+0x78>)
 8000662:	fb82 1203 	smull	r1, r2, r2, r3
 8000666:	441a      	add	r2, r3
 8000668:	1192      	asrs	r2, r2, #6
 800066a:	17db      	asrs	r3, r3, #31
 800066c:	1ad3      	subs	r3, r2, r3
 800066e:	73fb      	strb	r3, [r7, #15]
        }
    }

    // Clamp to 0-100%
    if (pwm_value > 100) pwm_value = 100;
 8000670:	7bfb      	ldrb	r3, [r7, #15]
 8000672:	2b64      	cmp	r3, #100	@ 0x64
 8000674:	d901      	bls.n	800067a <MapJoystickToPWM+0x6a>
 8000676:	2364      	movs	r3, #100	@ 0x64
 8000678:	73fb      	strb	r3, [r7, #15]

    return pwm_value;
 800067a:	7bfb      	ldrb	r3, [r7, #15]
}
 800067c:	4618      	mov	r0, r3
 800067e:	3714      	adds	r7, #20
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	81020409 	.word	0x81020409

0800068c <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b08c      	sub	sp, #48	@ 0x30
 8000690:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000692:	f107 031c 	add.w	r3, r7, #28
 8000696:	2200      	movs	r2, #0
 8000698:	601a      	str	r2, [r3, #0]
 800069a:	605a      	str	r2, [r3, #4]
 800069c:	609a      	str	r2, [r3, #8]
 800069e:	60da      	str	r2, [r3, #12]
 80006a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006a2:	2300      	movs	r3, #0
 80006a4:	61bb      	str	r3, [r7, #24]
 80006a6:	4b75      	ldr	r3, [pc, #468]	@ (800087c <MX_GPIO_Init+0x1f0>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006aa:	4a74      	ldr	r2, [pc, #464]	@ (800087c <MX_GPIO_Init+0x1f0>)
 80006ac:	f043 0310 	orr.w	r3, r3, #16
 80006b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006b2:	4b72      	ldr	r3, [pc, #456]	@ (800087c <MX_GPIO_Init+0x1f0>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b6:	f003 0310 	and.w	r3, r3, #16
 80006ba:	61bb      	str	r3, [r7, #24]
 80006bc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006be:	2300      	movs	r3, #0
 80006c0:	617b      	str	r3, [r7, #20]
 80006c2:	4b6e      	ldr	r3, [pc, #440]	@ (800087c <MX_GPIO_Init+0x1f0>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	4a6d      	ldr	r2, [pc, #436]	@ (800087c <MX_GPIO_Init+0x1f0>)
 80006c8:	f043 0304 	orr.w	r3, r3, #4
 80006cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ce:	4b6b      	ldr	r3, [pc, #428]	@ (800087c <MX_GPIO_Init+0x1f0>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	f003 0304 	and.w	r3, r3, #4
 80006d6:	617b      	str	r3, [r7, #20]
 80006d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006da:	2300      	movs	r3, #0
 80006dc:	613b      	str	r3, [r7, #16]
 80006de:	4b67      	ldr	r3, [pc, #412]	@ (800087c <MX_GPIO_Init+0x1f0>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e2:	4a66      	ldr	r2, [pc, #408]	@ (800087c <MX_GPIO_Init+0x1f0>)
 80006e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ea:	4b64      	ldr	r3, [pc, #400]	@ (800087c <MX_GPIO_Init+0x1f0>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006f2:	613b      	str	r3, [r7, #16]
 80006f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f6:	2300      	movs	r3, #0
 80006f8:	60fb      	str	r3, [r7, #12]
 80006fa:	4b60      	ldr	r3, [pc, #384]	@ (800087c <MX_GPIO_Init+0x1f0>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fe:	4a5f      	ldr	r2, [pc, #380]	@ (800087c <MX_GPIO_Init+0x1f0>)
 8000700:	f043 0301 	orr.w	r3, r3, #1
 8000704:	6313      	str	r3, [r2, #48]	@ 0x30
 8000706:	4b5d      	ldr	r3, [pc, #372]	@ (800087c <MX_GPIO_Init+0x1f0>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070a:	f003 0301 	and.w	r3, r3, #1
 800070e:	60fb      	str	r3, [r7, #12]
 8000710:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000712:	2300      	movs	r3, #0
 8000714:	60bb      	str	r3, [r7, #8]
 8000716:	4b59      	ldr	r3, [pc, #356]	@ (800087c <MX_GPIO_Init+0x1f0>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071a:	4a58      	ldr	r2, [pc, #352]	@ (800087c <MX_GPIO_Init+0x1f0>)
 800071c:	f043 0302 	orr.w	r3, r3, #2
 8000720:	6313      	str	r3, [r2, #48]	@ 0x30
 8000722:	4b56      	ldr	r3, [pc, #344]	@ (800087c <MX_GPIO_Init+0x1f0>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	f003 0302 	and.w	r3, r3, #2
 800072a:	60bb      	str	r3, [r7, #8]
 800072c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	607b      	str	r3, [r7, #4]
 8000732:	4b52      	ldr	r3, [pc, #328]	@ (800087c <MX_GPIO_Init+0x1f0>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000736:	4a51      	ldr	r2, [pc, #324]	@ (800087c <MX_GPIO_Init+0x1f0>)
 8000738:	f043 0308 	orr.w	r3, r3, #8
 800073c:	6313      	str	r3, [r2, #48]	@ 0x30
 800073e:	4b4f      	ldr	r3, [pc, #316]	@ (800087c <MX_GPIO_Init+0x1f0>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000742:	f003 0308 	and.w	r3, r3, #8
 8000746:	607b      	str	r3, [r7, #4]
 8000748:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|Lora_M0_Pin|Lora_M1_Pin, GPIO_PIN_RESET);
 800074a:	2200      	movs	r2, #0
 800074c:	2138      	movs	r1, #56	@ 0x38
 800074e:	484c      	ldr	r0, [pc, #304]	@ (8000880 <MX_GPIO_Init+0x1f4>)
 8000750:	f001 ff22 	bl	8002598 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000754:	2201      	movs	r2, #1
 8000756:	2101      	movs	r1, #1
 8000758:	484a      	ldr	r0, [pc, #296]	@ (8000884 <MX_GPIO_Init+0x1f8>)
 800075a:	f001 ff1d 	bl	8002598 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 800075e:	2200      	movs	r2, #0
 8000760:	2110      	movs	r1, #16
 8000762:	4849      	ldr	r0, [pc, #292]	@ (8000888 <MX_GPIO_Init+0x1fc>)
 8000764:	f001 ff18 	bl	8002598 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000768:	2200      	movs	r2, #0
 800076a:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800076e:	4847      	ldr	r0, [pc, #284]	@ (800088c <MX_GPIO_Init+0x200>)
 8000770:	f001 ff12 	bl	8002598 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|Lora_M0_Pin|Lora_M1_Pin;
 8000774:	2338      	movs	r3, #56	@ 0x38
 8000776:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000778:	2301      	movs	r3, #1
 800077a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	2300      	movs	r3, #0
 800077e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000780:	2300      	movs	r3, #0
 8000782:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000784:	f107 031c 	add.w	r3, r7, #28
 8000788:	4619      	mov	r1, r3
 800078a:	483d      	ldr	r0, [pc, #244]	@ (8000880 <MX_GPIO_Init+0x1f4>)
 800078c:	f001 fd68 	bl	8002260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000790:	2301      	movs	r3, #1
 8000792:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000794:	2301      	movs	r3, #1
 8000796:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000798:	2300      	movs	r3, #0
 800079a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800079c:	2300      	movs	r3, #0
 800079e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80007a0:	f107 031c 	add.w	r3, r7, #28
 80007a4:	4619      	mov	r1, r3
 80007a6:	4837      	ldr	r0, [pc, #220]	@ (8000884 <MX_GPIO_Init+0x1f8>)
 80007a8:	f001 fd5a 	bl	8002260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80007ac:	2308      	movs	r3, #8
 80007ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b0:	2302      	movs	r3, #2
 80007b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b4:	2300      	movs	r3, #0
 80007b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b8:	2300      	movs	r3, #0
 80007ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80007bc:	2305      	movs	r3, #5
 80007be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80007c0:	f107 031c 	add.w	r3, r7, #28
 80007c4:	4619      	mov	r1, r3
 80007c6:	482f      	ldr	r0, [pc, #188]	@ (8000884 <MX_GPIO_Init+0x1f8>)
 80007c8:	f001 fd4a 	bl	8002260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80007cc:	2304      	movs	r3, #4
 80007ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007d0:	2300      	movs	r3, #0
 80007d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d4:	2300      	movs	r3, #0
 80007d6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80007d8:	f107 031c 	add.w	r3, r7, #28
 80007dc:	4619      	mov	r1, r3
 80007de:	482b      	ldr	r0, [pc, #172]	@ (800088c <MX_GPIO_Init+0x200>)
 80007e0:	f001 fd3e 	bl	8002260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80007e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ea:	2302      	movs	r3, #2
 80007ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	2300      	movs	r3, #0
 80007f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f2:	2300      	movs	r3, #0
 80007f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80007f6:	2305      	movs	r3, #5
 80007f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80007fa:	f107 031c 	add.w	r3, r7, #28
 80007fe:	4619      	mov	r1, r3
 8000800:	4822      	ldr	r0, [pc, #136]	@ (800088c <MX_GPIO_Init+0x200>)
 8000802:	f001 fd2d 	bl	8002260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8000806:	2310      	movs	r3, #16
 8000808:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080a:	2301      	movs	r3, #1
 800080c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080e:	2300      	movs	r3, #0
 8000810:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000812:	2300      	movs	r3, #0
 8000814:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8000816:	f107 031c 	add.w	r3, r7, #28
 800081a:	4619      	mov	r1, r3
 800081c:	481a      	ldr	r0, [pc, #104]	@ (8000888 <MX_GPIO_Init+0x1fc>)
 800081e:	f001 fd1f 	bl	8002260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000822:	2320      	movs	r3, #32
 8000824:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000826:	2300      	movs	r3, #0
 8000828:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	2300      	movs	r3, #0
 800082c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800082e:	f107 031c 	add.w	r3, r7, #28
 8000832:	4619      	mov	r1, r3
 8000834:	4814      	ldr	r0, [pc, #80]	@ (8000888 <MX_GPIO_Init+0x1fc>)
 8000836:	f001 fd13 	bl	8002260 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800083a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800083e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000840:	2301      	movs	r3, #1
 8000842:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000844:	2300      	movs	r3, #0
 8000846:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000848:	2300      	movs	r3, #0
 800084a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800084c:	f107 031c 	add.w	r3, r7, #28
 8000850:	4619      	mov	r1, r3
 8000852:	480e      	ldr	r0, [pc, #56]	@ (800088c <MX_GPIO_Init+0x200>)
 8000854:	f001 fd04 	bl	8002260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000858:	2302      	movs	r3, #2
 800085a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800085c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000860:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	2300      	movs	r3, #0
 8000864:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000866:	f107 031c 	add.w	r3, r7, #28
 800086a:	4619      	mov	r1, r3
 800086c:	4804      	ldr	r0, [pc, #16]	@ (8000880 <MX_GPIO_Init+0x1f4>)
 800086e:	f001 fcf7 	bl	8002260 <HAL_GPIO_Init>

}
 8000872:	bf00      	nop
 8000874:	3730      	adds	r7, #48	@ 0x30
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40023800 	.word	0x40023800
 8000880:	40021000 	.word	0x40021000
 8000884:	40020800 	.word	0x40020800
 8000888:	40020c00 	.word	0x40020c00
 800088c:	40020400 	.word	0x40020400

08000890 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000894:	4b13      	ldr	r3, [pc, #76]	@ (80008e4 <MX_I2S3_Init+0x54>)
 8000896:	4a14      	ldr	r2, [pc, #80]	@ (80008e8 <MX_I2S3_Init+0x58>)
 8000898:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800089a:	4b12      	ldr	r3, [pc, #72]	@ (80008e4 <MX_I2S3_Init+0x54>)
 800089c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008a0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80008a2:	4b10      	ldr	r3, [pc, #64]	@ (80008e4 <MX_I2S3_Init+0x54>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80008a8:	4b0e      	ldr	r3, [pc, #56]	@ (80008e4 <MX_I2S3_Init+0x54>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80008ae:	4b0d      	ldr	r3, [pc, #52]	@ (80008e4 <MX_I2S3_Init+0x54>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 80008b4:	4b0b      	ldr	r3, [pc, #44]	@ (80008e4 <MX_I2S3_Init+0x54>)
 80008b6:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80008ba:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80008bc:	4b09      	ldr	r3, [pc, #36]	@ (80008e4 <MX_I2S3_Init+0x54>)
 80008be:	2200      	movs	r2, #0
 80008c0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80008c2:	4b08      	ldr	r3, [pc, #32]	@ (80008e4 <MX_I2S3_Init+0x54>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80008c8:	4b06      	ldr	r3, [pc, #24]	@ (80008e4 <MX_I2S3_Init+0x54>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80008ce:	4805      	ldr	r0, [pc, #20]	@ (80008e4 <MX_I2S3_Init+0x54>)
 80008d0:	f001 fe7c 	bl	80025cc <HAL_I2S_Init>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80008da:	f000 fcf9 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80008de:	bf00      	nop
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	20000168 	.word	0x20000168
 80008e8:	40003c00 	.word	0x40003c00

080008ec <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b08e      	sub	sp, #56	@ 0x38
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
 80008fc:	605a      	str	r2, [r3, #4]
 80008fe:	609a      	str	r2, [r3, #8]
 8000900:	60da      	str	r2, [r3, #12]
 8000902:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000904:	f107 0314 	add.w	r3, r7, #20
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	605a      	str	r2, [r3, #4]
 800090e:	609a      	str	r2, [r3, #8]
 8000910:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	4a31      	ldr	r2, [pc, #196]	@ (80009dc <HAL_I2S_MspInit+0xf0>)
 8000918:	4293      	cmp	r3, r2
 800091a:	d15a      	bne.n	80009d2 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800091c:	2301      	movs	r3, #1
 800091e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000920:	23c0      	movs	r3, #192	@ 0xc0
 8000922:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000924:	2302      	movs	r3, #2
 8000926:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	4618      	mov	r0, r3
 800092e:	f004 f9d7 	bl	8004ce0 <HAL_RCCEx_PeriphCLKConfig>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000938:	f000 fcca 	bl	80012d0 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800093c:	2300      	movs	r3, #0
 800093e:	613b      	str	r3, [r7, #16]
 8000940:	4b27      	ldr	r3, [pc, #156]	@ (80009e0 <HAL_I2S_MspInit+0xf4>)
 8000942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000944:	4a26      	ldr	r2, [pc, #152]	@ (80009e0 <HAL_I2S_MspInit+0xf4>)
 8000946:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800094a:	6413      	str	r3, [r2, #64]	@ 0x40
 800094c:	4b24      	ldr	r3, [pc, #144]	@ (80009e0 <HAL_I2S_MspInit+0xf4>)
 800094e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000950:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000954:	613b      	str	r3, [r7, #16]
 8000956:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000958:	2300      	movs	r3, #0
 800095a:	60fb      	str	r3, [r7, #12]
 800095c:	4b20      	ldr	r3, [pc, #128]	@ (80009e0 <HAL_I2S_MspInit+0xf4>)
 800095e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000960:	4a1f      	ldr	r2, [pc, #124]	@ (80009e0 <HAL_I2S_MspInit+0xf4>)
 8000962:	f043 0301 	orr.w	r3, r3, #1
 8000966:	6313      	str	r3, [r2, #48]	@ 0x30
 8000968:	4b1d      	ldr	r3, [pc, #116]	@ (80009e0 <HAL_I2S_MspInit+0xf4>)
 800096a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096c:	f003 0301 	and.w	r3, r3, #1
 8000970:	60fb      	str	r3, [r7, #12]
 8000972:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000974:	2300      	movs	r3, #0
 8000976:	60bb      	str	r3, [r7, #8]
 8000978:	4b19      	ldr	r3, [pc, #100]	@ (80009e0 <HAL_I2S_MspInit+0xf4>)
 800097a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097c:	4a18      	ldr	r2, [pc, #96]	@ (80009e0 <HAL_I2S_MspInit+0xf4>)
 800097e:	f043 0304 	orr.w	r3, r3, #4
 8000982:	6313      	str	r3, [r2, #48]	@ 0x30
 8000984:	4b16      	ldr	r3, [pc, #88]	@ (80009e0 <HAL_I2S_MspInit+0xf4>)
 8000986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000988:	f003 0304 	and.w	r3, r3, #4
 800098c:	60bb      	str	r3, [r7, #8]
 800098e:	68bb      	ldr	r3, [r7, #8]
    /**I2S3 GPIO Configuration
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000990:	2310      	movs	r3, #16
 8000992:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000994:	2302      	movs	r3, #2
 8000996:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000998:	2300      	movs	r3, #0
 800099a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099c:	2300      	movs	r3, #0
 800099e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009a0:	2306      	movs	r3, #6
 80009a2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80009a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009a8:	4619      	mov	r1, r3
 80009aa:	480e      	ldr	r0, [pc, #56]	@ (80009e4 <HAL_I2S_MspInit+0xf8>)
 80009ac:	f001 fc58 	bl	8002260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 80009b0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80009b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b6:	2302      	movs	r3, #2
 80009b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	2300      	movs	r3, #0
 80009bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009be:	2300      	movs	r3, #0
 80009c0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009c2:	2306      	movs	r3, #6
 80009c4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009ca:	4619      	mov	r1, r3
 80009cc:	4806      	ldr	r0, [pc, #24]	@ (80009e8 <HAL_I2S_MspInit+0xfc>)
 80009ce:	f001 fc47 	bl	8002260 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80009d2:	bf00      	nop
 80009d4:	3738      	adds	r7, #56	@ 0x38
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40003c00 	.word	0x40003c00
 80009e0:	40023800 	.word	0x40023800
 80009e4:	40020000 	.word	0x40020000
 80009e8:	40020800 	.word	0x40020800

080009ec <LoRa_CalculateChecksum>:
  * @param  data: pointer to data buffer
  * @param  size: size of data
  * @retval checksum value
  */
static uint8_t LoRa_CalculateChecksum(const uint8_t* data, uint16_t size)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b085      	sub	sp, #20
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	460b      	mov	r3, r1
 80009f6:	807b      	strh	r3, [r7, #2]
    uint8_t checksum = 0;
 80009f8:	2300      	movs	r3, #0
 80009fa:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 80009fc:	2300      	movs	r3, #0
 80009fe:	81bb      	strh	r3, [r7, #12]
 8000a00:	e009      	b.n	8000a16 <LoRa_CalculateChecksum+0x2a>
    {
        checksum ^= data[i];
 8000a02:	89bb      	ldrh	r3, [r7, #12]
 8000a04:	687a      	ldr	r2, [r7, #4]
 8000a06:	4413      	add	r3, r2
 8000a08:	781a      	ldrb	r2, [r3, #0]
 8000a0a:	7bfb      	ldrb	r3, [r7, #15]
 8000a0c:	4053      	eors	r3, r2
 8000a0e:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 8000a10:	89bb      	ldrh	r3, [r7, #12]
 8000a12:	3301      	adds	r3, #1
 8000a14:	81bb      	strh	r3, [r7, #12]
 8000a16:	89ba      	ldrh	r2, [r7, #12]
 8000a18:	887b      	ldrh	r3, [r7, #2]
 8000a1a:	429a      	cmp	r2, r3
 8000a1c:	d3f1      	bcc.n	8000a02 <LoRa_CalculateChecksum+0x16>
    }
    return checksum;
 8000a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3714      	adds	r7, #20
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr

08000a2c <LoRa_SetMode>:
  * @brief  Set LoRa module mode
  * @param  mode: LORA_MODE_NORMAL or LORA_MODE_SLEEP
  * @retval None
  */
static void LoRa_SetMode(LoRa_Mode_t mode)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4603      	mov	r3, r0
 8000a34:	71fb      	strb	r3, [r7, #7]
    if (M0_Port == NULL || M1_Port == NULL)
 8000a36:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa0 <LoRa_SetMode+0x74>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d02b      	beq.n	8000a96 <LoRa_SetMode+0x6a>
 8000a3e:	4b19      	ldr	r3, [pc, #100]	@ (8000aa4 <LoRa_SetMode+0x78>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d027      	beq.n	8000a96 <LoRa_SetMode+0x6a>
    {
        return;
    }

    if (mode == LORA_MODE_SLEEP)
 8000a46:	79fb      	ldrb	r3, [r7, #7]
 8000a48:	2b01      	cmp	r3, #1
 8000a4a:	d110      	bne.n	8000a6e <LoRa_SetMode+0x42>
    {
        // M0=1, M1=1 - Configuration mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_SET);
 8000a4c:	4b14      	ldr	r3, [pc, #80]	@ (8000aa0 <LoRa_SetMode+0x74>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a15      	ldr	r2, [pc, #84]	@ (8000aa8 <LoRa_SetMode+0x7c>)
 8000a52:	8811      	ldrh	r1, [r2, #0]
 8000a54:	2201      	movs	r2, #1
 8000a56:	4618      	mov	r0, r3
 8000a58:	f001 fd9e 	bl	8002598 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_SET);
 8000a5c:	4b11      	ldr	r3, [pc, #68]	@ (8000aa4 <LoRa_SetMode+0x78>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a12      	ldr	r2, [pc, #72]	@ (8000aac <LoRa_SetMode+0x80>)
 8000a62:	8811      	ldrh	r1, [r2, #0]
 8000a64:	2201      	movs	r2, #1
 8000a66:	4618      	mov	r0, r3
 8000a68:	f001 fd96 	bl	8002598 <HAL_GPIO_WritePin>
 8000a6c:	e00f      	b.n	8000a8e <LoRa_SetMode+0x62>
    }
    else
    {
        // M0=0, M1=0 - Normal mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_RESET);
 8000a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa0 <LoRa_SetMode+0x74>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4a0d      	ldr	r2, [pc, #52]	@ (8000aa8 <LoRa_SetMode+0x7c>)
 8000a74:	8811      	ldrh	r1, [r2, #0]
 8000a76:	2200      	movs	r2, #0
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f001 fd8d 	bl	8002598 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_RESET);
 8000a7e:	4b09      	ldr	r3, [pc, #36]	@ (8000aa4 <LoRa_SetMode+0x78>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	4a0a      	ldr	r2, [pc, #40]	@ (8000aac <LoRa_SetMode+0x80>)
 8000a84:	8811      	ldrh	r1, [r2, #0]
 8000a86:	2200      	movs	r2, #0
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f001 fd85 	bl	8002598 <HAL_GPIO_WritePin>
    }

    HAL_Delay(50);
 8000a8e:	2032      	movs	r0, #50	@ 0x32
 8000a90:	f001 fa1e 	bl	8001ed0 <HAL_Delay>
 8000a94:	e000      	b.n	8000a98 <LoRa_SetMode+0x6c>
        return;
 8000a96:	bf00      	nop
}
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	200001b4 	.word	0x200001b4
 8000aa4:	200001bc 	.word	0x200001bc
 8000aa8:	200001b8 	.word	0x200001b8
 8000aac:	200001c0 	.word	0x200001c0

08000ab0 <LoRa_Receiver_Init>:
  * @param  m1_pin: GPIO pin for M1
  * @retval None
  */
void LoRa_Receiver_Init(UART_HandleTypeDef *huart, GPIO_TypeDef *m0_port, uint16_t m0_pin,
                        GPIO_TypeDef *m1_port, uint16_t m1_pin)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	60f8      	str	r0, [r7, #12]
 8000ab8:	60b9      	str	r1, [r7, #8]
 8000aba:	603b      	str	r3, [r7, #0]
 8000abc:	4613      	mov	r3, r2
 8000abe:	80fb      	strh	r3, [r7, #6]
    huart_lora = huart;
 8000ac0:	4a1a      	ldr	r2, [pc, #104]	@ (8000b2c <LoRa_Receiver_Init+0x7c>)
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	6013      	str	r3, [r2, #0]
    M0_Port = m0_port;
 8000ac6:	4a1a      	ldr	r2, [pc, #104]	@ (8000b30 <LoRa_Receiver_Init+0x80>)
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	6013      	str	r3, [r2, #0]
    M0_Pin = m0_pin;
 8000acc:	4a19      	ldr	r2, [pc, #100]	@ (8000b34 <LoRa_Receiver_Init+0x84>)
 8000ace:	88fb      	ldrh	r3, [r7, #6]
 8000ad0:	8013      	strh	r3, [r2, #0]
    M1_Port = m1_port;
 8000ad2:	4a19      	ldr	r2, [pc, #100]	@ (8000b38 <LoRa_Receiver_Init+0x88>)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	6013      	str	r3, [r2, #0]
    M1_Pin = m1_pin;
 8000ad8:	4a18      	ldr	r2, [pc, #96]	@ (8000b3c <LoRa_Receiver_Init+0x8c>)
 8000ada:	8b3b      	ldrh	r3, [r7, #24]
 8000adc:	8013      	strh	r3, [r2, #0]

    rx_state = RX_STATE_WAIT_HEADER1;
 8000ade:	4b18      	ldr	r3, [pc, #96]	@ (8000b40 <LoRa_Receiver_Init+0x90>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	701a      	strb	r2, [r3, #0]
    rx_count = 0;
 8000ae4:	4b17      	ldr	r3, [pc, #92]	@ (8000b44 <LoRa_Receiver_Init+0x94>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	701a      	strb	r2, [r3, #0]
    packet_ready = false;
 8000aea:	4b17      	ldr	r3, [pc, #92]	@ (8000b48 <LoRa_Receiver_Init+0x98>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	701a      	strb	r2, [r3, #0]
    memset(rx_packet, 0, PACKET_DATA_SIZE);
 8000af0:	2208      	movs	r2, #8
 8000af2:	2100      	movs	r1, #0
 8000af4:	4815      	ldr	r0, [pc, #84]	@ (8000b4c <LoRa_Receiver_Init+0x9c>)
 8000af6:	f00a f863 	bl	800abc0 <memset>
    memset(&received_data, 0, sizeof(LoRa_ReceivedData_t));
 8000afa:	221a      	movs	r2, #26
 8000afc:	2100      	movs	r1, #0
 8000afe:	4814      	ldr	r0, [pc, #80]	@ (8000b50 <LoRa_Receiver_Init+0xa0>)
 8000b00:	f00a f85e 	bl	800abc0 <memset>

    if (huart_lora != NULL && M0_Port != NULL && M1_Port != NULL)
 8000b04:	4b09      	ldr	r3, [pc, #36]	@ (8000b2c <LoRa_Receiver_Init+0x7c>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d00a      	beq.n	8000b22 <LoRa_Receiver_Init+0x72>
 8000b0c:	4b08      	ldr	r3, [pc, #32]	@ (8000b30 <LoRa_Receiver_Init+0x80>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d006      	beq.n	8000b22 <LoRa_Receiver_Init+0x72>
 8000b14:	4b08      	ldr	r3, [pc, #32]	@ (8000b38 <LoRa_Receiver_Init+0x88>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d002      	beq.n	8000b22 <LoRa_Receiver_Init+0x72>
    {
        // Set to normal mode
        LoRa_SetMode(LORA_MODE_NORMAL);
 8000b1c:	2000      	movs	r0, #0
 8000b1e:	f7ff ff85 	bl	8000a2c <LoRa_SetMode>
    }
}
 8000b22:	bf00      	nop
 8000b24:	3710      	adds	r7, #16
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	200001b0 	.word	0x200001b0
 8000b30:	200001b4 	.word	0x200001b4
 8000b34:	200001b8 	.word	0x200001b8
 8000b38:	200001bc 	.word	0x200001bc
 8000b3c:	200001c0 	.word	0x200001c0
 8000b40:	200001de 	.word	0x200001de
 8000b44:	200001e9 	.word	0x200001e9
 8000b48:	200001ea 	.word	0x200001ea
 8000b4c:	200001e0 	.word	0x200001e0
 8000b50:	200001c4 	.word	0x200001c4

08000b54 <LoRa_Receiver_Configure>:
  * @note   MUST be called once during initialization
  * @note   Configuration MUST BE SAME as transmitter
  * @retval true if successful
  */
bool LoRa_Receiver_Configure(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
    if (huart_lora == NULL || M0_Port == NULL || M1_Port == NULL)
 8000b5a:	4b20      	ldr	r3, [pc, #128]	@ (8000bdc <LoRa_Receiver_Configure+0x88>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d007      	beq.n	8000b72 <LoRa_Receiver_Configure+0x1e>
 8000b62:	4b1f      	ldr	r3, [pc, #124]	@ (8000be0 <LoRa_Receiver_Configure+0x8c>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d003      	beq.n	8000b72 <LoRa_Receiver_Configure+0x1e>
 8000b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8000be4 <LoRa_Receiver_Configure+0x90>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d101      	bne.n	8000b76 <LoRa_Receiver_Configure+0x22>
    {
        return false;
 8000b72:	2300      	movs	r3, #0
 8000b74:	e02e      	b.n	8000bd4 <LoRa_Receiver_Configure+0x80>
    }

    // Enter configuration mode
    LoRa_SetMode(LORA_MODE_SLEEP);
 8000b76:	2001      	movs	r0, #1
 8000b78:	f7ff ff58 	bl	8000a2c <LoRa_SetMode>

    uint8_t cmd_buffer[11];

    // Write configuration command
    cmd_buffer[0] = 0xC0;  // Write command
 8000b7c:	23c0      	movs	r3, #192	@ 0xc0
 8000b7e:	713b      	strb	r3, [r7, #4]
    cmd_buffer[1] = 0x00;  // Start address
 8000b80:	2300      	movs	r3, #0
 8000b82:	717b      	strb	r3, [r7, #5]
    cmd_buffer[2] = 0x08;  // Length
 8000b84:	2308      	movs	r3, #8
 8000b86:	71bb      	strb	r3, [r7, #6]

    // ADDH - Address High byte
    cmd_buffer[3] = (LORA_ADDRESS >> 8) & 0xFF;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	71fb      	strb	r3, [r7, #7]

    // ADDL - Address Low byte
    cmd_buffer[4] = LORA_ADDRESS & 0xFF;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	723b      	strb	r3, [r7, #8]

    // REG0 - UART: 9600bps, 8N1
    cmd_buffer[5] = 0x62;
 8000b90:	2362      	movs	r3, #98	@ 0x62
 8000b92:	727b      	strb	r3, [r7, #9]

    // REG1 - Air rate and TX power
    cmd_buffer[6] = ((LORA_AIR_RATE & 0x07) << 5) | (LORA_TX_POWER & 0x03);
 8000b94:	23a0      	movs	r3, #160	@ 0xa0
 8000b96:	72bb      	strb	r3, [r7, #10]

    // REG2 - Channel
    cmd_buffer[7] = LORA_CHANNEL & 0x7F;
 8000b98:	2317      	movs	r3, #23
 8000b9a:	72fb      	strb	r3, [r7, #11]

    // REG3 - RSSI enabled, FEC enabled
    cmd_buffer[8] = 0x84;
 8000b9c:	2384      	movs	r3, #132	@ 0x84
 8000b9e:	733b      	strb	r3, [r7, #12]

    // CRYPT - No encryption
    cmd_buffer[9] = 0x00;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	737b      	strb	r3, [r7, #13]
    cmd_buffer[10] = 0x00;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	73bb      	strb	r3, [r7, #14]

    // Send configuration
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, cmd_buffer, 11, LORA_TIMEOUT);
 8000ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bdc <LoRa_Receiver_Configure+0x88>)
 8000baa:	6818      	ldr	r0, [r3, #0]
 8000bac:	1d39      	adds	r1, r7, #4
 8000bae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bb2:	220b      	movs	r2, #11
 8000bb4:	f004 ff5d 	bl	8005a72 <HAL_UART_Transmit>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	73fb      	strb	r3, [r7, #15]

    HAL_Delay(100);
 8000bbc:	2064      	movs	r0, #100	@ 0x64
 8000bbe:	f001 f987 	bl	8001ed0 <HAL_Delay>

    // Return to normal mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 8000bc2:	2000      	movs	r0, #0
 8000bc4:	f7ff ff32 	bl	8000a2c <LoRa_SetMode>

    return (status == HAL_OK);
 8000bc8:	7bfb      	ldrb	r3, [r7, #15]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	bf0c      	ite	eq
 8000bce:	2301      	moveq	r3, #1
 8000bd0:	2300      	movne	r3, #0
 8000bd2:	b2db      	uxtb	r3, r3
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	3710      	adds	r7, #16
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	200001b0 	.word	0x200001b0
 8000be0:	200001b4 	.word	0x200001b4
 8000be4:	200001bc 	.word	0x200001bc

08000be8 <LoRa_Receiver_StartListening>:
/**
  * @brief  Start listening for LoRa data (using interrupt)
  * @retval None
  */
void LoRa_Receiver_StartListening(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
    if (huart_lora != NULL)
 8000bec:	4b06      	ldr	r3, [pc, #24]	@ (8000c08 <LoRa_Receiver_StartListening+0x20>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d006      	beq.n	8000c02 <LoRa_Receiver_StartListening+0x1a>
    {
        // Start receiving data in interrupt mode (one byte at a time)
        HAL_UART_Receive_IT(huart_lora, &rx_byte, 1);
 8000bf4:	4b04      	ldr	r3, [pc, #16]	@ (8000c08 <LoRa_Receiver_StartListening+0x20>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	4904      	ldr	r1, [pc, #16]	@ (8000c0c <LoRa_Receiver_StartListening+0x24>)
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f004 ffc3 	bl	8005b88 <HAL_UART_Receive_IT>
    }
}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	200001b0 	.word	0x200001b0
 8000c0c:	200001e8 	.word	0x200001e8

08000c10 <LoRa_Receiver_IsDataAvailable>:
/**
  * @brief  Check if data packet is available
  * @retval true if packet ready, false otherwise
  */
bool LoRa_Receiver_IsDataAvailable(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
    return packet_ready;
 8000c14:	4b03      	ldr	r3, [pc, #12]	@ (8000c24 <LoRa_Receiver_IsDataAvailable+0x14>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	b2db      	uxtb	r3, r3
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr
 8000c24:	200001ea 	.word	0x200001ea

08000c28 <LoRa_Receiver_GetData>:
  * @brief  Get received data packet
  * @param  data: pointer to LoRa_ReceivedData_t structure
  * @retval true if successful, false otherwise
  */
bool LoRa_Receiver_GetData(LoRa_ReceivedData_t *data)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
    if (!packet_ready || data == NULL)
 8000c30:	4b0c      	ldr	r3, [pc, #48]	@ (8000c64 <LoRa_Receiver_GetData+0x3c>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	b2db      	uxtb	r3, r3
 8000c36:	f083 0301 	eor.w	r3, r3, #1
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d102      	bne.n	8000c46 <LoRa_Receiver_GetData+0x1e>
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d101      	bne.n	8000c4a <LoRa_Receiver_GetData+0x22>
    {
        return false;
 8000c46:	2300      	movs	r3, #0
 8000c48:	e008      	b.n	8000c5c <LoRa_Receiver_GetData+0x34>
    }

    // Copy data
    memcpy(data, &received_data, sizeof(LoRa_ReceivedData_t));
 8000c4a:	221a      	movs	r2, #26
 8000c4c:	4906      	ldr	r1, [pc, #24]	@ (8000c68 <LoRa_Receiver_GetData+0x40>)
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	f009 ffe4 	bl	800ac1c <memcpy>

    // Reset flag
    packet_ready = false;
 8000c54:	4b03      	ldr	r3, [pc, #12]	@ (8000c64 <LoRa_Receiver_GetData+0x3c>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	701a      	strb	r2, [r3, #0]

    return true;
 8000c5a:	2301      	movs	r3, #1
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3708      	adds	r7, #8
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	200001ea 	.word	0x200001ea
 8000c68:	200001c4 	.word	0x200001c4

08000c6c <LoRa_Receiver_IRQHandler>:
  * @note   This function should be called from HAL_UART_RxCpltCallback
  * @note   Uses state machine for packet synchronization
  * @retval None
  */
void LoRa_Receiver_IRQHandler(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
    if (huart_lora == NULL) return;
 8000c72:	4b32      	ldr	r3, [pc, #200]	@ (8000d3c <LoRa_Receiver_IRQHandler+0xd0>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d05c      	beq.n	8000d34 <LoRa_Receiver_IRQHandler+0xc8>

    switch (rx_state)
 8000c7a:	4b31      	ldr	r3, [pc, #196]	@ (8000d40 <LoRa_Receiver_IRQHandler+0xd4>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	2b03      	cmp	r3, #3
 8000c80:	d850      	bhi.n	8000d24 <LoRa_Receiver_IRQHandler+0xb8>
 8000c82:	a201      	add	r2, pc, #4	@ (adr r2, 8000c88 <LoRa_Receiver_IRQHandler+0x1c>)
 8000c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c88:	08000c99 	.word	0x08000c99
 8000c8c:	08000ca9 	.word	0x08000ca9
 8000c90:	08000cc7 	.word	0x08000cc7
 8000c94:	08000cf1 	.word	0x08000cf1
    {
        case RX_STATE_WAIT_HEADER1:
            if (rx_byte == PACKET_HEADER1)  // Wait for 0xAA
 8000c98:	4b2a      	ldr	r3, [pc, #168]	@ (8000d44 <LoRa_Receiver_IRQHandler+0xd8>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	2baa      	cmp	r3, #170	@ 0xaa
 8000c9e:	d13e      	bne.n	8000d1e <LoRa_Receiver_IRQHandler+0xb2>
            {
                rx_state = RX_STATE_WAIT_HEADER2;
 8000ca0:	4b27      	ldr	r3, [pc, #156]	@ (8000d40 <LoRa_Receiver_IRQHandler+0xd4>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000ca6:	e03a      	b.n	8000d1e <LoRa_Receiver_IRQHandler+0xb2>

        case RX_STATE_WAIT_HEADER2:
            if (rx_byte == PACKET_HEADER2)  // Wait for 0x55
 8000ca8:	4b26      	ldr	r3, [pc, #152]	@ (8000d44 <LoRa_Receiver_IRQHandler+0xd8>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	2b55      	cmp	r3, #85	@ 0x55
 8000cae:	d106      	bne.n	8000cbe <LoRa_Receiver_IRQHandler+0x52>
            {
                rx_state = RX_STATE_RECEIVING_DATA;
 8000cb0:	4b23      	ldr	r3, [pc, #140]	@ (8000d40 <LoRa_Receiver_IRQHandler+0xd4>)
 8000cb2:	2202      	movs	r2, #2
 8000cb4:	701a      	strb	r2, [r3, #0]
                rx_count = 0;
 8000cb6:	4b24      	ldr	r3, [pc, #144]	@ (8000d48 <LoRa_Receiver_IRQHandler+0xdc>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	701a      	strb	r2, [r3, #0]
            else
            {
                // Wrong header, go back to waiting
                rx_state = RX_STATE_WAIT_HEADER1;
            }
            break;
 8000cbc:	e032      	b.n	8000d24 <LoRa_Receiver_IRQHandler+0xb8>
                rx_state = RX_STATE_WAIT_HEADER1;
 8000cbe:	4b20      	ldr	r3, [pc, #128]	@ (8000d40 <LoRa_Receiver_IRQHandler+0xd4>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	701a      	strb	r2, [r3, #0]
            break;
 8000cc4:	e02e      	b.n	8000d24 <LoRa_Receiver_IRQHandler+0xb8>

        case RX_STATE_RECEIVING_DATA:
            // Collect 8 bytes of data
            rx_packet[rx_count++] = rx_byte;
 8000cc6:	4b20      	ldr	r3, [pc, #128]	@ (8000d48 <LoRa_Receiver_IRQHandler+0xdc>)
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	b2db      	uxtb	r3, r3
 8000ccc:	1c5a      	adds	r2, r3, #1
 8000cce:	b2d1      	uxtb	r1, r2
 8000cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8000d48 <LoRa_Receiver_IRQHandler+0xdc>)
 8000cd2:	7011      	strb	r1, [r2, #0]
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	4b1b      	ldr	r3, [pc, #108]	@ (8000d44 <LoRa_Receiver_IRQHandler+0xd8>)
 8000cd8:	7819      	ldrb	r1, [r3, #0]
 8000cda:	4b1c      	ldr	r3, [pc, #112]	@ (8000d4c <LoRa_Receiver_IRQHandler+0xe0>)
 8000cdc:	5499      	strb	r1, [r3, r2]

            if (rx_count >= PACKET_DATA_SIZE)
 8000cde:	4b1a      	ldr	r3, [pc, #104]	@ (8000d48 <LoRa_Receiver_IRQHandler+0xdc>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	2b07      	cmp	r3, #7
 8000ce6:	d91c      	bls.n	8000d22 <LoRa_Receiver_IRQHandler+0xb6>
            {
                rx_state = RX_STATE_WAIT_CHECKSUM;
 8000ce8:	4b15      	ldr	r3, [pc, #84]	@ (8000d40 <LoRa_Receiver_IRQHandler+0xd4>)
 8000cea:	2203      	movs	r2, #3
 8000cec:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000cee:	e018      	b.n	8000d22 <LoRa_Receiver_IRQHandler+0xb6>

        case RX_STATE_WAIT_CHECKSUM:
            // Validate checksum
            {
                uint8_t calculated_checksum = LoRa_CalculateChecksum(rx_packet, PACKET_DATA_SIZE);
 8000cf0:	2108      	movs	r1, #8
 8000cf2:	4816      	ldr	r0, [pc, #88]	@ (8000d4c <LoRa_Receiver_IRQHandler+0xe0>)
 8000cf4:	f7ff fe7a 	bl	80009ec <LoRa_CalculateChecksum>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	71fb      	strb	r3, [r7, #7]

                if (calculated_checksum == rx_byte)
 8000cfc:	4b11      	ldr	r3, [pc, #68]	@ (8000d44 <LoRa_Receiver_IRQHandler+0xd8>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	79fa      	ldrb	r2, [r7, #7]
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d104      	bne.n	8000d10 <LoRa_Receiver_IRQHandler+0xa4>
                {
                    // Checksum valid! Parse packet
                    LoRa_ParseBinaryPacket();
 8000d06:	f000 f825 	bl	8000d54 <LoRa_ParseBinaryPacket>
                    packet_ready = true;
 8000d0a:	4b11      	ldr	r3, [pc, #68]	@ (8000d50 <LoRa_Receiver_IRQHandler+0xe4>)
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	701a      	strb	r2, [r3, #0]
                }
                // else: Checksum invalid, discard packet

                // Reset state machine for next packet
                rx_state = RX_STATE_WAIT_HEADER1;
 8000d10:	4b0b      	ldr	r3, [pc, #44]	@ (8000d40 <LoRa_Receiver_IRQHandler+0xd4>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	701a      	strb	r2, [r3, #0]
                rx_count = 0;
 8000d16:	4b0c      	ldr	r3, [pc, #48]	@ (8000d48 <LoRa_Receiver_IRQHandler+0xdc>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000d1c:	e002      	b.n	8000d24 <LoRa_Receiver_IRQHandler+0xb8>
            break;
 8000d1e:	bf00      	nop
 8000d20:	e000      	b.n	8000d24 <LoRa_Receiver_IRQHandler+0xb8>
            break;
 8000d22:	bf00      	nop
    }

    // Continue receiving next byte
    HAL_UART_Receive_IT(huart_lora, &rx_byte, 1);
 8000d24:	4b05      	ldr	r3, [pc, #20]	@ (8000d3c <LoRa_Receiver_IRQHandler+0xd0>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	2201      	movs	r2, #1
 8000d2a:	4906      	ldr	r1, [pc, #24]	@ (8000d44 <LoRa_Receiver_IRQHandler+0xd8>)
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f004 ff2b 	bl	8005b88 <HAL_UART_Receive_IT>
 8000d32:	e000      	b.n	8000d36 <LoRa_Receiver_IRQHandler+0xca>
    if (huart_lora == NULL) return;
 8000d34:	bf00      	nop
}
 8000d36:	3708      	adds	r7, #8
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	200001b0 	.word	0x200001b0
 8000d40:	200001de 	.word	0x200001de
 8000d44:	200001e8 	.word	0x200001e8
 8000d48:	200001e9 	.word	0x200001e9
 8000d4c:	200001e0 	.word	0x200001e0
 8000d50:	200001ea 	.word	0x200001ea

08000d54 <LoRa_ParseBinaryPacket>:
  *         Byte 5: r1
  *         Byte 6-7: switches (2 bytes bit-packed)
  * @retval None
  */
static void LoRa_ParseBinaryPacket(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
    // Direct copy from packet buffer
    received_data.joy_left_x = rx_packet[0];
 8000d5a:	4b50      	ldr	r3, [pc, #320]	@ (8000e9c <LoRa_ParseBinaryPacket+0x148>)
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	461a      	mov	r2, r3
 8000d60:	4b4f      	ldr	r3, [pc, #316]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000d62:	801a      	strh	r2, [r3, #0]
    received_data.joy_left_y = rx_packet[1];
 8000d64:	4b4d      	ldr	r3, [pc, #308]	@ (8000e9c <LoRa_ParseBinaryPacket+0x148>)
 8000d66:	785b      	ldrb	r3, [r3, #1]
 8000d68:	461a      	mov	r2, r3
 8000d6a:	4b4d      	ldr	r3, [pc, #308]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000d6c:	805a      	strh	r2, [r3, #2]
    received_data.joy_right_x = rx_packet[2];
 8000d6e:	4b4b      	ldr	r3, [pc, #300]	@ (8000e9c <LoRa_ParseBinaryPacket+0x148>)
 8000d70:	789b      	ldrb	r3, [r3, #2]
 8000d72:	461a      	mov	r2, r3
 8000d74:	4b4a      	ldr	r3, [pc, #296]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000d76:	80da      	strh	r2, [r3, #6]
    received_data.joy_right_y = rx_packet[3];
 8000d78:	4b48      	ldr	r3, [pc, #288]	@ (8000e9c <LoRa_ParseBinaryPacket+0x148>)
 8000d7a:	78db      	ldrb	r3, [r3, #3]
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	4b48      	ldr	r3, [pc, #288]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000d80:	811a      	strh	r2, [r3, #8]
    received_data.r8 = rx_packet[4];
 8000d82:	4b46      	ldr	r3, [pc, #280]	@ (8000e9c <LoRa_ParseBinaryPacket+0x148>)
 8000d84:	791b      	ldrb	r3, [r3, #4]
 8000d86:	461a      	mov	r2, r3
 8000d88:	4b45      	ldr	r3, [pc, #276]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000d8a:	831a      	strh	r2, [r3, #24]
    received_data.r1 = rx_packet[5];
 8000d8c:	4b43      	ldr	r3, [pc, #268]	@ (8000e9c <LoRa_ParseBinaryPacket+0x148>)
 8000d8e:	795b      	ldrb	r3, [r3, #5]
 8000d90:	461a      	mov	r2, r3
 8000d92:	4b43      	ldr	r3, [pc, #268]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000d94:	82da      	strh	r2, [r3, #22]

    // Extract bit-packed switches from bytes 6-7
    uint16_t switches = (rx_packet[7] << 8) | rx_packet[6];
 8000d96:	4b41      	ldr	r3, [pc, #260]	@ (8000e9c <LoRa_ParseBinaryPacket+0x148>)
 8000d98:	79db      	ldrb	r3, [r3, #7]
 8000d9a:	021b      	lsls	r3, r3, #8
 8000d9c:	b21a      	sxth	r2, r3
 8000d9e:	4b3f      	ldr	r3, [pc, #252]	@ (8000e9c <LoRa_ParseBinaryPacket+0x148>)
 8000da0:	799b      	ldrb	r3, [r3, #6]
 8000da2:	b21b      	sxth	r3, r3
 8000da4:	4313      	orrs	r3, r2
 8000da6:	b21b      	sxth	r3, r3
 8000da8:	80fb      	strh	r3, [r7, #6]
    received_data.joy_left_btn1 = (switches >> 0) & 0x01;
 8000daa:	88fb      	ldrh	r3, [r7, #6]
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	f003 0301 	and.w	r3, r3, #1
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	4b3a      	ldr	r3, [pc, #232]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000db6:	711a      	strb	r2, [r3, #4]
    received_data.joy_left_btn2 = (switches >> 1) & 0x01;
 8000db8:	88fb      	ldrh	r3, [r7, #6]
 8000dba:	085b      	lsrs	r3, r3, #1
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	f003 0301 	and.w	r3, r3, #1
 8000dc4:	b2da      	uxtb	r2, r3
 8000dc6:	4b36      	ldr	r3, [pc, #216]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000dc8:	715a      	strb	r2, [r3, #5]
    received_data.joy_right_btn1 = (switches >> 2) & 0x01;
 8000dca:	88fb      	ldrh	r3, [r7, #6]
 8000dcc:	089b      	lsrs	r3, r3, #2
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	b2da      	uxtb	r2, r3
 8000dd8:	4b31      	ldr	r3, [pc, #196]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000dda:	729a      	strb	r2, [r3, #10]
    received_data.joy_right_btn2 = (switches >> 3) & 0x01;
 8000ddc:	88fb      	ldrh	r3, [r7, #6]
 8000dde:	08db      	lsrs	r3, r3, #3
 8000de0:	b29b      	uxth	r3, r3
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	f003 0301 	and.w	r3, r3, #1
 8000de8:	b2da      	uxtb	r2, r3
 8000dea:	4b2d      	ldr	r3, [pc, #180]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000dec:	72da      	strb	r2, [r3, #11]
    received_data.s0 = (switches >> 4) & 0x01;
 8000dee:	88fb      	ldrh	r3, [r7, #6]
 8000df0:	091b      	lsrs	r3, r3, #4
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	f003 0301 	and.w	r3, r3, #1
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	4b28      	ldr	r3, [pc, #160]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000dfe:	731a      	strb	r2, [r3, #12]
    received_data.s1_1 = (switches >> 5) & 0x01;
 8000e00:	88fb      	ldrh	r3, [r7, #6]
 8000e02:	095b      	lsrs	r3, r3, #5
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	f003 0301 	and.w	r3, r3, #1
 8000e0c:	b2da      	uxtb	r2, r3
 8000e0e:	4b24      	ldr	r3, [pc, #144]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000e10:	735a      	strb	r2, [r3, #13]
    received_data.s1_2 = (switches >> 6) & 0x01;
 8000e12:	88fb      	ldrh	r3, [r7, #6]
 8000e14:	099b      	lsrs	r3, r3, #6
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	f003 0301 	and.w	r3, r3, #1
 8000e1e:	b2da      	uxtb	r2, r3
 8000e20:	4b1f      	ldr	r3, [pc, #124]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000e22:	739a      	strb	r2, [r3, #14]
    received_data.s2_1 = (switches >> 7) & 0x01;
 8000e24:	88fb      	ldrh	r3, [r7, #6]
 8000e26:	09db      	lsrs	r3, r3, #7
 8000e28:	b29b      	uxth	r3, r3
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	f003 0301 	and.w	r3, r3, #1
 8000e30:	b2da      	uxtb	r2, r3
 8000e32:	4b1b      	ldr	r3, [pc, #108]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000e34:	73da      	strb	r2, [r3, #15]
    received_data.s2_2 = (switches >> 8) & 0x01;
 8000e36:	88fb      	ldrh	r3, [r7, #6]
 8000e38:	0a1b      	lsrs	r3, r3, #8
 8000e3a:	b29b      	uxth	r3, r3
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	f003 0301 	and.w	r3, r3, #1
 8000e42:	b2da      	uxtb	r2, r3
 8000e44:	4b16      	ldr	r3, [pc, #88]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000e46:	741a      	strb	r2, [r3, #16]
    received_data.s4_1 = (switches >> 9) & 0x01;
 8000e48:	88fb      	ldrh	r3, [r7, #6]
 8000e4a:	0a5b      	lsrs	r3, r3, #9
 8000e4c:	b29b      	uxth	r3, r3
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	f003 0301 	and.w	r3, r3, #1
 8000e54:	b2da      	uxtb	r2, r3
 8000e56:	4b12      	ldr	r3, [pc, #72]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000e58:	745a      	strb	r2, [r3, #17]
    received_data.s4_2 = (switches >> 10) & 0x01;
 8000e5a:	88fb      	ldrh	r3, [r7, #6]
 8000e5c:	0a9b      	lsrs	r3, r3, #10
 8000e5e:	b29b      	uxth	r3, r3
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	f003 0301 	and.w	r3, r3, #1
 8000e66:	b2da      	uxtb	r2, r3
 8000e68:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000e6a:	749a      	strb	r2, [r3, #18]
    received_data.s5_1 = (switches >> 11) & 0x01;
 8000e6c:	88fb      	ldrh	r3, [r7, #6]
 8000e6e:	0adb      	lsrs	r3, r3, #11
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	f003 0301 	and.w	r3, r3, #1
 8000e78:	b2da      	uxtb	r2, r3
 8000e7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000e7c:	74da      	strb	r2, [r3, #19]
    received_data.s5_2 = (switches >> 12) & 0x01;
 8000e7e:	88fb      	ldrh	r3, [r7, #6]
 8000e80:	0b1b      	lsrs	r3, r3, #12
 8000e82:	b29b      	uxth	r3, r3
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	f003 0301 	and.w	r3, r3, #1
 8000e8a:	b2da      	uxtb	r2, r3
 8000e8c:	4b04      	ldr	r3, [pc, #16]	@ (8000ea0 <LoRa_ParseBinaryPacket+0x14c>)
 8000e8e:	751a      	strb	r2, [r3, #20]
}
 8000e90:	bf00      	nop
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr
 8000e9c:	200001e0 	.word	0x200001e0
 8000ea0:	200001c4 	.word	0x200001c4

08000ea4 <HAL_UART_RxCpltCallback>:
  * @brief  UART receive complete callback
  * @param  huart: UART handle
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a04      	ldr	r2, [pc, #16]	@ (8000ec4 <HAL_UART_RxCpltCallback+0x20>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d101      	bne.n	8000eba <HAL_UART_RxCpltCallback+0x16>
    {
        LoRa_Receiver_IRQHandler();
 8000eb6:	f7ff fed9 	bl	8000c6c <LoRa_Receiver_IRQHandler>
    }
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	40011000 	.word	0x40011000

08000ec8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eca:	b0e3      	sub	sp, #396	@ 0x18c
 8000ecc:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ece:	f000 ff8d 	bl	8001dec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ed2:	f000 f993 	bl	80011fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ed6:	f7ff fbd9 	bl	800068c <MX_GPIO_Init>
  MX_I2S3_Init();
 8000eda:	f7ff fcd9 	bl	8000890 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000ede:	f000 fd6d 	bl	80019bc <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000ee2:	f000 fedf 	bl	8001ca4 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000ee6:	f009 f91d 	bl	800a124 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  // Initialize M0 and M1 pins for LoRa configuration
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eea:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
 8000ef8:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;  // PE4=M0, PE5=M1
 8000efa:	2330      	movs	r3, #48	@ 0x30
 8000efc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f00:	2301      	movs	r3, #1
 8000f02:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f12:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8000f16:	4619      	mov	r1, r3
 8000f18:	48a8      	ldr	r0, [pc, #672]	@ (80011bc <main+0x2f4>)
 8000f1a:	f001 f9a1 	bl	8002260 <HAL_GPIO_Init>

  // Initialize LoRa receiver
  LoRa_Receiver_Init(&huart1, GPIOE, GPIO_PIN_4, GPIOE, GPIO_PIN_5);
 8000f1e:	2320      	movs	r3, #32
 8000f20:	9300      	str	r3, [sp, #0]
 8000f22:	4ba6      	ldr	r3, [pc, #664]	@ (80011bc <main+0x2f4>)
 8000f24:	2210      	movs	r2, #16
 8000f26:	49a5      	ldr	r1, [pc, #660]	@ (80011bc <main+0x2f4>)
 8000f28:	48a5      	ldr	r0, [pc, #660]	@ (80011c0 <main+0x2f8>)
 8000f2a:	f7ff fdc1 	bl	8000ab0 <LoRa_Receiver_Init>

  // Wait for USB to be ready (reduced from 2000ms)
  HAL_Delay(1000);
 8000f2e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f32:	f000 ffcd 	bl	8001ed0 <HAL_Delay>

  // Send startup message to USB
  char *startup_msg = "\r\n=================================\r\n";
 8000f36:	4ba3      	ldr	r3, [pc, #652]	@ (80011c4 <main+0x2fc>)
 8000f38:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
  CDC_Transmit_FS((uint8_t*)startup_msg, strlen(startup_msg));
 8000f3c:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 8000f40:	f7ff f946 	bl	80001d0 <strlen>
 8000f44:	4603      	mov	r3, r0
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	4619      	mov	r1, r3
 8000f4a:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 8000f4e:	f009 f9a7 	bl	800a2a0 <CDC_Transmit_FS>
  HAL_Delay(20);
 8000f52:	2014      	movs	r0, #20
 8000f54:	f000 ffbc 	bl	8001ed0 <HAL_Delay>

  char *title_msg = "   LoRa Receiver Started\r\n";
 8000f58:	4b9b      	ldr	r3, [pc, #620]	@ (80011c8 <main+0x300>)
 8000f5a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  CDC_Transmit_FS((uint8_t*)title_msg, strlen(title_msg));
 8000f5e:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8000f62:	f7ff f935 	bl	80001d0 <strlen>
 8000f66:	4603      	mov	r3, r0
 8000f68:	b29b      	uxth	r3, r3
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8000f70:	f009 f996 	bl	800a2a0 <CDC_Transmit_FS>
  HAL_Delay(20);
 8000f74:	2014      	movs	r0, #20
 8000f76:	f000 ffab 	bl	8001ed0 <HAL_Delay>

  char *port_msg = "   STM32F401CCU6 - UART1\r\n";
 8000f7a:	4b94      	ldr	r3, [pc, #592]	@ (80011cc <main+0x304>)
 8000f7c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  CDC_Transmit_FS((uint8_t*)port_msg, strlen(port_msg));
 8000f80:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8000f84:	f7ff f924 	bl	80001d0 <strlen>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8000f92:	f009 f985 	bl	800a2a0 <CDC_Transmit_FS>
  HAL_Delay(20);
 8000f96:	2014      	movs	r0, #20
 8000f98:	f000 ff9a 	bl	8001ed0 <HAL_Delay>

  char *pin_msg = "   RX: PA10 | TX: PA9\r\n";
 8000f9c:	4b8c      	ldr	r3, [pc, #560]	@ (80011d0 <main+0x308>)
 8000f9e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  CDC_Transmit_FS((uint8_t*)pin_msg, strlen(pin_msg));
 8000fa2:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8000fa6:	f7ff f913 	bl	80001d0 <strlen>
 8000faa:	4603      	mov	r3, r0
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	4619      	mov	r1, r3
 8000fb0:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8000fb4:	f009 f974 	bl	800a2a0 <CDC_Transmit_FS>
  HAL_Delay(20);
 8000fb8:	2014      	movs	r0, #20
 8000fba:	f000 ff89 	bl	8001ed0 <HAL_Delay>

  char *end_msg = "=================================\r\n\r\n";
 8000fbe:	4b85      	ldr	r3, [pc, #532]	@ (80011d4 <main+0x30c>)
 8000fc0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  CDC_Transmit_FS((uint8_t*)end_msg, strlen(end_msg));
 8000fc4:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8000fc8:	f7ff f902 	bl	80001d0 <strlen>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8000fd6:	f009 f963 	bl	800a2a0 <CDC_Transmit_FS>
  HAL_Delay(50);
 8000fda:	2032      	movs	r0, #50	@ 0x32
 8000fdc:	f000 ff78 	bl	8001ed0 <HAL_Delay>

  // Configure LoRa module
  char *config_msg = "Configuring LoRa...\r\n";
 8000fe0:	4b7d      	ldr	r3, [pc, #500]	@ (80011d8 <main+0x310>)
 8000fe2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  CDC_Transmit_FS((uint8_t*)config_msg, strlen(config_msg));
 8000fe6:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8000fea:	f7ff f8f1 	bl	80001d0 <strlen>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8000ff8:	f009 f952 	bl	800a2a0 <CDC_Transmit_FS>

  if (LoRa_Receiver_Configure())
 8000ffc:	f7ff fdaa 	bl	8000b54 <LoRa_Receiver_Configure>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d00e      	beq.n	8001024 <main+0x15c>
  {
      char *success_msg = "LoRa configured successfully!\r\n\r\n";
 8001006:	4b75      	ldr	r3, [pc, #468]	@ (80011dc <main+0x314>)
 8001008:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
      CDC_Transmit_FS((uint8_t*)success_msg, strlen(success_msg));
 800100c:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8001010:	f7ff f8de 	bl	80001d0 <strlen>
 8001014:	4603      	mov	r3, r0
 8001016:	b29b      	uxth	r3, r3
 8001018:	4619      	mov	r1, r3
 800101a:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 800101e:	f009 f93f 	bl	800a2a0 <CDC_Transmit_FS>
 8001022:	e00d      	b.n	8001040 <main+0x178>
  }
  else
  {
      char *fail_msg = "LoRa configuration failed!\r\n\r\n";
 8001024:	4b6e      	ldr	r3, [pc, #440]	@ (80011e0 <main+0x318>)
 8001026:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
      CDC_Transmit_FS((uint8_t*)fail_msg, strlen(fail_msg));
 800102a:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 800102e:	f7ff f8cf 	bl	80001d0 <strlen>
 8001032:	4603      	mov	r3, r0
 8001034:	b29b      	uxth	r3, r3
 8001036:	4619      	mov	r1, r3
 8001038:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 800103c:	f009 f930 	bl	800a2a0 <CDC_Transmit_FS>
  }

  HAL_Delay(50);
 8001040:	2032      	movs	r0, #50	@ 0x32
 8001042:	f000 ff45 	bl	8001ed0 <HAL_Delay>

  // Send startup info
  char *format_msg = "Format: JL:x,y,b1,b2 JR:x,y,b1,b2 POT:R8=x,R1=x SW:S0=x,S1=xx,S2=xx,S4=xx,S5=xx\r\n\r\n";
 8001046:	4b67      	ldr	r3, [pc, #412]	@ (80011e4 <main+0x31c>)
 8001048:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  CDC_Transmit_FS((uint8_t*)format_msg, strlen(format_msg));
 800104c:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8001050:	f7ff f8be 	bl	80001d0 <strlen>
 8001054:	4603      	mov	r3, r0
 8001056:	b29b      	uxth	r3, r3
 8001058:	4619      	mov	r1, r3
 800105a:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 800105e:	f009 f91f 	bl	800a2a0 <CDC_Transmit_FS>

  HAL_Delay(50);
 8001062:	2032      	movs	r0, #50	@ 0x32
 8001064:	f000 ff34 	bl	8001ed0 <HAL_Delay>

  char *waiting_msg = "Waiting for LoRa data...\r\n\r\n";
 8001068:	4b5f      	ldr	r3, [pc, #380]	@ (80011e8 <main+0x320>)
 800106a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  CDC_Transmit_FS((uint8_t*)waiting_msg, strlen(waiting_msg));
 800106e:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8001072:	f7ff f8ad 	bl	80001d0 <strlen>
 8001076:	4603      	mov	r3, r0
 8001078:	b29b      	uxth	r3, r3
 800107a:	4619      	mov	r1, r3
 800107c:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8001080:	f009 f90e 	bl	800a2a0 <CDC_Transmit_FS>
  HAL_Delay(50);
 8001084:	2032      	movs	r0, #50	@ 0x32
 8001086:	f000 ff23 	bl	8001ed0 <HAL_Delay>

  // Start listening for LoRa data
  LoRa_Receiver_StartListening();
 800108a:	f7ff fdad 	bl	8000be8 <LoRa_Receiver_StartListening>

  // Initialize control system (PWM outputs)
  Control_Init();
 800108e:	f7ff fa6f 	bl	8000570 <Control_Init>

  char *control_msg = "Control system initialized - Ready!\r\n\r\n";
 8001092:	4b56      	ldr	r3, [pc, #344]	@ (80011ec <main+0x324>)
 8001094:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  CDC_Transmit_FS((uint8_t*)control_msg, strlen(control_msg));
 8001098:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 800109c:	f7ff f898 	bl	80001d0 <strlen>
 80010a0:	4603      	mov	r3, r0
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	4619      	mov	r1, r3
 80010a6:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 80010aa:	f009 f8f9 	bl	800a2a0 <CDC_Transmit_FS>
  HAL_Delay(50);
 80010ae:	2032      	movs	r0, #50	@ 0x32
 80010b0:	f000 ff0e 	bl	8001ed0 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // Check if new data is available
    if (LoRa_Receiver_IsDataAvailable())
 80010b4:	f7ff fdac 	bl	8000c10 <LoRa_Receiver_IsDataAvailable>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d0fa      	beq.n	80010b4 <main+0x1ec>
    {
      // Get received data
      if (LoRa_Receiver_GetData(&lora_data))
 80010be:	484c      	ldr	r0, [pc, #304]	@ (80011f0 <main+0x328>)
 80010c0:	f7ff fdb2 	bl	8000c28 <LoRa_Receiver_GetData>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d0f4      	beq.n	80010b4 <main+0x1ec>
      {
        // Update control outputs based on received data
        Control_Update(&lora_data);
 80010ca:	4849      	ldr	r0, [pc, #292]	@ (80011f0 <main+0x328>)
 80010cc:	f7ff fa58 	bl	8000580 <Control_Update>

        // Print to USB less frequently to avoid blocking
        // USB CDC_Transmit is SLOW and can cause delay if called too often
        static uint8_t usb_counter = 0;
        if (++usb_counter >= 10)  // Print USB every 10 packets (500ms) to minimize blocking
 80010d0:	4b48      	ldr	r3, [pc, #288]	@ (80011f4 <main+0x32c>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	3301      	adds	r3, #1
 80010d6:	b2da      	uxtb	r2, r3
 80010d8:	4b46      	ldr	r3, [pc, #280]	@ (80011f4 <main+0x32c>)
 80010da:	701a      	strb	r2, [r3, #0]
 80010dc:	4b45      	ldr	r3, [pc, #276]	@ (80011f4 <main+0x32c>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b09      	cmp	r3, #9
 80010e2:	d9e7      	bls.n	80010b4 <main+0x1ec>
        {
          usb_counter = 0;
 80010e4:	4b43      	ldr	r3, [pc, #268]	@ (80011f4 <main+0x32c>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	701a      	strb	r2, [r3, #0]

          // Format human-readable string (matching transmitter format)
          char output_buffer[200];
          int len = snprintf(output_buffer, sizeof(output_buffer),
                             "JL:%03d,%03d,%d,%d JR:%03d,%03d,%d,%d POT:R8=%d,R1=%d SW:S0=%d,S1=%d%d,S2=%d%d,S4=%d%d,S5=%d%d\r\n",
                             lora_data.joy_left_x,
 80010ea:	4b41      	ldr	r3, [pc, #260]	@ (80011f0 <main+0x328>)
 80010ec:	881b      	ldrh	r3, [r3, #0]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 80010ee:	469c      	mov	ip, r3
                             lora_data.joy_left_y,
 80010f0:	4b3f      	ldr	r3, [pc, #252]	@ (80011f0 <main+0x328>)
 80010f2:	885b      	ldrh	r3, [r3, #2]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 80010f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             lora_data.joy_left_btn1,
 80010f6:	4b3e      	ldr	r3, [pc, #248]	@ (80011f0 <main+0x328>)
 80010f8:	791b      	ldrb	r3, [r3, #4]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 80010fa:	62bb      	str	r3, [r7, #40]	@ 0x28
                             lora_data.joy_left_btn2,
 80010fc:	4b3c      	ldr	r3, [pc, #240]	@ (80011f0 <main+0x328>)
 80010fe:	795b      	ldrb	r3, [r3, #5]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001100:	627b      	str	r3, [r7, #36]	@ 0x24
                             lora_data.joy_right_x,
 8001102:	4b3b      	ldr	r3, [pc, #236]	@ (80011f0 <main+0x328>)
 8001104:	88db      	ldrh	r3, [r3, #6]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001106:	623b      	str	r3, [r7, #32]
                             lora_data.joy_right_y,
 8001108:	4b39      	ldr	r3, [pc, #228]	@ (80011f0 <main+0x328>)
 800110a:	891b      	ldrh	r3, [r3, #8]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800110c:	61fb      	str	r3, [r7, #28]
                             lora_data.joy_right_btn1,
 800110e:	4b38      	ldr	r3, [pc, #224]	@ (80011f0 <main+0x328>)
 8001110:	7a9b      	ldrb	r3, [r3, #10]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001112:	61bb      	str	r3, [r7, #24]
                             lora_data.joy_right_btn2,
 8001114:	4b36      	ldr	r3, [pc, #216]	@ (80011f0 <main+0x328>)
 8001116:	7adb      	ldrb	r3, [r3, #11]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001118:	617b      	str	r3, [r7, #20]
                             lora_data.r8,
 800111a:	4b35      	ldr	r3, [pc, #212]	@ (80011f0 <main+0x328>)
 800111c:	8b1b      	ldrh	r3, [r3, #24]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800111e:	613b      	str	r3, [r7, #16]
                             lora_data.r1,
 8001120:	4b33      	ldr	r3, [pc, #204]	@ (80011f0 <main+0x328>)
 8001122:	8adb      	ldrh	r3, [r3, #22]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001124:	60fb      	str	r3, [r7, #12]
                             lora_data.s0,
 8001126:	4b32      	ldr	r3, [pc, #200]	@ (80011f0 <main+0x328>)
 8001128:	7b1b      	ldrb	r3, [r3, #12]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800112a:	60bb      	str	r3, [r7, #8]
                             lora_data.s1_1,
 800112c:	4b30      	ldr	r3, [pc, #192]	@ (80011f0 <main+0x328>)
 800112e:	7b5b      	ldrb	r3, [r3, #13]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001130:	607b      	str	r3, [r7, #4]
                             lora_data.s1_2,
 8001132:	4b2f      	ldr	r3, [pc, #188]	@ (80011f0 <main+0x328>)
 8001134:	7b9b      	ldrb	r3, [r3, #14]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001136:	603b      	str	r3, [r7, #0]
                             lora_data.s2_1,
 8001138:	4b2d      	ldr	r3, [pc, #180]	@ (80011f0 <main+0x328>)
 800113a:	7bdb      	ldrb	r3, [r3, #15]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800113c:	461e      	mov	r6, r3
                             lora_data.s2_2,
 800113e:	4b2c      	ldr	r3, [pc, #176]	@ (80011f0 <main+0x328>)
 8001140:	7c1b      	ldrb	r3, [r3, #16]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001142:	461d      	mov	r5, r3
                             lora_data.s4_1,
 8001144:	4b2a      	ldr	r3, [pc, #168]	@ (80011f0 <main+0x328>)
 8001146:	7c5b      	ldrb	r3, [r3, #17]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001148:	461c      	mov	r4, r3
                             lora_data.s4_2,
 800114a:	4b29      	ldr	r3, [pc, #164]	@ (80011f0 <main+0x328>)
 800114c:	7c9b      	ldrb	r3, [r3, #18]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800114e:	4619      	mov	r1, r3
                             lora_data.s5_1,
 8001150:	4b27      	ldr	r3, [pc, #156]	@ (80011f0 <main+0x328>)
 8001152:	7cdb      	ldrb	r3, [r3, #19]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001154:	461a      	mov	r2, r3
                             lora_data.s5_2);
 8001156:	4b26      	ldr	r3, [pc, #152]	@ (80011f0 <main+0x328>)
 8001158:	7d1b      	ldrb	r3, [r3, #20]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800115a:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 800115e:	9311      	str	r3, [sp, #68]	@ 0x44
 8001160:	9210      	str	r2, [sp, #64]	@ 0x40
 8001162:	910f      	str	r1, [sp, #60]	@ 0x3c
 8001164:	940e      	str	r4, [sp, #56]	@ 0x38
 8001166:	950d      	str	r5, [sp, #52]	@ 0x34
 8001168:	960c      	str	r6, [sp, #48]	@ 0x30
 800116a:	683a      	ldr	r2, [r7, #0]
 800116c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800116e:	687a      	ldr	r2, [r7, #4]
 8001170:	920a      	str	r2, [sp, #40]	@ 0x28
 8001172:	68ba      	ldr	r2, [r7, #8]
 8001174:	9209      	str	r2, [sp, #36]	@ 0x24
 8001176:	68fa      	ldr	r2, [r7, #12]
 8001178:	9208      	str	r2, [sp, #32]
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	9207      	str	r2, [sp, #28]
 800117e:	697a      	ldr	r2, [r7, #20]
 8001180:	9206      	str	r2, [sp, #24]
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	9205      	str	r2, [sp, #20]
 8001186:	69fa      	ldr	r2, [r7, #28]
 8001188:	9204      	str	r2, [sp, #16]
 800118a:	6a3a      	ldr	r2, [r7, #32]
 800118c:	9203      	str	r2, [sp, #12]
 800118e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001190:	9202      	str	r2, [sp, #8]
 8001192:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001194:	9201      	str	r2, [sp, #4]
 8001196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001198:	9300      	str	r3, [sp, #0]
 800119a:	4663      	mov	r3, ip
 800119c:	4a16      	ldr	r2, [pc, #88]	@ (80011f8 <main+0x330>)
 800119e:	21c8      	movs	r1, #200	@ 0xc8
 80011a0:	f009 fcda 	bl	800ab58 <sniprintf>
 80011a4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

          // Forward to USB CDC (print every 10th packet to minimize blocking delay)
          CDC_Transmit_FS((uint8_t*)output_buffer, len);
 80011a8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80011b2:	4611      	mov	r1, r2
 80011b4:	4618      	mov	r0, r3
 80011b6:	f009 f873 	bl	800a2a0 <CDC_Transmit_FS>
    if (LoRa_Receiver_IsDataAvailable())
 80011ba:	e77b      	b.n	80010b4 <main+0x1ec>
 80011bc:	40021000 	.word	0x40021000
 80011c0:	200003dc 	.word	0x200003dc
 80011c4:	0800b4e8 	.word	0x0800b4e8
 80011c8:	0800b510 	.word	0x0800b510
 80011cc:	0800b52c 	.word	0x0800b52c
 80011d0:	0800b548 	.word	0x0800b548
 80011d4:	0800b560 	.word	0x0800b560
 80011d8:	0800b588 	.word	0x0800b588
 80011dc:	0800b5a0 	.word	0x0800b5a0
 80011e0:	0800b5c4 	.word	0x0800b5c4
 80011e4:	0800b5e4 	.word	0x0800b5e4
 80011e8:	0800b638 	.word	0x0800b638
 80011ec:	0800b658 	.word	0x0800b658
 80011f0:	200001ec 	.word	0x200001ec
 80011f4:	20000206 	.word	0x20000206
 80011f8:	0800b680 	.word	0x0800b680

080011fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b094      	sub	sp, #80	@ 0x50
 8001200:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001202:	f107 0320 	add.w	r3, r7, #32
 8001206:	2230      	movs	r2, #48	@ 0x30
 8001208:	2100      	movs	r1, #0
 800120a:	4618      	mov	r0, r3
 800120c:	f009 fcd8 	bl	800abc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001210:	f107 030c 	add.w	r3, r7, #12
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	605a      	str	r2, [r3, #4]
 800121a:	609a      	str	r2, [r3, #8]
 800121c:	60da      	str	r2, [r3, #12]
 800121e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001220:	2300      	movs	r3, #0
 8001222:	60bb      	str	r3, [r7, #8]
 8001224:	4b28      	ldr	r3, [pc, #160]	@ (80012c8 <SystemClock_Config+0xcc>)
 8001226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001228:	4a27      	ldr	r2, [pc, #156]	@ (80012c8 <SystemClock_Config+0xcc>)
 800122a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800122e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001230:	4b25      	ldr	r3, [pc, #148]	@ (80012c8 <SystemClock_Config+0xcc>)
 8001232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001234:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001238:	60bb      	str	r3, [r7, #8]
 800123a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800123c:	2300      	movs	r3, #0
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	4b22      	ldr	r3, [pc, #136]	@ (80012cc <SystemClock_Config+0xd0>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a21      	ldr	r2, [pc, #132]	@ (80012cc <SystemClock_Config+0xd0>)
 8001246:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800124a:	6013      	str	r3, [r2, #0]
 800124c:	4b1f      	ldr	r3, [pc, #124]	@ (80012cc <SystemClock_Config+0xd0>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001254:	607b      	str	r3, [r7, #4]
 8001256:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001258:	2301      	movs	r3, #1
 800125a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800125c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001260:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001262:	2302      	movs	r3, #2
 8001264:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001266:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800126a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800126c:	2308      	movs	r3, #8
 800126e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001270:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001274:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001276:	2302      	movs	r3, #2
 8001278:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800127a:	2307      	movs	r3, #7
 800127c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800127e:	f107 0320 	add.w	r3, r7, #32
 8001282:	4618      	mov	r0, r3
 8001284:	f003 f894 	bl	80043b0 <HAL_RCC_OscConfig>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800128e:	f000 f81f 	bl	80012d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001292:	230f      	movs	r3, #15
 8001294:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001296:	2302      	movs	r3, #2
 8001298:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800129e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80012a2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012a8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012aa:	f107 030c 	add.w	r3, r7, #12
 80012ae:	2105      	movs	r1, #5
 80012b0:	4618      	mov	r0, r3
 80012b2:	f003 faf5 	bl	80048a0 <HAL_RCC_ClockConfig>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80012bc:	f000 f808 	bl	80012d0 <Error_Handler>
  }
}
 80012c0:	bf00      	nop
 80012c2:	3750      	adds	r7, #80	@ 0x50
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	40023800 	.word	0x40023800
 80012cc:	40007000 	.word	0x40007000

080012d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012d4:	b672      	cpsid	i
}
 80012d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012d8:	bf00      	nop
 80012da:	e7fd      	b.n	80012d8 <Error_Handler+0x8>

080012dc <PWM_Init>:
/**
  * @brief  Initialize all PWM channels
  * @retval None
  */
void PWM_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
    // Configure GPIO pins
    PWM_ConfigureGPIO();
 80012e0:	f000 f806 	bl	80012f0 <PWM_ConfigureGPIO>

    // Configure Timers
    PWM_ConfigureTimers();
 80012e4:	f000 f8a0 	bl	8001428 <PWM_ConfigureTimers>

    // Initialize all channels to 0%
    PWM_StopAll();
 80012e8:	f000 faa4 	bl	8001834 <PWM_StopAll>
}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <PWM_ConfigureGPIO>:
/**
  * @brief  Configure GPIO pins for PWM output
  * @retval None
  */
static void PWM_ConfigureGPIO(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b08a      	sub	sp, #40	@ 0x28
 80012f4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f6:	f107 0314 	add.w	r3, r7, #20
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	605a      	str	r2, [r3, #4]
 8001300:	609a      	str	r2, [r3, #8]
 8001302:	60da      	str	r2, [r3, #12]
 8001304:	611a      	str	r2, [r3, #16]

    // Enable clocks
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	613b      	str	r3, [r7, #16]
 800130a:	4b41      	ldr	r3, [pc, #260]	@ (8001410 <PWM_ConfigureGPIO+0x120>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130e:	4a40      	ldr	r2, [pc, #256]	@ (8001410 <PWM_ConfigureGPIO+0x120>)
 8001310:	f043 0301 	orr.w	r3, r3, #1
 8001314:	6313      	str	r3, [r2, #48]	@ 0x30
 8001316:	4b3e      	ldr	r3, [pc, #248]	@ (8001410 <PWM_ConfigureGPIO+0x120>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	613b      	str	r3, [r7, #16]
 8001320:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	60fb      	str	r3, [r7, #12]
 8001326:	4b3a      	ldr	r3, [pc, #232]	@ (8001410 <PWM_ConfigureGPIO+0x120>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132a:	4a39      	ldr	r2, [pc, #228]	@ (8001410 <PWM_ConfigureGPIO+0x120>)
 800132c:	f043 0302 	orr.w	r3, r3, #2
 8001330:	6313      	str	r3, [r2, #48]	@ 0x30
 8001332:	4b37      	ldr	r3, [pc, #220]	@ (8001410 <PWM_ConfigureGPIO+0x120>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001336:	f003 0302 	and.w	r3, r3, #2
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	60bb      	str	r3, [r7, #8]
 8001342:	4b33      	ldr	r3, [pc, #204]	@ (8001410 <PWM_ConfigureGPIO+0x120>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001346:	4a32      	ldr	r2, [pc, #200]	@ (8001410 <PWM_ConfigureGPIO+0x120>)
 8001348:	f043 0304 	orr.w	r3, r3, #4
 800134c:	6313      	str	r3, [r2, #48]	@ 0x30
 800134e:	4b30      	ldr	r3, [pc, #192]	@ (8001410 <PWM_ConfigureGPIO+0x120>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001352:	f003 0304 	and.w	r3, r3, #4
 8001356:	60bb      	str	r3, [r7, #8]
 8001358:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	607b      	str	r3, [r7, #4]
 800135e:	4b2c      	ldr	r3, [pc, #176]	@ (8001410 <PWM_ConfigureGPIO+0x120>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001362:	4a2b      	ldr	r2, [pc, #172]	@ (8001410 <PWM_ConfigureGPIO+0x120>)
 8001364:	f043 0308 	orr.w	r3, r3, #8
 8001368:	6313      	str	r3, [r2, #48]	@ 0x30
 800136a:	4b29      	ldr	r3, [pc, #164]	@ (8001410 <PWM_ConfigureGPIO+0x120>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136e:	f003 0308 	and.w	r3, r3, #8
 8001372:	607b      	str	r3, [r7, #4]
 8001374:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001376:	2300      	movs	r3, #0
 8001378:	603b      	str	r3, [r7, #0]
 800137a:	4b25      	ldr	r3, [pc, #148]	@ (8001410 <PWM_ConfigureGPIO+0x120>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137e:	4a24      	ldr	r2, [pc, #144]	@ (8001410 <PWM_ConfigureGPIO+0x120>)
 8001380:	f043 0310 	orr.w	r3, r3, #16
 8001384:	6313      	str	r3, [r2, #48]	@ 0x30
 8001386:	4b22      	ldr	r3, [pc, #136]	@ (8001410 <PWM_ConfigureGPIO+0x120>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138a:	f003 0310 	and.w	r3, r3, #16
 800138e:	603b      	str	r3, [r7, #0]
 8001390:	683b      	ldr	r3, [r7, #0]

    // Configure TIM1 pins (PE9, PE11, PE13, PE14) - AF1
    GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_11 | GPIO_PIN_13 | GPIO_PIN_14;
 8001392:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8001396:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001398:	2302      	movs	r3, #2
 800139a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013a0:	2302      	movs	r3, #2
 80013a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80013a4:	2301      	movs	r3, #1
 80013a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013a8:	f107 0314 	add.w	r3, r7, #20
 80013ac:	4619      	mov	r1, r3
 80013ae:	4819      	ldr	r0, [pc, #100]	@ (8001414 <PWM_ConfigureGPIO+0x124>)
 80013b0:	f000 ff56 	bl	8002260 <HAL_GPIO_Init>

    // Configure TIM2 pins (PA0, PA1, PA2, PA3) - AF1
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3;
 80013b4:	230f      	movs	r3, #15
 80013b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013b8:	2301      	movs	r3, #1
 80013ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	4619      	mov	r1, r3
 80013c2:	4815      	ldr	r0, [pc, #84]	@ (8001418 <PWM_ConfigureGPIO+0x128>)
 80013c4:	f000 ff4c 	bl	8002260 <HAL_GPIO_Init>

    // Configure TIM3 pins (PB4, PB5, PB0, PB1) - AF2
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5;
 80013c8:	2333      	movs	r3, #51	@ 0x33
 80013ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80013cc:	2302      	movs	r3, #2
 80013ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d0:	f107 0314 	add.w	r3, r7, #20
 80013d4:	4619      	mov	r1, r3
 80013d6:	4811      	ldr	r0, [pc, #68]	@ (800141c <PWM_ConfigureGPIO+0x12c>)
 80013d8:	f000 ff42 	bl	8002260 <HAL_GPIO_Init>

    // Configure TIM4 pins (PD12, PD13, PD14, PD15) - AF2
    GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 80013dc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80013e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80013e2:	2302      	movs	r3, #2
 80013e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	4619      	mov	r1, r3
 80013ec:	480c      	ldr	r0, [pc, #48]	@ (8001420 <PWM_ConfigureGPIO+0x130>)
 80013ee:	f000 ff37 	bl	8002260 <HAL_GPIO_Init>

    // Configure TIM8 pins (PC6, PC7, PC8, PC9) - AF3
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
 80013f2:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80013f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80013f8:	2303      	movs	r3, #3
 80013fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013fc:	f107 0314 	add.w	r3, r7, #20
 8001400:	4619      	mov	r1, r3
 8001402:	4808      	ldr	r0, [pc, #32]	@ (8001424 <PWM_ConfigureGPIO+0x134>)
 8001404:	f000 ff2c 	bl	8002260 <HAL_GPIO_Init>
}
 8001408:	bf00      	nop
 800140a:	3728      	adds	r7, #40	@ 0x28
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40023800 	.word	0x40023800
 8001414:	40021000 	.word	0x40021000
 8001418:	40020000 	.word	0x40020000
 800141c:	40020400 	.word	0x40020400
 8001420:	40020c00 	.word	0x40020c00
 8001424:	40020800 	.word	0x40020800

08001428 <PWM_ConfigureTimers>:
/**
  * @brief  Configure Timer peripherals for PWM
  * @retval None
  */
static void PWM_ConfigureTimers(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b092      	sub	sp, #72	@ 0x48
 800142c:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800142e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	605a      	str	r2, [r3, #4]
 8001438:	609a      	str	r2, [r3, #8]
 800143a:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800143c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8001446:	f107 0314 	add.w	r3, r7, #20
 800144a:	2200      	movs	r2, #0
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	605a      	str	r2, [r3, #4]
 8001450:	609a      	str	r2, [r3, #8]
 8001452:	60da      	str	r2, [r3, #12]
 8001454:	611a      	str	r2, [r3, #16]
 8001456:	615a      	str	r2, [r3, #20]
 8001458:	619a      	str	r2, [r3, #24]

    // Enable timer clocks
    __HAL_RCC_TIM1_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	613b      	str	r3, [r7, #16]
 800145e:	4bb5      	ldr	r3, [pc, #724]	@ (8001734 <PWM_ConfigureTimers+0x30c>)
 8001460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001462:	4ab4      	ldr	r2, [pc, #720]	@ (8001734 <PWM_ConfigureTimers+0x30c>)
 8001464:	f043 0301 	orr.w	r3, r3, #1
 8001468:	6453      	str	r3, [r2, #68]	@ 0x44
 800146a:	4bb2      	ldr	r3, [pc, #712]	@ (8001734 <PWM_ConfigureTimers+0x30c>)
 800146c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800146e:	f003 0301 	and.w	r3, r3, #1
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	60fb      	str	r3, [r7, #12]
 800147a:	4bae      	ldr	r3, [pc, #696]	@ (8001734 <PWM_ConfigureTimers+0x30c>)
 800147c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147e:	4aad      	ldr	r2, [pc, #692]	@ (8001734 <PWM_ConfigureTimers+0x30c>)
 8001480:	f043 0301 	orr.w	r3, r3, #1
 8001484:	6413      	str	r3, [r2, #64]	@ 0x40
 8001486:	4bab      	ldr	r3, [pc, #684]	@ (8001734 <PWM_ConfigureTimers+0x30c>)
 8001488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001492:	2300      	movs	r3, #0
 8001494:	60bb      	str	r3, [r7, #8]
 8001496:	4ba7      	ldr	r3, [pc, #668]	@ (8001734 <PWM_ConfigureTimers+0x30c>)
 8001498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149a:	4aa6      	ldr	r2, [pc, #664]	@ (8001734 <PWM_ConfigureTimers+0x30c>)
 800149c:	f043 0302 	orr.w	r3, r3, #2
 80014a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80014a2:	4ba4      	ldr	r3, [pc, #656]	@ (8001734 <PWM_ConfigureTimers+0x30c>)
 80014a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	60bb      	str	r3, [r7, #8]
 80014ac:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_TIM4_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	607b      	str	r3, [r7, #4]
 80014b2:	4ba0      	ldr	r3, [pc, #640]	@ (8001734 <PWM_ConfigureTimers+0x30c>)
 80014b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b6:	4a9f      	ldr	r2, [pc, #636]	@ (8001734 <PWM_ConfigureTimers+0x30c>)
 80014b8:	f043 0304 	orr.w	r3, r3, #4
 80014bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80014be:	4b9d      	ldr	r3, [pc, #628]	@ (8001734 <PWM_ConfigureTimers+0x30c>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c2:	f003 0304 	and.w	r3, r3, #4
 80014c6:	607b      	str	r3, [r7, #4]
 80014c8:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_TIM8_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	603b      	str	r3, [r7, #0]
 80014ce:	4b99      	ldr	r3, [pc, #612]	@ (8001734 <PWM_ConfigureTimers+0x30c>)
 80014d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d2:	4a98      	ldr	r2, [pc, #608]	@ (8001734 <PWM_ConfigureTimers+0x30c>)
 80014d4:	f043 0302 	orr.w	r3, r3, #2
 80014d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014da:	4b96      	ldr	r3, [pc, #600]	@ (8001734 <PWM_ConfigureTimers+0x30c>)
 80014dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	603b      	str	r3, [r7, #0]
 80014e4:	683b      	ldr	r3, [r7, #0]
    // Common timer configuration (10kHz PWM for TIP122 switching)
    // Assuming system clock is 84MHz for APB2 timers (TIM1, TIM8)
    // and 42MHz for APB1 timers (TIM2, TIM3, TIM4)

    // Configure TIM1 (84MHz / 84 = 1MHz, 1MHz / 10kHz = 100)
    htim1.Instance = TIM1;
 80014e6:	4b94      	ldr	r3, [pc, #592]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 80014e8:	4a94      	ldr	r2, [pc, #592]	@ (800173c <PWM_ConfigureTimers+0x314>)
 80014ea:	601a      	str	r2, [r3, #0]
    htim1.Init.Prescaler = 83;  // 84MHz / 84 = 1MHz
 80014ec:	4b92      	ldr	r3, [pc, #584]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 80014ee:	2253      	movs	r2, #83	@ 0x53
 80014f0:	605a      	str	r2, [r3, #4]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014f2:	4b91      	ldr	r3, [pc, #580]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	609a      	str	r2, [r3, #8]
    htim1.Init.Period = PWM_PERIOD - 1;  // 100 - 1 = 99
 80014f8:	4b8f      	ldr	r3, [pc, #572]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 80014fa:	2263      	movs	r2, #99	@ 0x63
 80014fc:	60da      	str	r2, [r3, #12]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014fe:	4b8e      	ldr	r3, [pc, #568]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 8001500:	2200      	movs	r2, #0
 8001502:	611a      	str	r2, [r3, #16]
    htim1.Init.RepetitionCounter = 0;
 8001504:	4b8c      	ldr	r3, [pc, #560]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 8001506:	2200      	movs	r2, #0
 8001508:	615a      	str	r2, [r3, #20]
    HAL_TIM_Base_Init(&htim1);
 800150a:	488b      	ldr	r0, [pc, #556]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 800150c:	f003 fdb3 	bl	8005076 <HAL_TIM_Base_Init>
    HAL_TIM_PWM_Init(&htim1);
 8001510:	4889      	ldr	r0, [pc, #548]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 8001512:	f003 fdff 	bl	8005114 <HAL_TIM_PWM_Init>

    // Configure TIM2, TIM3, TIM4 (42MHz / 42 = 1MHz, 1MHz / 10kHz = 100)
    htim2.Instance = TIM2;
 8001516:	4b8a      	ldr	r3, [pc, #552]	@ (8001740 <PWM_ConfigureTimers+0x318>)
 8001518:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800151c:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 41;  // 42MHz / 42 = 1MHz
 800151e:	4b88      	ldr	r3, [pc, #544]	@ (8001740 <PWM_ConfigureTimers+0x318>)
 8001520:	2229      	movs	r2, #41	@ 0x29
 8001522:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001524:	4b86      	ldr	r3, [pc, #536]	@ (8001740 <PWM_ConfigureTimers+0x318>)
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = PWM_PERIOD - 1;  // 100 - 1 = 99
 800152a:	4b85      	ldr	r3, [pc, #532]	@ (8001740 <PWM_ConfigureTimers+0x318>)
 800152c:	2263      	movs	r2, #99	@ 0x63
 800152e:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001530:	4b83      	ldr	r3, [pc, #524]	@ (8001740 <PWM_ConfigureTimers+0x318>)
 8001532:	2200      	movs	r2, #0
 8001534:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Init(&htim2);
 8001536:	4882      	ldr	r0, [pc, #520]	@ (8001740 <PWM_ConfigureTimers+0x318>)
 8001538:	f003 fd9d 	bl	8005076 <HAL_TIM_Base_Init>
    HAL_TIM_PWM_Init(&htim2);
 800153c:	4880      	ldr	r0, [pc, #512]	@ (8001740 <PWM_ConfigureTimers+0x318>)
 800153e:	f003 fde9 	bl	8005114 <HAL_TIM_PWM_Init>

    htim3.Instance = TIM3;
 8001542:	4b80      	ldr	r3, [pc, #512]	@ (8001744 <PWM_ConfigureTimers+0x31c>)
 8001544:	4a80      	ldr	r2, [pc, #512]	@ (8001748 <PWM_ConfigureTimers+0x320>)
 8001546:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 41;
 8001548:	4b7e      	ldr	r3, [pc, #504]	@ (8001744 <PWM_ConfigureTimers+0x31c>)
 800154a:	2229      	movs	r2, #41	@ 0x29
 800154c:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800154e:	4b7d      	ldr	r3, [pc, #500]	@ (8001744 <PWM_ConfigureTimers+0x31c>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = PWM_PERIOD - 1;
 8001554:	4b7b      	ldr	r3, [pc, #492]	@ (8001744 <PWM_ConfigureTimers+0x31c>)
 8001556:	2263      	movs	r2, #99	@ 0x63
 8001558:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800155a:	4b7a      	ldr	r3, [pc, #488]	@ (8001744 <PWM_ConfigureTimers+0x31c>)
 800155c:	2200      	movs	r2, #0
 800155e:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Init(&htim3);
 8001560:	4878      	ldr	r0, [pc, #480]	@ (8001744 <PWM_ConfigureTimers+0x31c>)
 8001562:	f003 fd88 	bl	8005076 <HAL_TIM_Base_Init>
    HAL_TIM_PWM_Init(&htim3);
 8001566:	4877      	ldr	r0, [pc, #476]	@ (8001744 <PWM_ConfigureTimers+0x31c>)
 8001568:	f003 fdd4 	bl	8005114 <HAL_TIM_PWM_Init>

    htim4.Instance = TIM4;
 800156c:	4b77      	ldr	r3, [pc, #476]	@ (800174c <PWM_ConfigureTimers+0x324>)
 800156e:	4a78      	ldr	r2, [pc, #480]	@ (8001750 <PWM_ConfigureTimers+0x328>)
 8001570:	601a      	str	r2, [r3, #0]
    htim4.Init.Prescaler = 41;
 8001572:	4b76      	ldr	r3, [pc, #472]	@ (800174c <PWM_ConfigureTimers+0x324>)
 8001574:	2229      	movs	r2, #41	@ 0x29
 8001576:	605a      	str	r2, [r3, #4]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001578:	4b74      	ldr	r3, [pc, #464]	@ (800174c <PWM_ConfigureTimers+0x324>)
 800157a:	2200      	movs	r2, #0
 800157c:	609a      	str	r2, [r3, #8]
    htim4.Init.Period = PWM_PERIOD - 1;
 800157e:	4b73      	ldr	r3, [pc, #460]	@ (800174c <PWM_ConfigureTimers+0x324>)
 8001580:	2263      	movs	r2, #99	@ 0x63
 8001582:	60da      	str	r2, [r3, #12]
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001584:	4b71      	ldr	r3, [pc, #452]	@ (800174c <PWM_ConfigureTimers+0x324>)
 8001586:	2200      	movs	r2, #0
 8001588:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Init(&htim4);
 800158a:	4870      	ldr	r0, [pc, #448]	@ (800174c <PWM_ConfigureTimers+0x324>)
 800158c:	f003 fd73 	bl	8005076 <HAL_TIM_Base_Init>
    HAL_TIM_PWM_Init(&htim4);
 8001590:	486e      	ldr	r0, [pc, #440]	@ (800174c <PWM_ConfigureTimers+0x324>)
 8001592:	f003 fdbf 	bl	8005114 <HAL_TIM_PWM_Init>

    // Configure TIM8 (84MHz / 84 = 1MHz, 1MHz / 10kHz = 100)
    htim8.Instance = TIM8;
 8001596:	4b6f      	ldr	r3, [pc, #444]	@ (8001754 <PWM_ConfigureTimers+0x32c>)
 8001598:	4a6f      	ldr	r2, [pc, #444]	@ (8001758 <PWM_ConfigureTimers+0x330>)
 800159a:	601a      	str	r2, [r3, #0]
    htim8.Init.Prescaler = 83;
 800159c:	4b6d      	ldr	r3, [pc, #436]	@ (8001754 <PWM_ConfigureTimers+0x32c>)
 800159e:	2253      	movs	r2, #83	@ 0x53
 80015a0:	605a      	str	r2, [r3, #4]
    htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a2:	4b6c      	ldr	r3, [pc, #432]	@ (8001754 <PWM_ConfigureTimers+0x32c>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
    htim8.Init.Period = PWM_PERIOD - 1;
 80015a8:	4b6a      	ldr	r3, [pc, #424]	@ (8001754 <PWM_ConfigureTimers+0x32c>)
 80015aa:	2263      	movs	r2, #99	@ 0x63
 80015ac:	60da      	str	r2, [r3, #12]
    htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ae:	4b69      	ldr	r3, [pc, #420]	@ (8001754 <PWM_ConfigureTimers+0x32c>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	611a      	str	r2, [r3, #16]
    htim8.Init.RepetitionCounter = 0;
 80015b4:	4b67      	ldr	r3, [pc, #412]	@ (8001754 <PWM_ConfigureTimers+0x32c>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	615a      	str	r2, [r3, #20]
    HAL_TIM_Base_Init(&htim8);
 80015ba:	4866      	ldr	r0, [pc, #408]	@ (8001754 <PWM_ConfigureTimers+0x32c>)
 80015bc:	f003 fd5b 	bl	8005076 <HAL_TIM_Base_Init>
    HAL_TIM_PWM_Init(&htim8);
 80015c0:	4864      	ldr	r0, [pc, #400]	@ (8001754 <PWM_ConfigureTimers+0x32c>)
 80015c2:	f003 fda7 	bl	8005114 <HAL_TIM_PWM_Init>

    // Configure PWM channels (common settings)
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015c6:	2360      	movs	r3, #96	@ 0x60
 80015c8:	617b      	str	r3, [r7, #20]
    sConfigOC.Pulse = 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	61bb      	str	r3, [r7, #24]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015ce:	2300      	movs	r3, #0
 80015d0:	61fb      	str	r3, [r7, #28]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015d2:	2300      	movs	r3, #0
 80015d4:	627b      	str	r3, [r7, #36]	@ 0x24

    // Configure all channels
    HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 80015d6:	f107 0314 	add.w	r3, r7, #20
 80015da:	2200      	movs	r2, #0
 80015dc:	4619      	mov	r1, r3
 80015de:	4856      	ldr	r0, [pc, #344]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 80015e0:	f003 feba 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	2204      	movs	r2, #4
 80015ea:	4619      	mov	r1, r3
 80015ec:	4852      	ldr	r0, [pc, #328]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 80015ee:	f003 feb3 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3);
 80015f2:	f107 0314 	add.w	r3, r7, #20
 80015f6:	2208      	movs	r2, #8
 80015f8:	4619      	mov	r1, r3
 80015fa:	484f      	ldr	r0, [pc, #316]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 80015fc:	f003 feac 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4);
 8001600:	f107 0314 	add.w	r3, r7, #20
 8001604:	220c      	movs	r2, #12
 8001606:	4619      	mov	r1, r3
 8001608:	484b      	ldr	r0, [pc, #300]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 800160a:	f003 fea5 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>

    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 800160e:	f107 0314 	add.w	r3, r7, #20
 8001612:	2200      	movs	r2, #0
 8001614:	4619      	mov	r1, r3
 8001616:	484a      	ldr	r0, [pc, #296]	@ (8001740 <PWM_ConfigureTimers+0x318>)
 8001618:	f003 fe9e 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 800161c:	f107 0314 	add.w	r3, r7, #20
 8001620:	2204      	movs	r2, #4
 8001622:	4619      	mov	r1, r3
 8001624:	4846      	ldr	r0, [pc, #280]	@ (8001740 <PWM_ConfigureTimers+0x318>)
 8001626:	f003 fe97 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 800162a:	f107 0314 	add.w	r3, r7, #20
 800162e:	2208      	movs	r2, #8
 8001630:	4619      	mov	r1, r3
 8001632:	4843      	ldr	r0, [pc, #268]	@ (8001740 <PWM_ConfigureTimers+0x318>)
 8001634:	f003 fe90 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 8001638:	f107 0314 	add.w	r3, r7, #20
 800163c:	220c      	movs	r2, #12
 800163e:	4619      	mov	r1, r3
 8001640:	483f      	ldr	r0, [pc, #252]	@ (8001740 <PWM_ConfigureTimers+0x318>)
 8001642:	f003 fe89 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>

    HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 8001646:	f107 0314 	add.w	r3, r7, #20
 800164a:	2200      	movs	r2, #0
 800164c:	4619      	mov	r1, r3
 800164e:	483d      	ldr	r0, [pc, #244]	@ (8001744 <PWM_ConfigureTimers+0x31c>)
 8001650:	f003 fe82 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2);
 8001654:	f107 0314 	add.w	r3, r7, #20
 8001658:	2204      	movs	r2, #4
 800165a:	4619      	mov	r1, r3
 800165c:	4839      	ldr	r0, [pc, #228]	@ (8001744 <PWM_ConfigureTimers+0x31c>)
 800165e:	f003 fe7b 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3);
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	2208      	movs	r2, #8
 8001668:	4619      	mov	r1, r3
 800166a:	4836      	ldr	r0, [pc, #216]	@ (8001744 <PWM_ConfigureTimers+0x31c>)
 800166c:	f003 fe74 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4);
 8001670:	f107 0314 	add.w	r3, r7, #20
 8001674:	220c      	movs	r2, #12
 8001676:	4619      	mov	r1, r3
 8001678:	4832      	ldr	r0, [pc, #200]	@ (8001744 <PWM_ConfigureTimers+0x31c>)
 800167a:	f003 fe6d 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>

    HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 800167e:	f107 0314 	add.w	r3, r7, #20
 8001682:	2200      	movs	r2, #0
 8001684:	4619      	mov	r1, r3
 8001686:	4831      	ldr	r0, [pc, #196]	@ (800174c <PWM_ConfigureTimers+0x324>)
 8001688:	f003 fe66 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	2204      	movs	r2, #4
 8001692:	4619      	mov	r1, r3
 8001694:	482d      	ldr	r0, [pc, #180]	@ (800174c <PWM_ConfigureTimers+0x324>)
 8001696:	f003 fe5f 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 800169a:	f107 0314 	add.w	r3, r7, #20
 800169e:	2208      	movs	r2, #8
 80016a0:	4619      	mov	r1, r3
 80016a2:	482a      	ldr	r0, [pc, #168]	@ (800174c <PWM_ConfigureTimers+0x324>)
 80016a4:	f003 fe58 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 80016a8:	f107 0314 	add.w	r3, r7, #20
 80016ac:	220c      	movs	r2, #12
 80016ae:	4619      	mov	r1, r3
 80016b0:	4826      	ldr	r0, [pc, #152]	@ (800174c <PWM_ConfigureTimers+0x324>)
 80016b2:	f003 fe51 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>

    HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);
 80016b6:	f107 0314 	add.w	r3, r7, #20
 80016ba:	2200      	movs	r2, #0
 80016bc:	4619      	mov	r1, r3
 80016be:	4825      	ldr	r0, [pc, #148]	@ (8001754 <PWM_ConfigureTimers+0x32c>)
 80016c0:	f003 fe4a 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2);
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	2204      	movs	r2, #4
 80016ca:	4619      	mov	r1, r3
 80016cc:	4821      	ldr	r0, [pc, #132]	@ (8001754 <PWM_ConfigureTimers+0x32c>)
 80016ce:	f003 fe43 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3);
 80016d2:	f107 0314 	add.w	r3, r7, #20
 80016d6:	2208      	movs	r2, #8
 80016d8:	4619      	mov	r1, r3
 80016da:	481e      	ldr	r0, [pc, #120]	@ (8001754 <PWM_ConfigureTimers+0x32c>)
 80016dc:	f003 fe3c 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4);
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	220c      	movs	r2, #12
 80016e6:	4619      	mov	r1, r3
 80016e8:	481a      	ldr	r0, [pc, #104]	@ (8001754 <PWM_ConfigureTimers+0x32c>)
 80016ea:	f003 fe35 	bl	8005358 <HAL_TIM_PWM_ConfigChannel>

    // Start all PWM channels
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80016ee:	2100      	movs	r1, #0
 80016f0:	4811      	ldr	r0, [pc, #68]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 80016f2:	f003 fd69 	bl	80051c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80016f6:	2104      	movs	r1, #4
 80016f8:	480f      	ldr	r0, [pc, #60]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 80016fa:	f003 fd65 	bl	80051c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80016fe:	2108      	movs	r1, #8
 8001700:	480d      	ldr	r0, [pc, #52]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 8001702:	f003 fd61 	bl	80051c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001706:	210c      	movs	r1, #12
 8001708:	480b      	ldr	r0, [pc, #44]	@ (8001738 <PWM_ConfigureTimers+0x310>)
 800170a:	f003 fd5d 	bl	80051c8 <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800170e:	2100      	movs	r1, #0
 8001710:	480b      	ldr	r0, [pc, #44]	@ (8001740 <PWM_ConfigureTimers+0x318>)
 8001712:	f003 fd59 	bl	80051c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001716:	2104      	movs	r1, #4
 8001718:	4809      	ldr	r0, [pc, #36]	@ (8001740 <PWM_ConfigureTimers+0x318>)
 800171a:	f003 fd55 	bl	80051c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800171e:	2108      	movs	r1, #8
 8001720:	4807      	ldr	r0, [pc, #28]	@ (8001740 <PWM_ConfigureTimers+0x318>)
 8001722:	f003 fd51 	bl	80051c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001726:	210c      	movs	r1, #12
 8001728:	4805      	ldr	r0, [pc, #20]	@ (8001740 <PWM_ConfigureTimers+0x318>)
 800172a:	f003 fd4d 	bl	80051c8 <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800172e:	2100      	movs	r1, #0
 8001730:	e014      	b.n	800175c <PWM_ConfigureTimers+0x334>
 8001732:	bf00      	nop
 8001734:	40023800 	.word	0x40023800
 8001738:	20000274 	.word	0x20000274
 800173c:	40010000 	.word	0x40010000
 8001740:	200002bc 	.word	0x200002bc
 8001744:	20000304 	.word	0x20000304
 8001748:	40000400 	.word	0x40000400
 800174c:	2000034c 	.word	0x2000034c
 8001750:	40000800 	.word	0x40000800
 8001754:	20000394 	.word	0x20000394
 8001758:	40010400 	.word	0x40010400
 800175c:	4819      	ldr	r0, [pc, #100]	@ (80017c4 <PWM_ConfigureTimers+0x39c>)
 800175e:	f003 fd33 	bl	80051c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001762:	2104      	movs	r1, #4
 8001764:	4817      	ldr	r0, [pc, #92]	@ (80017c4 <PWM_ConfigureTimers+0x39c>)
 8001766:	f003 fd2f 	bl	80051c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800176a:	2108      	movs	r1, #8
 800176c:	4815      	ldr	r0, [pc, #84]	@ (80017c4 <PWM_ConfigureTimers+0x39c>)
 800176e:	f003 fd2b 	bl	80051c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001772:	210c      	movs	r1, #12
 8001774:	4813      	ldr	r0, [pc, #76]	@ (80017c4 <PWM_ConfigureTimers+0x39c>)
 8001776:	f003 fd27 	bl	80051c8 <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800177a:	2100      	movs	r1, #0
 800177c:	4812      	ldr	r0, [pc, #72]	@ (80017c8 <PWM_ConfigureTimers+0x3a0>)
 800177e:	f003 fd23 	bl	80051c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8001782:	2104      	movs	r1, #4
 8001784:	4810      	ldr	r0, [pc, #64]	@ (80017c8 <PWM_ConfigureTimers+0x3a0>)
 8001786:	f003 fd1f 	bl	80051c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800178a:	2108      	movs	r1, #8
 800178c:	480e      	ldr	r0, [pc, #56]	@ (80017c8 <PWM_ConfigureTimers+0x3a0>)
 800178e:	f003 fd1b 	bl	80051c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001792:	210c      	movs	r1, #12
 8001794:	480c      	ldr	r0, [pc, #48]	@ (80017c8 <PWM_ConfigureTimers+0x3a0>)
 8001796:	f003 fd17 	bl	80051c8 <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800179a:	2100      	movs	r1, #0
 800179c:	480b      	ldr	r0, [pc, #44]	@ (80017cc <PWM_ConfigureTimers+0x3a4>)
 800179e:	f003 fd13 	bl	80051c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80017a2:	2104      	movs	r1, #4
 80017a4:	4809      	ldr	r0, [pc, #36]	@ (80017cc <PWM_ConfigureTimers+0x3a4>)
 80017a6:	f003 fd0f 	bl	80051c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80017aa:	2108      	movs	r1, #8
 80017ac:	4807      	ldr	r0, [pc, #28]	@ (80017cc <PWM_ConfigureTimers+0x3a4>)
 80017ae:	f003 fd0b 	bl	80051c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80017b2:	210c      	movs	r1, #12
 80017b4:	4805      	ldr	r0, [pc, #20]	@ (80017cc <PWM_ConfigureTimers+0x3a4>)
 80017b6:	f003 fd07 	bl	80051c8 <HAL_TIM_PWM_Start>
}
 80017ba:	bf00      	nop
 80017bc:	3748      	adds	r7, #72	@ 0x48
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000304 	.word	0x20000304
 80017c8:	2000034c 	.word	0x2000034c
 80017cc:	20000394 	.word	0x20000394

080017d0 <PWM_SetDutyCycle>:
  *         - 50% duty  = ~1.65V average (TIP122 half power)
  *         - 100% duty = 3.3V average (TIP122 fully ON)
  *         - PWM @ 10kHz will be clearly visible on oscilloscope
  */
void PWM_SetDutyCycle(PWM_Channel_t channel, uint8_t duty_percent)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	460a      	mov	r2, r1
 80017da:	71fb      	strb	r3, [r7, #7]
 80017dc:	4613      	mov	r3, r2
 80017de:	71bb      	strb	r3, [r7, #6]
    if (channel >= PWM_CHANNEL_COUNT) return;
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	2b13      	cmp	r3, #19
 80017e4:	d811      	bhi.n	800180a <PWM_SetDutyCycle+0x3a>
    if (duty_percent > 100) duty_percent = 100;
 80017e6:	79bb      	ldrb	r3, [r7, #6]
 80017e8:	2b64      	cmp	r3, #100	@ 0x64
 80017ea:	d901      	bls.n	80017f0 <PWM_SetDutyCycle+0x20>
 80017ec:	2364      	movs	r3, #100	@ 0x64
 80017ee:	71bb      	strb	r3, [r7, #6]

    // Store duty cycle
    pwm_duty[channel] = duty_percent;
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	4908      	ldr	r1, [pc, #32]	@ (8001814 <PWM_SetDutyCycle+0x44>)
 80017f4:	79ba      	ldrb	r2, [r7, #6]
 80017f6:	54ca      	strb	r2, [r1, r3]

    // Calculate pulse width directly from duty cycle
    // duty_percent 0-100 maps directly to CCR value 0-100
    uint16_t pulse_width = duty_percent;
 80017f8:	79bb      	ldrb	r3, [r7, #6]
 80017fa:	81fb      	strh	r3, [r7, #14]

    // Set channel pulse
    PWM_SetChannelPulse(channel, pulse_width);
 80017fc:	89fa      	ldrh	r2, [r7, #14]
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	4611      	mov	r1, r2
 8001802:	4618      	mov	r0, r3
 8001804:	f000 f82c 	bl	8001860 <PWM_SetChannelPulse>
 8001808:	e000      	b.n	800180c <PWM_SetDutyCycle+0x3c>
    if (channel >= PWM_CHANNEL_COUNT) return;
 800180a:	bf00      	nop
}
 800180c:	3710      	adds	r7, #16
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	20000208 	.word	0x20000208

08001818 <PWM_Stop>:
  * @brief  Stop PWM on specific channel (set to 0%)
  * @param  channel: PWM channel
  * @retval None
  */
void PWM_Stop(PWM_Channel_t channel)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	71fb      	strb	r3, [r7, #7]
    PWM_SetDutyCycle(channel, 0);
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	2100      	movs	r1, #0
 8001826:	4618      	mov	r0, r3
 8001828:	f7ff ffd2 	bl	80017d0 <PWM_SetDutyCycle>
}
 800182c:	bf00      	nop
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}

08001834 <PWM_StopAll>:
/**
  * @brief  Stop all PWM channels
  * @retval None
  */
void PWM_StopAll(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < PWM_CHANNEL_COUNT; i++)
 800183a:	2300      	movs	r3, #0
 800183c:	71fb      	strb	r3, [r7, #7]
 800183e:	e006      	b.n	800184e <PWM_StopAll+0x1a>
    {
        PWM_Stop((PWM_Channel_t)i);
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff ffe8 	bl	8001818 <PWM_Stop>
    for (uint8_t i = 0; i < PWM_CHANNEL_COUNT; i++)
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	3301      	adds	r3, #1
 800184c:	71fb      	strb	r3, [r7, #7]
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	2b13      	cmp	r3, #19
 8001852:	d9f5      	bls.n	8001840 <PWM_StopAll+0xc>
    }
}
 8001854:	bf00      	nop
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
	...

08001860 <PWM_SetChannelPulse>:
  * @param  channel: PWM channel
  * @param  pulse_width: Pulse width in microseconds
  * @retval None
  */
static void PWM_SetChannelPulse(PWM_Channel_t channel, uint16_t pulse_width)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	460a      	mov	r2, r1
 800186a:	71fb      	strb	r3, [r7, #7]
 800186c:	4613      	mov	r3, r2
 800186e:	80bb      	strh	r3, [r7, #4]
    switch (channel)
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	2b13      	cmp	r3, #19
 8001874:	f200 8090 	bhi.w	8001998 <PWM_SetChannelPulse+0x138>
 8001878:	a201      	add	r2, pc, #4	@ (adr r2, 8001880 <PWM_SetChannelPulse+0x20>)
 800187a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800187e:	bf00      	nop
 8001880:	080018d1 	.word	0x080018d1
 8001884:	080018db 	.word	0x080018db
 8001888:	080018e5 	.word	0x080018e5
 800188c:	08001921 	.word	0x08001921
 8001890:	080018f9 	.word	0x080018f9
 8001894:	0800192b 	.word	0x0800192b
 8001898:	08001903 	.word	0x08001903
 800189c:	0800190d 	.word	0x0800190d
 80018a0:	08001935 	.word	0x08001935
 80018a4:	080018ef 	.word	0x080018ef
 80018a8:	08001949 	.word	0x08001949
 80018ac:	08001953 	.word	0x08001953
 80018b0:	0800195d 	.word	0x0800195d
 80018b4:	0800193f 	.word	0x0800193f
 80018b8:	08001917 	.word	0x08001917
 80018bc:	08001971 	.word	0x08001971
 80018c0:	0800197b 	.word	0x0800197b
 80018c4:	08001985 	.word	0x08001985
 80018c8:	08001967 	.word	0x08001967
 80018cc:	0800198f 	.word	0x0800198f
    {
        // TIM8 channels
        case PWM_1_CYLINDER_1_OUT:
            __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, pulse_width);
 80018d0:	4b35      	ldr	r3, [pc, #212]	@ (80019a8 <PWM_SetChannelPulse+0x148>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	88ba      	ldrh	r2, [r7, #4]
 80018d6:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 80018d8:	e05f      	b.n	800199a <PWM_SetChannelPulse+0x13a>
        case PWM_2_CYLINDER_1_IN:
            __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, pulse_width);
 80018da:	4b33      	ldr	r3, [pc, #204]	@ (80019a8 <PWM_SetChannelPulse+0x148>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	88ba      	ldrh	r2, [r7, #4]
 80018e0:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 80018e2:	e05a      	b.n	800199a <PWM_SetChannelPulse+0x13a>
        case PWM_3_CYLINDER_2_OUT:
            __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, pulse_width);
 80018e4:	4b30      	ldr	r3, [pc, #192]	@ (80019a8 <PWM_SetChannelPulse+0x148>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	88ba      	ldrh	r2, [r7, #4]
 80018ea:	641a      	str	r2, [r3, #64]	@ 0x40
            break;
 80018ec:	e055      	b.n	800199a <PWM_SetChannelPulse+0x13a>
        case PWM_10_TOOL_2:
            __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, pulse_width);
 80018ee:	4b2e      	ldr	r3, [pc, #184]	@ (80019a8 <PWM_SetChannelPulse+0x148>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	88ba      	ldrh	r2, [r7, #4]
 80018f4:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 80018f6:	e050      	b.n	800199a <PWM_SetChannelPulse+0x13a>

        // TIM2 channels
        case PWM_5_CYLINDER_3_OUT:
            __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pulse_width);
 80018f8:	4b2c      	ldr	r3, [pc, #176]	@ (80019ac <PWM_SetChannelPulse+0x14c>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	88ba      	ldrh	r2, [r7, #4]
 80018fe:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8001900:	e04b      	b.n	800199a <PWM_SetChannelPulse+0x13a>
        case PWM_7_CYLINDER_4_OUT:
            __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, pulse_width);
 8001902:	4b2a      	ldr	r3, [pc, #168]	@ (80019ac <PWM_SetChannelPulse+0x14c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	88ba      	ldrh	r2, [r7, #4]
 8001908:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 800190a:	e046      	b.n	800199a <PWM_SetChannelPulse+0x13a>
        case PWM_8_CYLINDER_4_IN:
            __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse_width);
 800190c:	4b27      	ldr	r3, [pc, #156]	@ (80019ac <PWM_SetChannelPulse+0x14c>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	88ba      	ldrh	r2, [r7, #4]
 8001912:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8001914:	e041      	b.n	800199a <PWM_SetChannelPulse+0x13a>
        case PWM_15_OUTRIGGER_BACK_UP:
            __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, pulse_width);
 8001916:	4b25      	ldr	r3, [pc, #148]	@ (80019ac <PWM_SetChannelPulse+0x14c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	88ba      	ldrh	r2, [r7, #4]
 800191c:	641a      	str	r2, [r3, #64]	@ 0x40
            break;
 800191e:	e03c      	b.n	800199a <PWM_SetChannelPulse+0x13a>

        // TIM3 channels
        case PWM_4_CYLINDER_2_IN:
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pulse_width);
 8001920:	4b23      	ldr	r3, [pc, #140]	@ (80019b0 <PWM_SetChannelPulse+0x150>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	88ba      	ldrh	r2, [r7, #4]
 8001926:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8001928:	e037      	b.n	800199a <PWM_SetChannelPulse+0x13a>
        case PWM_6_CYLINDER_3_IN:
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pulse_width);
 800192a:	4b21      	ldr	r3, [pc, #132]	@ (80019b0 <PWM_SetChannelPulse+0x150>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	88ba      	ldrh	r2, [r7, #4]
 8001930:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 8001932:	e032      	b.n	800199a <PWM_SetChannelPulse+0x13a>
        case PWM_9_TOOL_1:
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, pulse_width);
 8001934:	4b1e      	ldr	r3, [pc, #120]	@ (80019b0 <PWM_SetChannelPulse+0x150>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	88ba      	ldrh	r2, [r7, #4]
 800193a:	641a      	str	r2, [r3, #64]	@ 0x40
            break;
 800193c:	e02d      	b.n	800199a <PWM_SetChannelPulse+0x13a>
        case PWM_14_OUTRIGGER_FRONT_DOWN:
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pulse_width);
 800193e:	4b1c      	ldr	r3, [pc, #112]	@ (80019b0 <PWM_SetChannelPulse+0x150>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	88ba      	ldrh	r2, [r7, #4]
 8001944:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8001946:	e028      	b.n	800199a <PWM_SetChannelPulse+0x13a>

        // TIM4 channels
        case PWM_11_SLEW_CW:
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, pulse_width);
 8001948:	4b1a      	ldr	r3, [pc, #104]	@ (80019b4 <PWM_SetChannelPulse+0x154>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	88ba      	ldrh	r2, [r7, #4]
 800194e:	641a      	str	r2, [r3, #64]	@ 0x40
            break;
 8001950:	e023      	b.n	800199a <PWM_SetChannelPulse+0x13a>
        case PWM_12_SLEW_CCW:
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, pulse_width);
 8001952:	4b18      	ldr	r3, [pc, #96]	@ (80019b4 <PWM_SetChannelPulse+0x154>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	88ba      	ldrh	r2, [r7, #4]
 8001958:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 800195a:	e01e      	b.n	800199a <PWM_SetChannelPulse+0x13a>
        case PWM_13_OUTRIGGER_FRONT_UP:
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, pulse_width);
 800195c:	4b15      	ldr	r3, [pc, #84]	@ (80019b4 <PWM_SetChannelPulse+0x154>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	88ba      	ldrh	r2, [r7, #4]
 8001962:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8001964:	e019      	b.n	800199a <PWM_SetChannelPulse+0x13a>
        case PWM_19_TRACK_LEFT_FORWARD:
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, pulse_width);
 8001966:	4b13      	ldr	r3, [pc, #76]	@ (80019b4 <PWM_SetChannelPulse+0x154>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	88ba      	ldrh	r2, [r7, #4]
 800196c:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 800196e:	e014      	b.n	800199a <PWM_SetChannelPulse+0x13a>

        // TIM1 channels
        case PWM_16_OUTRIGGER_BACK_DOWN:
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse_width);
 8001970:	4b11      	ldr	r3, [pc, #68]	@ (80019b8 <PWM_SetChannelPulse+0x158>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	88ba      	ldrh	r2, [r7, #4]
 8001976:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8001978:	e00f      	b.n	800199a <PWM_SetChannelPulse+0x13a>
        case PWM_17_TRACK_RIGHT_FORWARD:
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse_width);
 800197a:	4b0f      	ldr	r3, [pc, #60]	@ (80019b8 <PWM_SetChannelPulse+0x158>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	88ba      	ldrh	r2, [r7, #4]
 8001980:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8001982:	e00a      	b.n	800199a <PWM_SetChannelPulse+0x13a>
        case PWM_18_TRACK_RIGHT_BACKWARD:
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pulse_width);
 8001984:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <PWM_SetChannelPulse+0x158>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	88ba      	ldrh	r2, [r7, #4]
 800198a:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 800198c:	e005      	b.n	800199a <PWM_SetChannelPulse+0x13a>
        case PWM_20_TRACK_LEFT_BACKWARD:
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pulse_width);
 800198e:	4b0a      	ldr	r3, [pc, #40]	@ (80019b8 <PWM_SetChannelPulse+0x158>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	88ba      	ldrh	r2, [r7, #4]
 8001994:	641a      	str	r2, [r3, #64]	@ 0x40
            break;
 8001996:	e000      	b.n	800199a <PWM_SetChannelPulse+0x13a>

        default:
            break;
 8001998:	bf00      	nop
    }
}
 800199a:	bf00      	nop
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	20000394 	.word	0x20000394
 80019ac:	200002bc 	.word	0x200002bc
 80019b0:	20000304 	.word	0x20000304
 80019b4:	2000034c 	.word	0x2000034c
 80019b8:	20000274 	.word	0x20000274

080019bc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80019c0:	4b17      	ldr	r3, [pc, #92]	@ (8001a20 <MX_SPI1_Init+0x64>)
 80019c2:	4a18      	ldr	r2, [pc, #96]	@ (8001a24 <MX_SPI1_Init+0x68>)
 80019c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019c6:	4b16      	ldr	r3, [pc, #88]	@ (8001a20 <MX_SPI1_Init+0x64>)
 80019c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80019cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019ce:	4b14      	ldr	r3, [pc, #80]	@ (8001a20 <MX_SPI1_Init+0x64>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019d4:	4b12      	ldr	r3, [pc, #72]	@ (8001a20 <MX_SPI1_Init+0x64>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019da:	4b11      	ldr	r3, [pc, #68]	@ (8001a20 <MX_SPI1_Init+0x64>)
 80019dc:	2200      	movs	r2, #0
 80019de:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001a20 <MX_SPI1_Init+0x64>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a20 <MX_SPI1_Init+0x64>)
 80019e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019ec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001a20 <MX_SPI1_Init+0x64>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001a20 <MX_SPI1_Init+0x64>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019fa:	4b09      	ldr	r3, [pc, #36]	@ (8001a20 <MX_SPI1_Init+0x64>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a00:	4b07      	ldr	r3, [pc, #28]	@ (8001a20 <MX_SPI1_Init+0x64>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a06:	4b06      	ldr	r3, [pc, #24]	@ (8001a20 <MX_SPI1_Init+0x64>)
 8001a08:	220a      	movs	r2, #10
 8001a0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a0c:	4804      	ldr	r0, [pc, #16]	@ (8001a20 <MX_SPI1_Init+0x64>)
 8001a0e:	f003 faa9 	bl	8004f64 <HAL_SPI_Init>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a18:	f7ff fc5a 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a1c:	bf00      	nop
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	2000021c 	.word	0x2000021c
 8001a24:	40013000 	.word	0x40013000

08001a28 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b08a      	sub	sp, #40	@ 0x28
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a30:	f107 0314 	add.w	r3, r7, #20
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	605a      	str	r2, [r3, #4]
 8001a3a:	609a      	str	r2, [r3, #8]
 8001a3c:	60da      	str	r2, [r3, #12]
 8001a3e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a19      	ldr	r2, [pc, #100]	@ (8001aac <HAL_SPI_MspInit+0x84>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d12b      	bne.n	8001aa2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	613b      	str	r3, [r7, #16]
 8001a4e:	4b18      	ldr	r3, [pc, #96]	@ (8001ab0 <HAL_SPI_MspInit+0x88>)
 8001a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a52:	4a17      	ldr	r2, [pc, #92]	@ (8001ab0 <HAL_SPI_MspInit+0x88>)
 8001a54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a5a:	4b15      	ldr	r3, [pc, #84]	@ (8001ab0 <HAL_SPI_MspInit+0x88>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a62:	613b      	str	r3, [r7, #16]
 8001a64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	60fb      	str	r3, [r7, #12]
 8001a6a:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <HAL_SPI_MspInit+0x88>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	4a10      	ldr	r2, [pc, #64]	@ (8001ab0 <HAL_SPI_MspInit+0x88>)
 8001a70:	f043 0301 	orr.w	r3, r3, #1
 8001a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a76:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab0 <HAL_SPI_MspInit+0x88>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	f003 0301 	and.w	r3, r3, #1
 8001a7e:	60fb      	str	r3, [r7, #12]
 8001a80:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001a82:	23e0      	movs	r3, #224	@ 0xe0
 8001a84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a86:	2302      	movs	r3, #2
 8001a88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a92:	2305      	movs	r3, #5
 8001a94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a96:	f107 0314 	add.w	r3, r7, #20
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	4805      	ldr	r0, [pc, #20]	@ (8001ab4 <HAL_SPI_MspInit+0x8c>)
 8001a9e:	f000 fbdf 	bl	8002260 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001aa2:	bf00      	nop
 8001aa4:	3728      	adds	r7, #40	@ 0x28
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40013000 	.word	0x40013000
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	40020000 	.word	0x40020000

08001ab8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	607b      	str	r3, [r7, #4]
 8001ac2:	4b10      	ldr	r3, [pc, #64]	@ (8001b04 <HAL_MspInit+0x4c>)
 8001ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ac6:	4a0f      	ldr	r2, [pc, #60]	@ (8001b04 <HAL_MspInit+0x4c>)
 8001ac8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001acc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ace:	4b0d      	ldr	r3, [pc, #52]	@ (8001b04 <HAL_MspInit+0x4c>)
 8001ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ad2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	603b      	str	r3, [r7, #0]
 8001ade:	4b09      	ldr	r3, [pc, #36]	@ (8001b04 <HAL_MspInit+0x4c>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae2:	4a08      	ldr	r2, [pc, #32]	@ (8001b04 <HAL_MspInit+0x4c>)
 8001ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ae8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aea:	4b06      	ldr	r3, [pc, #24]	@ (8001b04 <HAL_MspInit+0x4c>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001af2:	603b      	str	r3, [r7, #0]
 8001af4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001af6:	2007      	movs	r0, #7
 8001af8:	f000 fade 	bl	80020b8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001afc:	bf00      	nop
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40023800 	.word	0x40023800

08001b08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b0c:	bf00      	nop
 8001b0e:	e7fd      	b.n	8001b0c <NMI_Handler+0x4>

08001b10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b14:	bf00      	nop
 8001b16:	e7fd      	b.n	8001b14 <HardFault_Handler+0x4>

08001b18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b1c:	bf00      	nop
 8001b1e:	e7fd      	b.n	8001b1c <MemManage_Handler+0x4>

08001b20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b24:	bf00      	nop
 8001b26:	e7fd      	b.n	8001b24 <BusFault_Handler+0x4>

08001b28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b2c:	bf00      	nop
 8001b2e:	e7fd      	b.n	8001b2c <UsageFault_Handler+0x4>

08001b30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b34:	bf00      	nop
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr

08001b3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b42:	bf00      	nop
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b50:	bf00      	nop
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr

08001b5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b5a:	b580      	push	{r7, lr}
 8001b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b5e:	f000 f997 	bl	8001e90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
	...

08001b68 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b6c:	4802      	ldr	r0, [pc, #8]	@ (8001b78 <USART1_IRQHandler+0x10>)
 8001b6e:	f004 f831 	bl	8005bd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	200003dc 	.word	0x200003dc

08001b7c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001b80:	4802      	ldr	r0, [pc, #8]	@ (8001b8c <OTG_FS_IRQHandler+0x10>)
 8001b82:	f001 fb07 	bl	8003194 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	20001908 	.word	0x20001908

08001b90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b94:	4b06      	ldr	r3, [pc, #24]	@ (8001bb0 <SystemInit+0x20>)
 8001b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b9a:	4a05      	ldr	r2, [pc, #20]	@ (8001bb0 <SystemInit+0x20>)
 8001b9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ba0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ba4:	bf00      	nop
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim8);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b089      	sub	sp, #36	@ 0x24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a33      	ldr	r2, [pc, #204]	@ (8001c90 <HAL_TIM_Base_MspInit+0xdc>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d10e      	bne.n	8001be4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
 8001bca:	4b32      	ldr	r3, [pc, #200]	@ (8001c94 <HAL_TIM_Base_MspInit+0xe0>)
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bce:	4a31      	ldr	r2, [pc, #196]	@ (8001c94 <HAL_TIM_Base_MspInit+0xe0>)
 8001bd0:	f043 0301 	orr.w	r3, r3, #1
 8001bd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bd6:	4b2f      	ldr	r3, [pc, #188]	@ (8001c94 <HAL_TIM_Base_MspInit+0xe0>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	61fb      	str	r3, [r7, #28]
 8001be0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001be2:	e04e      	b.n	8001c82 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM2)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bec:	d10e      	bne.n	8001c0c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	61bb      	str	r3, [r7, #24]
 8001bf2:	4b28      	ldr	r3, [pc, #160]	@ (8001c94 <HAL_TIM_Base_MspInit+0xe0>)
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf6:	4a27      	ldr	r2, [pc, #156]	@ (8001c94 <HAL_TIM_Base_MspInit+0xe0>)
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bfe:	4b25      	ldr	r3, [pc, #148]	@ (8001c94 <HAL_TIM_Base_MspInit+0xe0>)
 8001c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	61bb      	str	r3, [r7, #24]
 8001c08:	69bb      	ldr	r3, [r7, #24]
}
 8001c0a:	e03a      	b.n	8001c82 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM3)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a21      	ldr	r2, [pc, #132]	@ (8001c98 <HAL_TIM_Base_MspInit+0xe4>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d10e      	bne.n	8001c34 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c16:	2300      	movs	r3, #0
 8001c18:	617b      	str	r3, [r7, #20]
 8001c1a:	4b1e      	ldr	r3, [pc, #120]	@ (8001c94 <HAL_TIM_Base_MspInit+0xe0>)
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1e:	4a1d      	ldr	r2, [pc, #116]	@ (8001c94 <HAL_TIM_Base_MspInit+0xe0>)
 8001c20:	f043 0302 	orr.w	r3, r3, #2
 8001c24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c26:	4b1b      	ldr	r3, [pc, #108]	@ (8001c94 <HAL_TIM_Base_MspInit+0xe0>)
 8001c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	617b      	str	r3, [r7, #20]
 8001c30:	697b      	ldr	r3, [r7, #20]
}
 8001c32:	e026      	b.n	8001c82 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM4)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a18      	ldr	r2, [pc, #96]	@ (8001c9c <HAL_TIM_Base_MspInit+0xe8>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d10e      	bne.n	8001c5c <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c3e:	2300      	movs	r3, #0
 8001c40:	613b      	str	r3, [r7, #16]
 8001c42:	4b14      	ldr	r3, [pc, #80]	@ (8001c94 <HAL_TIM_Base_MspInit+0xe0>)
 8001c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c46:	4a13      	ldr	r2, [pc, #76]	@ (8001c94 <HAL_TIM_Base_MspInit+0xe0>)
 8001c48:	f043 0304 	orr.w	r3, r3, #4
 8001c4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c4e:	4b11      	ldr	r3, [pc, #68]	@ (8001c94 <HAL_TIM_Base_MspInit+0xe0>)
 8001c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c52:	f003 0304 	and.w	r3, r3, #4
 8001c56:	613b      	str	r3, [r7, #16]
 8001c58:	693b      	ldr	r3, [r7, #16]
}
 8001c5a:	e012      	b.n	8001c82 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM8)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a0f      	ldr	r2, [pc, #60]	@ (8001ca0 <HAL_TIM_Base_MspInit+0xec>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d10d      	bne.n	8001c82 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c94 <HAL_TIM_Base_MspInit+0xe0>)
 8001c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c6e:	4a09      	ldr	r2, [pc, #36]	@ (8001c94 <HAL_TIM_Base_MspInit+0xe0>)
 8001c70:	f043 0302 	orr.w	r3, r3, #2
 8001c74:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c76:	4b07      	ldr	r3, [pc, #28]	@ (8001c94 <HAL_TIM_Base_MspInit+0xe0>)
 8001c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
}
 8001c82:	bf00      	nop
 8001c84:	3724      	adds	r7, #36	@ 0x24
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	40010000 	.word	0x40010000
 8001c94:	40023800 	.word	0x40023800
 8001c98:	40000400 	.word	0x40000400
 8001c9c:	40000800 	.word	0x40000800
 8001ca0:	40010400 	.word	0x40010400

08001ca4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ca8:	4b11      	ldr	r3, [pc, #68]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001caa:	4a12      	ldr	r2, [pc, #72]	@ (8001cf4 <MX_USART1_UART_Init+0x50>)
 8001cac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001cae:	4b10      	ldr	r3, [pc, #64]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cb0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001cb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cc8:	4b09      	ldr	r3, [pc, #36]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cca:	220c      	movs	r2, #12
 8001ccc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cce:	4b08      	ldr	r3, [pc, #32]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cd4:	4b06      	ldr	r3, [pc, #24]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cda:	4805      	ldr	r0, [pc, #20]	@ (8001cf0 <MX_USART1_UART_Init+0x4c>)
 8001cdc:	f003 fe79 	bl	80059d2 <HAL_UART_Init>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ce6:	f7ff faf3 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	200003dc 	.word	0x200003dc
 8001cf4:	40011000 	.word	0x40011000

08001cf8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08a      	sub	sp, #40	@ 0x28
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d00:	f107 0314 	add.w	r3, r7, #20
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	605a      	str	r2, [r3, #4]
 8001d0a:	609a      	str	r2, [r3, #8]
 8001d0c:	60da      	str	r2, [r3, #12]
 8001d0e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a1d      	ldr	r2, [pc, #116]	@ (8001d8c <HAL_UART_MspInit+0x94>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d133      	bne.n	8001d82 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	613b      	str	r3, [r7, #16]
 8001d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d90 <HAL_UART_MspInit+0x98>)
 8001d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d22:	4a1b      	ldr	r2, [pc, #108]	@ (8001d90 <HAL_UART_MspInit+0x98>)
 8001d24:	f043 0310 	orr.w	r3, r3, #16
 8001d28:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d2a:	4b19      	ldr	r3, [pc, #100]	@ (8001d90 <HAL_UART_MspInit+0x98>)
 8001d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2e:	f003 0310 	and.w	r3, r3, #16
 8001d32:	613b      	str	r3, [r7, #16]
 8001d34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	4b15      	ldr	r3, [pc, #84]	@ (8001d90 <HAL_UART_MspInit+0x98>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3e:	4a14      	ldr	r2, [pc, #80]	@ (8001d90 <HAL_UART_MspInit+0x98>)
 8001d40:	f043 0302 	orr.w	r3, r3, #2
 8001d44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d46:	4b12      	ldr	r3, [pc, #72]	@ (8001d90 <HAL_UART_MspInit+0x98>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d52:	23c0      	movs	r3, #192	@ 0xc0
 8001d54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d56:	2302      	movs	r3, #2
 8001d58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d62:	2307      	movs	r3, #7
 8001d64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d66:	f107 0314 	add.w	r3, r7, #20
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4809      	ldr	r0, [pc, #36]	@ (8001d94 <HAL_UART_MspInit+0x9c>)
 8001d6e:	f000 fa77 	bl	8002260 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001d72:	2200      	movs	r2, #0
 8001d74:	2100      	movs	r1, #0
 8001d76:	2025      	movs	r0, #37	@ 0x25
 8001d78:	f000 f9a9 	bl	80020ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d7c:	2025      	movs	r0, #37	@ 0x25
 8001d7e:	f000 f9c2 	bl	8002106 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001d82:	bf00      	nop
 8001d84:	3728      	adds	r7, #40	@ 0x28
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40011000 	.word	0x40011000
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40020400 	.word	0x40020400

08001d98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001d98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dd0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d9c:	f7ff fef8 	bl	8001b90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001da0:	480c      	ldr	r0, [pc, #48]	@ (8001dd4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001da2:	490d      	ldr	r1, [pc, #52]	@ (8001dd8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001da4:	4a0d      	ldr	r2, [pc, #52]	@ (8001ddc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001da6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001da8:	e002      	b.n	8001db0 <LoopCopyDataInit>

08001daa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001daa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dae:	3304      	adds	r3, #4

08001db0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001db0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001db2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001db4:	d3f9      	bcc.n	8001daa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001db6:	4a0a      	ldr	r2, [pc, #40]	@ (8001de0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001db8:	4c0a      	ldr	r4, [pc, #40]	@ (8001de4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dbc:	e001      	b.n	8001dc2 <LoopFillZerobss>

08001dbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dc0:	3204      	adds	r2, #4

08001dc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dc4:	d3fb      	bcc.n	8001dbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dc6:	f008 ff03 	bl	800abd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dca:	f7ff f87d 	bl	8000ec8 <main>
  bx  lr    
 8001dce:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001dd0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001dd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dd8:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8001ddc:	0800b788 	.word	0x0800b788
  ldr r2, =_sbss
 8001de0:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8001de4:	20002158 	.word	0x20002158

08001de8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001de8:	e7fe      	b.n	8001de8 <ADC_IRQHandler>
	...

08001dec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001df0:	4b0e      	ldr	r3, [pc, #56]	@ (8001e2c <HAL_Init+0x40>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a0d      	ldr	r2, [pc, #52]	@ (8001e2c <HAL_Init+0x40>)
 8001df6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dfa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8001e2c <HAL_Init+0x40>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a0a      	ldr	r2, [pc, #40]	@ (8001e2c <HAL_Init+0x40>)
 8001e02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e08:	4b08      	ldr	r3, [pc, #32]	@ (8001e2c <HAL_Init+0x40>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a07      	ldr	r2, [pc, #28]	@ (8001e2c <HAL_Init+0x40>)
 8001e0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e14:	2003      	movs	r0, #3
 8001e16:	f000 f94f 	bl	80020b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e1a:	2000      	movs	r0, #0
 8001e1c:	f000 f808 	bl	8001e30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e20:	f7ff fe4a 	bl	8001ab8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e24:	2300      	movs	r3, #0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	40023c00 	.word	0x40023c00

08001e30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e38:	4b12      	ldr	r3, [pc, #72]	@ (8001e84 <HAL_InitTick+0x54>)
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	4b12      	ldr	r3, [pc, #72]	@ (8001e88 <HAL_InitTick+0x58>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	4619      	mov	r1, r3
 8001e42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e46:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f000 f967 	bl	8002122 <HAL_SYSTICK_Config>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e00e      	b.n	8001e7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2b0f      	cmp	r3, #15
 8001e62:	d80a      	bhi.n	8001e7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e64:	2200      	movs	r2, #0
 8001e66:	6879      	ldr	r1, [r7, #4]
 8001e68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e6c:	f000 f92f 	bl	80020ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e70:	4a06      	ldr	r2, [pc, #24]	@ (8001e8c <HAL_InitTick+0x5c>)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e76:	2300      	movs	r3, #0
 8001e78:	e000      	b.n	8001e7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	20000000 	.word	0x20000000
 8001e88:	20000008 	.word	0x20000008
 8001e8c:	20000004 	.word	0x20000004

08001e90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e94:	4b06      	ldr	r3, [pc, #24]	@ (8001eb0 <HAL_IncTick+0x20>)
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4b06      	ldr	r3, [pc, #24]	@ (8001eb4 <HAL_IncTick+0x24>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	4a04      	ldr	r2, [pc, #16]	@ (8001eb4 <HAL_IncTick+0x24>)
 8001ea2:	6013      	str	r3, [r2, #0]
}
 8001ea4:	bf00      	nop
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	20000008 	.word	0x20000008
 8001eb4:	20000424 	.word	0x20000424

08001eb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  return uwTick;
 8001ebc:	4b03      	ldr	r3, [pc, #12]	@ (8001ecc <HAL_GetTick+0x14>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	20000424 	.word	0x20000424

08001ed0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ed8:	f7ff ffee 	bl	8001eb8 <HAL_GetTick>
 8001edc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ee8:	d005      	beq.n	8001ef6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eea:	4b0a      	ldr	r3, [pc, #40]	@ (8001f14 <HAL_Delay+0x44>)
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	461a      	mov	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ef6:	bf00      	nop
 8001ef8:	f7ff ffde 	bl	8001eb8 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d8f7      	bhi.n	8001ef8 <HAL_Delay+0x28>
  {
  }
}
 8001f08:	bf00      	nop
 8001f0a:	bf00      	nop
 8001f0c:	3710      	adds	r7, #16
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	20000008 	.word	0x20000008

08001f18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f003 0307 	and.w	r3, r3, #7
 8001f26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f28:	4b0c      	ldr	r3, [pc, #48]	@ (8001f5c <__NVIC_SetPriorityGrouping+0x44>)
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f2e:	68ba      	ldr	r2, [r7, #8]
 8001f30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f34:	4013      	ands	r3, r2
 8001f36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f4a:	4a04      	ldr	r2, [pc, #16]	@ (8001f5c <__NVIC_SetPriorityGrouping+0x44>)
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	60d3      	str	r3, [r2, #12]
}
 8001f50:	bf00      	nop
 8001f52:	3714      	adds	r7, #20
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr
 8001f5c:	e000ed00 	.word	0xe000ed00

08001f60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f64:	4b04      	ldr	r3, [pc, #16]	@ (8001f78 <__NVIC_GetPriorityGrouping+0x18>)
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	0a1b      	lsrs	r3, r3, #8
 8001f6a:	f003 0307 	and.w	r3, r3, #7
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	e000ed00 	.word	0xe000ed00

08001f7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	4603      	mov	r3, r0
 8001f84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	db0b      	blt.n	8001fa6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f8e:	79fb      	ldrb	r3, [r7, #7]
 8001f90:	f003 021f 	and.w	r2, r3, #31
 8001f94:	4907      	ldr	r1, [pc, #28]	@ (8001fb4 <__NVIC_EnableIRQ+0x38>)
 8001f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9a:	095b      	lsrs	r3, r3, #5
 8001f9c:	2001      	movs	r0, #1
 8001f9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fa6:	bf00      	nop
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	e000e100 	.word	0xe000e100

08001fb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	6039      	str	r1, [r7, #0]
 8001fc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	db0a      	blt.n	8001fe2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	490c      	ldr	r1, [pc, #48]	@ (8002004 <__NVIC_SetPriority+0x4c>)
 8001fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd6:	0112      	lsls	r2, r2, #4
 8001fd8:	b2d2      	uxtb	r2, r2
 8001fda:	440b      	add	r3, r1
 8001fdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fe0:	e00a      	b.n	8001ff8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	b2da      	uxtb	r2, r3
 8001fe6:	4908      	ldr	r1, [pc, #32]	@ (8002008 <__NVIC_SetPriority+0x50>)
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
 8001fea:	f003 030f 	and.w	r3, r3, #15
 8001fee:	3b04      	subs	r3, #4
 8001ff0:	0112      	lsls	r2, r2, #4
 8001ff2:	b2d2      	uxtb	r2, r2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	761a      	strb	r2, [r3, #24]
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	e000e100 	.word	0xe000e100
 8002008:	e000ed00 	.word	0xe000ed00

0800200c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800200c:	b480      	push	{r7}
 800200e:	b089      	sub	sp, #36	@ 0x24
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f003 0307 	and.w	r3, r3, #7
 800201e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	f1c3 0307 	rsb	r3, r3, #7
 8002026:	2b04      	cmp	r3, #4
 8002028:	bf28      	it	cs
 800202a:	2304      	movcs	r3, #4
 800202c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	3304      	adds	r3, #4
 8002032:	2b06      	cmp	r3, #6
 8002034:	d902      	bls.n	800203c <NVIC_EncodePriority+0x30>
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	3b03      	subs	r3, #3
 800203a:	e000      	b.n	800203e <NVIC_EncodePriority+0x32>
 800203c:	2300      	movs	r3, #0
 800203e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002040:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002044:	69bb      	ldr	r3, [r7, #24]
 8002046:	fa02 f303 	lsl.w	r3, r2, r3
 800204a:	43da      	mvns	r2, r3
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	401a      	ands	r2, r3
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002054:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	fa01 f303 	lsl.w	r3, r1, r3
 800205e:	43d9      	mvns	r1, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002064:	4313      	orrs	r3, r2
         );
}
 8002066:	4618      	mov	r0, r3
 8002068:	3724      	adds	r7, #36	@ 0x24
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
	...

08002074 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	3b01      	subs	r3, #1
 8002080:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002084:	d301      	bcc.n	800208a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002086:	2301      	movs	r3, #1
 8002088:	e00f      	b.n	80020aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800208a:	4a0a      	ldr	r2, [pc, #40]	@ (80020b4 <SysTick_Config+0x40>)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3b01      	subs	r3, #1
 8002090:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002092:	210f      	movs	r1, #15
 8002094:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002098:	f7ff ff8e 	bl	8001fb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800209c:	4b05      	ldr	r3, [pc, #20]	@ (80020b4 <SysTick_Config+0x40>)
 800209e:	2200      	movs	r2, #0
 80020a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020a2:	4b04      	ldr	r3, [pc, #16]	@ (80020b4 <SysTick_Config+0x40>)
 80020a4:	2207      	movs	r2, #7
 80020a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	e000e010 	.word	0xe000e010

080020b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f7ff ff29 	bl	8001f18 <__NVIC_SetPriorityGrouping>
}
 80020c6:	bf00      	nop
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b086      	sub	sp, #24
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	4603      	mov	r3, r0
 80020d6:	60b9      	str	r1, [r7, #8]
 80020d8:	607a      	str	r2, [r7, #4]
 80020da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020dc:	2300      	movs	r3, #0
 80020de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020e0:	f7ff ff3e 	bl	8001f60 <__NVIC_GetPriorityGrouping>
 80020e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	68b9      	ldr	r1, [r7, #8]
 80020ea:	6978      	ldr	r0, [r7, #20]
 80020ec:	f7ff ff8e 	bl	800200c <NVIC_EncodePriority>
 80020f0:	4602      	mov	r2, r0
 80020f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020f6:	4611      	mov	r1, r2
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7ff ff5d 	bl	8001fb8 <__NVIC_SetPriority>
}
 80020fe:	bf00      	nop
 8002100:	3718      	adds	r7, #24
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002106:	b580      	push	{r7, lr}
 8002108:	b082      	sub	sp, #8
 800210a:	af00      	add	r7, sp, #0
 800210c:	4603      	mov	r3, r0
 800210e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff ff31 	bl	8001f7c <__NVIC_EnableIRQ>
}
 800211a:	bf00      	nop
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002122:	b580      	push	{r7, lr}
 8002124:	b082      	sub	sp, #8
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f7ff ffa2 	bl	8002074 <SysTick_Config>
 8002130:	4603      	mov	r3, r0
}
 8002132:	4618      	mov	r0, r3
 8002134:	3708      	adds	r7, #8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800213a:	b580      	push	{r7, lr}
 800213c:	b084      	sub	sp, #16
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002146:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002148:	f7ff feb6 	bl	8001eb8 <HAL_GetTick>
 800214c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b02      	cmp	r3, #2
 8002158:	d008      	beq.n	800216c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2280      	movs	r2, #128	@ 0x80
 800215e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e052      	b.n	8002212 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f022 0216 	bic.w	r2, r2, #22
 800217a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	695a      	ldr	r2, [r3, #20]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800218a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002190:	2b00      	cmp	r3, #0
 8002192:	d103      	bne.n	800219c <HAL_DMA_Abort+0x62>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002198:	2b00      	cmp	r3, #0
 800219a:	d007      	beq.n	80021ac <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f022 0208 	bic.w	r2, r2, #8
 80021aa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f022 0201 	bic.w	r2, r2, #1
 80021ba:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021bc:	e013      	b.n	80021e6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80021be:	f7ff fe7b 	bl	8001eb8 <HAL_GetTick>
 80021c2:	4602      	mov	r2, r0
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	2b05      	cmp	r3, #5
 80021ca:	d90c      	bls.n	80021e6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2220      	movs	r2, #32
 80021d0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2203      	movs	r2, #3
 80021d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e015      	b.n	8002212 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0301 	and.w	r3, r3, #1
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d1e4      	bne.n	80021be <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021f8:	223f      	movs	r2, #63	@ 0x3f
 80021fa:	409a      	lsls	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2201      	movs	r2, #1
 8002204:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2200      	movs	r2, #0
 800220c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800221a:	b480      	push	{r7}
 800221c:	b083      	sub	sp, #12
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b02      	cmp	r3, #2
 800222c:	d004      	beq.n	8002238 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2280      	movs	r2, #128	@ 0x80
 8002232:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e00c      	b.n	8002252 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2205      	movs	r2, #5
 800223c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f022 0201 	bic.w	r2, r2, #1
 800224e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002250:	2300      	movs	r3, #0
}
 8002252:	4618      	mov	r0, r3
 8002254:	370c      	adds	r7, #12
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
	...

08002260 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002260:	b480      	push	{r7}
 8002262:	b089      	sub	sp, #36	@ 0x24
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800226a:	2300      	movs	r3, #0
 800226c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800226e:	2300      	movs	r3, #0
 8002270:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002272:	2300      	movs	r3, #0
 8002274:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
 800227a:	e16b      	b.n	8002554 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800227c:	2201      	movs	r2, #1
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	697a      	ldr	r2, [r7, #20]
 800228c:	4013      	ands	r3, r2
 800228e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	429a      	cmp	r2, r3
 8002296:	f040 815a 	bne.w	800254e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f003 0303 	and.w	r3, r3, #3
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d005      	beq.n	80022b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d130      	bne.n	8002314 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	2203      	movs	r2, #3
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	43db      	mvns	r3, r3
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	4013      	ands	r3, r2
 80022c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	68da      	ldr	r2, [r3, #12]
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	fa02 f303 	lsl.w	r3, r2, r3
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	4313      	orrs	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022e8:	2201      	movs	r2, #1
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4013      	ands	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	091b      	lsrs	r3, r3, #4
 80022fe:	f003 0201 	and.w	r2, r3, #1
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4313      	orrs	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f003 0303 	and.w	r3, r3, #3
 800231c:	2b03      	cmp	r3, #3
 800231e:	d017      	beq.n	8002350 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	2203      	movs	r2, #3
 800232c:	fa02 f303 	lsl.w	r3, r2, r3
 8002330:	43db      	mvns	r3, r3
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4013      	ands	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	4313      	orrs	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f003 0303 	and.w	r3, r3, #3
 8002358:	2b02      	cmp	r3, #2
 800235a:	d123      	bne.n	80023a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	08da      	lsrs	r2, r3, #3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	3208      	adds	r2, #8
 8002364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002368:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	f003 0307 	and.w	r3, r3, #7
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	220f      	movs	r2, #15
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	43db      	mvns	r3, r3
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	4013      	ands	r3, r2
 800237e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	691a      	ldr	r2, [r3, #16]
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	f003 0307 	and.w	r3, r3, #7
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	4313      	orrs	r3, r2
 8002394:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	08da      	lsrs	r2, r3, #3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	3208      	adds	r2, #8
 800239e:	69b9      	ldr	r1, [r7, #24]
 80023a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	2203      	movs	r2, #3
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	43db      	mvns	r3, r3
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	4013      	ands	r3, r2
 80023ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f003 0203 	and.w	r2, r3, #3
 80023c4:	69fb      	ldr	r3, [r7, #28]
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	f000 80b4 	beq.w	800254e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023e6:	2300      	movs	r3, #0
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	4b60      	ldr	r3, [pc, #384]	@ (800256c <HAL_GPIO_Init+0x30c>)
 80023ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ee:	4a5f      	ldr	r2, [pc, #380]	@ (800256c <HAL_GPIO_Init+0x30c>)
 80023f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80023f6:	4b5d      	ldr	r3, [pc, #372]	@ (800256c <HAL_GPIO_Init+0x30c>)
 80023f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023fe:	60fb      	str	r3, [r7, #12]
 8002400:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002402:	4a5b      	ldr	r2, [pc, #364]	@ (8002570 <HAL_GPIO_Init+0x310>)
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	089b      	lsrs	r3, r3, #2
 8002408:	3302      	adds	r3, #2
 800240a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800240e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	f003 0303 	and.w	r3, r3, #3
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	220f      	movs	r2, #15
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
 800241e:	43db      	mvns	r3, r3
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	4013      	ands	r3, r2
 8002424:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a52      	ldr	r2, [pc, #328]	@ (8002574 <HAL_GPIO_Init+0x314>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d02b      	beq.n	8002486 <HAL_GPIO_Init+0x226>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a51      	ldr	r2, [pc, #324]	@ (8002578 <HAL_GPIO_Init+0x318>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d025      	beq.n	8002482 <HAL_GPIO_Init+0x222>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a50      	ldr	r2, [pc, #320]	@ (800257c <HAL_GPIO_Init+0x31c>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d01f      	beq.n	800247e <HAL_GPIO_Init+0x21e>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a4f      	ldr	r2, [pc, #316]	@ (8002580 <HAL_GPIO_Init+0x320>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d019      	beq.n	800247a <HAL_GPIO_Init+0x21a>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a4e      	ldr	r2, [pc, #312]	@ (8002584 <HAL_GPIO_Init+0x324>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d013      	beq.n	8002476 <HAL_GPIO_Init+0x216>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a4d      	ldr	r2, [pc, #308]	@ (8002588 <HAL_GPIO_Init+0x328>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d00d      	beq.n	8002472 <HAL_GPIO_Init+0x212>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a4c      	ldr	r2, [pc, #304]	@ (800258c <HAL_GPIO_Init+0x32c>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d007      	beq.n	800246e <HAL_GPIO_Init+0x20e>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a4b      	ldr	r2, [pc, #300]	@ (8002590 <HAL_GPIO_Init+0x330>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d101      	bne.n	800246a <HAL_GPIO_Init+0x20a>
 8002466:	2307      	movs	r3, #7
 8002468:	e00e      	b.n	8002488 <HAL_GPIO_Init+0x228>
 800246a:	2308      	movs	r3, #8
 800246c:	e00c      	b.n	8002488 <HAL_GPIO_Init+0x228>
 800246e:	2306      	movs	r3, #6
 8002470:	e00a      	b.n	8002488 <HAL_GPIO_Init+0x228>
 8002472:	2305      	movs	r3, #5
 8002474:	e008      	b.n	8002488 <HAL_GPIO_Init+0x228>
 8002476:	2304      	movs	r3, #4
 8002478:	e006      	b.n	8002488 <HAL_GPIO_Init+0x228>
 800247a:	2303      	movs	r3, #3
 800247c:	e004      	b.n	8002488 <HAL_GPIO_Init+0x228>
 800247e:	2302      	movs	r3, #2
 8002480:	e002      	b.n	8002488 <HAL_GPIO_Init+0x228>
 8002482:	2301      	movs	r3, #1
 8002484:	e000      	b.n	8002488 <HAL_GPIO_Init+0x228>
 8002486:	2300      	movs	r3, #0
 8002488:	69fa      	ldr	r2, [r7, #28]
 800248a:	f002 0203 	and.w	r2, r2, #3
 800248e:	0092      	lsls	r2, r2, #2
 8002490:	4093      	lsls	r3, r2
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002498:	4935      	ldr	r1, [pc, #212]	@ (8002570 <HAL_GPIO_Init+0x310>)
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	089b      	lsrs	r3, r3, #2
 800249e:	3302      	adds	r3, #2
 80024a0:	69ba      	ldr	r2, [r7, #24]
 80024a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002594 <HAL_GPIO_Init+0x334>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	43db      	mvns	r3, r3
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	4013      	ands	r3, r2
 80024b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d003      	beq.n	80024ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80024c2:	69ba      	ldr	r2, [r7, #24]
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024ca:	4a32      	ldr	r2, [pc, #200]	@ (8002594 <HAL_GPIO_Init+0x334>)
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024d0:	4b30      	ldr	r3, [pc, #192]	@ (8002594 <HAL_GPIO_Init+0x334>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	43db      	mvns	r3, r3
 80024da:	69ba      	ldr	r2, [r7, #24]
 80024dc:	4013      	ands	r3, r2
 80024de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d003      	beq.n	80024f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024f4:	4a27      	ldr	r2, [pc, #156]	@ (8002594 <HAL_GPIO_Init+0x334>)
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024fa:	4b26      	ldr	r3, [pc, #152]	@ (8002594 <HAL_GPIO_Init+0x334>)
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	43db      	mvns	r3, r3
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	4013      	ands	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	4313      	orrs	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800251e:	4a1d      	ldr	r2, [pc, #116]	@ (8002594 <HAL_GPIO_Init+0x334>)
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002524:	4b1b      	ldr	r3, [pc, #108]	@ (8002594 <HAL_GPIO_Init+0x334>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	43db      	mvns	r3, r3
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	4013      	ands	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d003      	beq.n	8002548 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002548:	4a12      	ldr	r2, [pc, #72]	@ (8002594 <HAL_GPIO_Init+0x334>)
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	3301      	adds	r3, #1
 8002552:	61fb      	str	r3, [r7, #28]
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	2b0f      	cmp	r3, #15
 8002558:	f67f ae90 	bls.w	800227c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800255c:	bf00      	nop
 800255e:	bf00      	nop
 8002560:	3724      	adds	r7, #36	@ 0x24
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	40023800 	.word	0x40023800
 8002570:	40013800 	.word	0x40013800
 8002574:	40020000 	.word	0x40020000
 8002578:	40020400 	.word	0x40020400
 800257c:	40020800 	.word	0x40020800
 8002580:	40020c00 	.word	0x40020c00
 8002584:	40021000 	.word	0x40021000
 8002588:	40021400 	.word	0x40021400
 800258c:	40021800 	.word	0x40021800
 8002590:	40021c00 	.word	0x40021c00
 8002594:	40013c00 	.word	0x40013c00

08002598 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	460b      	mov	r3, r1
 80025a2:	807b      	strh	r3, [r7, #2]
 80025a4:	4613      	mov	r3, r2
 80025a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025a8:	787b      	ldrb	r3, [r7, #1]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d003      	beq.n	80025b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025ae:	887a      	ldrh	r2, [r7, #2]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025b4:	e003      	b.n	80025be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025b6:	887b      	ldrh	r3, [r7, #2]
 80025b8:	041a      	lsls	r2, r3, #16
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	619a      	str	r2, [r3, #24]
}
 80025be:	bf00      	nop
 80025c0:	370c      	adds	r7, #12
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
	...

080025cc <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b088      	sub	sp, #32
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e128      	b.n	8002830 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d109      	bne.n	80025fe <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a90      	ldr	r2, [pc, #576]	@ (8002838 <HAL_I2S_Init+0x26c>)
 80025f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f7fe f977 	bl	80008ec <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2202      	movs	r2, #2
 8002602:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	69db      	ldr	r3, [r3, #28]
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	6812      	ldr	r2, [r2, #0]
 8002610:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002614:	f023 030f 	bic.w	r3, r3, #15
 8002618:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2202      	movs	r2, #2
 8002620:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	2b02      	cmp	r3, #2
 8002628:	d060      	beq.n	80026ec <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d102      	bne.n	8002638 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002632:	2310      	movs	r3, #16
 8002634:	617b      	str	r3, [r7, #20]
 8002636:	e001      	b.n	800263c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002638:	2320      	movs	r3, #32
 800263a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	2b20      	cmp	r3, #32
 8002642:	d802      	bhi.n	800264a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800264a:	2001      	movs	r0, #1
 800264c:	f002 fc2a 	bl	8004ea4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002650:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800265a:	d125      	bne.n	80026a8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d010      	beq.n	8002686 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	68fa      	ldr	r2, [r7, #12]
 800266a:	fbb2 f2f3 	udiv	r2, r2, r3
 800266e:	4613      	mov	r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	4413      	add	r3, r2
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	461a      	mov	r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	695b      	ldr	r3, [r3, #20]
 800267c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002680:	3305      	adds	r3, #5
 8002682:	613b      	str	r3, [r7, #16]
 8002684:	e01f      	b.n	80026c6 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	00db      	lsls	r3, r3, #3
 800268a:	68fa      	ldr	r2, [r7, #12]
 800268c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002690:	4613      	mov	r3, r2
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	4413      	add	r3, r2
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	461a      	mov	r2, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	695b      	ldr	r3, [r3, #20]
 800269e:	fbb2 f3f3 	udiv	r3, r2, r3
 80026a2:	3305      	adds	r3, #5
 80026a4:	613b      	str	r3, [r7, #16]
 80026a6:	e00e      	b.n	80026c6 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80026a8:	68fa      	ldr	r2, [r7, #12]
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80026b0:	4613      	mov	r3, r2
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	4413      	add	r3, r2
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	461a      	mov	r2, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	695b      	ldr	r3, [r3, #20]
 80026be:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c2:	3305      	adds	r3, #5
 80026c4:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	4a5c      	ldr	r2, [pc, #368]	@ (800283c <HAL_I2S_Init+0x270>)
 80026ca:	fba2 2303 	umull	r2, r3, r2, r3
 80026ce:	08db      	lsrs	r3, r3, #3
 80026d0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	f003 0301 	and.w	r3, r3, #1
 80026d8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80026da:	693a      	ldr	r2, [r7, #16]
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	085b      	lsrs	r3, r3, #1
 80026e2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	021b      	lsls	r3, r3, #8
 80026e8:	61bb      	str	r3, [r7, #24]
 80026ea:	e003      	b.n	80026f4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80026ec:	2302      	movs	r3, #2
 80026ee:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80026f0:	2300      	movs	r3, #0
 80026f2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d902      	bls.n	8002700 <HAL_I2S_Init+0x134>
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	2bff      	cmp	r3, #255	@ 0xff
 80026fe:	d907      	bls.n	8002710 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002704:	f043 0210 	orr.w	r2, r3, #16
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e08f      	b.n	8002830 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	691a      	ldr	r2, [r3, #16]
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	ea42 0103 	orr.w	r1, r2, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	69fa      	ldr	r2, [r7, #28]
 8002720:	430a      	orrs	r2, r1
 8002722:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	69db      	ldr	r3, [r3, #28]
 800272a:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800272e:	f023 030f 	bic.w	r3, r3, #15
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	6851      	ldr	r1, [r2, #4]
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	6892      	ldr	r2, [r2, #8]
 800273a:	4311      	orrs	r1, r2
 800273c:	687a      	ldr	r2, [r7, #4]
 800273e:	68d2      	ldr	r2, [r2, #12]
 8002740:	4311      	orrs	r1, r2
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	6992      	ldr	r2, [r2, #24]
 8002746:	430a      	orrs	r2, r1
 8002748:	431a      	orrs	r2, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002752:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a1b      	ldr	r3, [r3, #32]
 8002758:	2b01      	cmp	r3, #1
 800275a:	d161      	bne.n	8002820 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4a38      	ldr	r2, [pc, #224]	@ (8002840 <HAL_I2S_Init+0x274>)
 8002760:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a37      	ldr	r2, [pc, #220]	@ (8002844 <HAL_I2S_Init+0x278>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d101      	bne.n	8002770 <HAL_I2S_Init+0x1a4>
 800276c:	4b36      	ldr	r3, [pc, #216]	@ (8002848 <HAL_I2S_Init+0x27c>)
 800276e:	e001      	b.n	8002774 <HAL_I2S_Init+0x1a8>
 8002770:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002774:	69db      	ldr	r3, [r3, #28]
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	6812      	ldr	r2, [r2, #0]
 800277a:	4932      	ldr	r1, [pc, #200]	@ (8002844 <HAL_I2S_Init+0x278>)
 800277c:	428a      	cmp	r2, r1
 800277e:	d101      	bne.n	8002784 <HAL_I2S_Init+0x1b8>
 8002780:	4a31      	ldr	r2, [pc, #196]	@ (8002848 <HAL_I2S_Init+0x27c>)
 8002782:	e001      	b.n	8002788 <HAL_I2S_Init+0x1bc>
 8002784:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002788:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800278c:	f023 030f 	bic.w	r3, r3, #15
 8002790:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a2b      	ldr	r2, [pc, #172]	@ (8002844 <HAL_I2S_Init+0x278>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d101      	bne.n	80027a0 <HAL_I2S_Init+0x1d4>
 800279c:	4b2a      	ldr	r3, [pc, #168]	@ (8002848 <HAL_I2S_Init+0x27c>)
 800279e:	e001      	b.n	80027a4 <HAL_I2S_Init+0x1d8>
 80027a0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80027a4:	2202      	movs	r2, #2
 80027a6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a25      	ldr	r2, [pc, #148]	@ (8002844 <HAL_I2S_Init+0x278>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d101      	bne.n	80027b6 <HAL_I2S_Init+0x1ea>
 80027b2:	4b25      	ldr	r3, [pc, #148]	@ (8002848 <HAL_I2S_Init+0x27c>)
 80027b4:	e001      	b.n	80027ba <HAL_I2S_Init+0x1ee>
 80027b6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80027ba:	69db      	ldr	r3, [r3, #28]
 80027bc:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027c6:	d003      	beq.n	80027d0 <HAL_I2S_Init+0x204>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d103      	bne.n	80027d8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80027d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027d4:	613b      	str	r3, [r7, #16]
 80027d6:	e001      	b.n	80027dc <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80027d8:	2300      	movs	r3, #0
 80027da:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80027e6:	4313      	orrs	r3, r2
 80027e8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80027f0:	4313      	orrs	r3, r2
 80027f2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80027fa:	4313      	orrs	r3, r2
 80027fc:	b29a      	uxth	r2, r3
 80027fe:	897b      	ldrh	r3, [r7, #10]
 8002800:	4313      	orrs	r3, r2
 8002802:	b29b      	uxth	r3, r3
 8002804:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002808:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a0d      	ldr	r2, [pc, #52]	@ (8002844 <HAL_I2S_Init+0x278>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d101      	bne.n	8002818 <HAL_I2S_Init+0x24c>
 8002814:	4b0c      	ldr	r3, [pc, #48]	@ (8002848 <HAL_I2S_Init+0x27c>)
 8002816:	e001      	b.n	800281c <HAL_I2S_Init+0x250>
 8002818:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800281c:	897a      	ldrh	r2, [r7, #10]
 800281e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2201      	movs	r2, #1
 800282a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800282e:	2300      	movs	r3, #0
}
 8002830:	4618      	mov	r0, r3
 8002832:	3720      	adds	r7, #32
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	08002943 	.word	0x08002943
 800283c:	cccccccd 	.word	0xcccccccd
 8002840:	08002a59 	.word	0x08002a59
 8002844:	40003800 	.word	0x40003800
 8002848:	40003400 	.word	0x40003400

0800284c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002854:	bf00      	nop
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002868:	bf00      	nop
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002894:	881a      	ldrh	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a0:	1c9a      	adds	r2, r3, #2
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	3b01      	subs	r3, #1
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d10e      	bne.n	80028dc <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80028cc:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2201      	movs	r2, #1
 80028d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f7ff ffb8 	bl	800284c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80028dc:	bf00      	nop
 80028de:	3708      	adds	r7, #8
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	68da      	ldr	r2, [r3, #12]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f6:	b292      	uxth	r2, r2
 80028f8:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028fe:	1c9a      	adds	r2, r3, #2
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002908:	b29b      	uxth	r3, r3
 800290a:	3b01      	subs	r3, #1
 800290c:	b29a      	uxth	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002916:	b29b      	uxth	r3, r3
 8002918:	2b00      	cmp	r3, #0
 800291a:	d10e      	bne.n	800293a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	685a      	ldr	r2, [r3, #4]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800292a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f7ff ff93 	bl	8002860 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800293a:	bf00      	nop
 800293c:	3708      	adds	r7, #8
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	b086      	sub	sp, #24
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b04      	cmp	r3, #4
 800295c:	d13a      	bne.n	80029d4 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	f003 0301 	and.w	r3, r3, #1
 8002964:	2b01      	cmp	r3, #1
 8002966:	d109      	bne.n	800297c <I2S_IRQHandler+0x3a>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002972:	2b40      	cmp	r3, #64	@ 0x40
 8002974:	d102      	bne.n	800297c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7ff ffb4 	bl	80028e4 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002982:	2b40      	cmp	r3, #64	@ 0x40
 8002984:	d126      	bne.n	80029d4 <I2S_IRQHandler+0x92>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f003 0320 	and.w	r3, r3, #32
 8002990:	2b20      	cmp	r3, #32
 8002992:	d11f      	bne.n	80029d4 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	685a      	ldr	r2, [r3, #4]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80029a2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80029a4:	2300      	movs	r3, #0
 80029a6:	613b      	str	r3, [r7, #16]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	613b      	str	r3, [r7, #16]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	613b      	str	r3, [r7, #16]
 80029b8:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2201      	movs	r2, #1
 80029be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c6:	f043 0202 	orr.w	r2, r3, #2
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7ff ff50 	bl	8002874 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	2b03      	cmp	r3, #3
 80029de:	d136      	bne.n	8002a4e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	f003 0302 	and.w	r3, r3, #2
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d109      	bne.n	80029fe <I2S_IRQHandler+0xbc>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029f4:	2b80      	cmp	r3, #128	@ 0x80
 80029f6:	d102      	bne.n	80029fe <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f7ff ff45 	bl	8002888 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	f003 0308 	and.w	r3, r3, #8
 8002a04:	2b08      	cmp	r3, #8
 8002a06:	d122      	bne.n	8002a4e <I2S_IRQHandler+0x10c>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f003 0320 	and.w	r3, r3, #32
 8002a12:	2b20      	cmp	r3, #32
 8002a14:	d11b      	bne.n	8002a4e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	685a      	ldr	r2, [r3, #4]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002a24:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002a26:	2300      	movs	r3, #0
 8002a28:	60fb      	str	r3, [r7, #12]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	60fb      	str	r3, [r7, #12]
 8002a32:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a40:	f043 0204 	orr.w	r2, r3, #4
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f7ff ff13 	bl	8002874 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002a4e:	bf00      	nop
 8002a50:	3718      	adds	r7, #24
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
	...

08002a58 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b088      	sub	sp, #32
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a92      	ldr	r2, [pc, #584]	@ (8002cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d101      	bne.n	8002a76 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002a72:	4b92      	ldr	r3, [pc, #584]	@ (8002cbc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002a74:	e001      	b.n	8002a7a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002a76:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a8b      	ldr	r2, [pc, #556]	@ (8002cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d101      	bne.n	8002a94 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002a90:	4b8a      	ldr	r3, [pc, #552]	@ (8002cbc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002a92:	e001      	b.n	8002a98 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002a94:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002aa4:	d004      	beq.n	8002ab0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f040 8099 	bne.w	8002be2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d107      	bne.n	8002aca <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d002      	beq.n	8002aca <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f000 f925 	bl	8002d14 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	f003 0301 	and.w	r3, r3, #1
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d107      	bne.n	8002ae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d002      	beq.n	8002ae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 f9c8 	bl	8002e74 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002aea:	2b40      	cmp	r3, #64	@ 0x40
 8002aec:	d13a      	bne.n	8002b64 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	f003 0320 	and.w	r3, r3, #32
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d035      	beq.n	8002b64 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a6e      	ldr	r2, [pc, #440]	@ (8002cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d101      	bne.n	8002b06 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002b02:	4b6e      	ldr	r3, [pc, #440]	@ (8002cbc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b04:	e001      	b.n	8002b0a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002b06:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b0a:	685a      	ldr	r2, [r3, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4969      	ldr	r1, [pc, #420]	@ (8002cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b12:	428b      	cmp	r3, r1
 8002b14:	d101      	bne.n	8002b1a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002b16:	4b69      	ldr	r3, [pc, #420]	@ (8002cbc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b18:	e001      	b.n	8002b1e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002b1a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b1e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b22:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002b32:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002b34:	2300      	movs	r3, #0
 8002b36:	60fb      	str	r3, [r7, #12]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	60fb      	str	r3, [r7, #12]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b56:	f043 0202 	orr.w	r2, r3, #2
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f7ff fe88 	bl	8002874 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	f003 0308 	and.w	r3, r3, #8
 8002b6a:	2b08      	cmp	r3, #8
 8002b6c:	f040 80c3 	bne.w	8002cf6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	f003 0320 	and.w	r3, r3, #32
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f000 80bd 	beq.w	8002cf6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	685a      	ldr	r2, [r3, #4]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002b8a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a49      	ldr	r2, [pc, #292]	@ (8002cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d101      	bne.n	8002b9a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002b96:	4b49      	ldr	r3, [pc, #292]	@ (8002cbc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b98:	e001      	b.n	8002b9e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002b9a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4944      	ldr	r1, [pc, #272]	@ (8002cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002ba6:	428b      	cmp	r3, r1
 8002ba8:	d101      	bne.n	8002bae <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002baa:	4b44      	ldr	r3, [pc, #272]	@ (8002cbc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002bac:	e001      	b.n	8002bb2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002bae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002bb2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002bb6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002bb8:	2300      	movs	r3, #0
 8002bba:	60bb      	str	r3, [r7, #8]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	60bb      	str	r3, [r7, #8]
 8002bc4:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd2:	f043 0204 	orr.w	r2, r3, #4
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f7ff fe4a 	bl	8002874 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002be0:	e089      	b.n	8002cf6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002be2:	69bb      	ldr	r3, [r7, #24]
 8002be4:	f003 0302 	and.w	r3, r3, #2
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d107      	bne.n	8002bfc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d002      	beq.n	8002bfc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f000 f8be 	bl	8002d78 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d107      	bne.n	8002c16 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d002      	beq.n	8002c16 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f000 f8fd 	bl	8002e10 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c1c:	2b40      	cmp	r3, #64	@ 0x40
 8002c1e:	d12f      	bne.n	8002c80 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	f003 0320 	and.w	r3, r3, #32
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d02a      	beq.n	8002c80 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	685a      	ldr	r2, [r3, #4]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002c38:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a1e      	ldr	r2, [pc, #120]	@ (8002cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d101      	bne.n	8002c48 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002c44:	4b1d      	ldr	r3, [pc, #116]	@ (8002cbc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002c46:	e001      	b.n	8002c4c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002c48:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c4c:	685a      	ldr	r2, [r3, #4]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4919      	ldr	r1, [pc, #100]	@ (8002cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002c54:	428b      	cmp	r3, r1
 8002c56:	d101      	bne.n	8002c5c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002c58:	4b18      	ldr	r3, [pc, #96]	@ (8002cbc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002c5a:	e001      	b.n	8002c60 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002c5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c60:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002c64:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c72:	f043 0202 	orr.w	r2, r3, #2
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7ff fdfa 	bl	8002874 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	f003 0308 	and.w	r3, r3, #8
 8002c86:	2b08      	cmp	r3, #8
 8002c88:	d136      	bne.n	8002cf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	f003 0320 	and.w	r3, r3, #32
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d031      	beq.n	8002cf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a07      	ldr	r2, [pc, #28]	@ (8002cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d101      	bne.n	8002ca2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002c9e:	4b07      	ldr	r3, [pc, #28]	@ (8002cbc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002ca0:	e001      	b.n	8002ca6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002ca2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ca6:	685a      	ldr	r2, [r3, #4]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4902      	ldr	r1, [pc, #8]	@ (8002cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002cae:	428b      	cmp	r3, r1
 8002cb0:	d106      	bne.n	8002cc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002cb2:	4b02      	ldr	r3, [pc, #8]	@ (8002cbc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002cb4:	e006      	b.n	8002cc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002cb6:	bf00      	nop
 8002cb8:	40003800 	.word	0x40003800
 8002cbc:	40003400 	.word	0x40003400
 8002cc0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002cc4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002cc8:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	685a      	ldr	r2, [r3, #4]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002cd8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce6:	f043 0204 	orr.w	r2, r3, #4
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f7ff fdc0 	bl	8002874 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002cf4:	e000      	b.n	8002cf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002cf6:	bf00      	nop
}
 8002cf8:	bf00      	nop
 8002cfa:	3720      	adds	r7, #32
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d20:	1c99      	adds	r1, r3, #2
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	6251      	str	r1, [r2, #36]	@ 0x24
 8002d26:	881a      	ldrh	r2, [r3, #0]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	3b01      	subs	r3, #1
 8002d36:	b29a      	uxth	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d113      	bne.n	8002d6e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002d54:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d106      	bne.n	8002d6e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f7ff ffc9 	bl	8002d00 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002d6e:	bf00      	nop
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
	...

08002d78 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d84:	1c99      	adds	r1, r3, #2
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	6251      	str	r1, [r2, #36]	@ 0x24
 8002d8a:	8819      	ldrh	r1, [r3, #0]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a1d      	ldr	r2, [pc, #116]	@ (8002e08 <I2SEx_TxISR_I2SExt+0x90>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d101      	bne.n	8002d9a <I2SEx_TxISR_I2SExt+0x22>
 8002d96:	4b1d      	ldr	r3, [pc, #116]	@ (8002e0c <I2SEx_TxISR_I2SExt+0x94>)
 8002d98:	e001      	b.n	8002d9e <I2SEx_TxISR_I2SExt+0x26>
 8002d9a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d9e:	460a      	mov	r2, r1
 8002da0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	3b01      	subs	r3, #1
 8002daa:	b29a      	uxth	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d121      	bne.n	8002dfe <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a12      	ldr	r2, [pc, #72]	@ (8002e08 <I2SEx_TxISR_I2SExt+0x90>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d101      	bne.n	8002dc8 <I2SEx_TxISR_I2SExt+0x50>
 8002dc4:	4b11      	ldr	r3, [pc, #68]	@ (8002e0c <I2SEx_TxISR_I2SExt+0x94>)
 8002dc6:	e001      	b.n	8002dcc <I2SEx_TxISR_I2SExt+0x54>
 8002dc8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002dcc:	685a      	ldr	r2, [r3, #4]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	490d      	ldr	r1, [pc, #52]	@ (8002e08 <I2SEx_TxISR_I2SExt+0x90>)
 8002dd4:	428b      	cmp	r3, r1
 8002dd6:	d101      	bne.n	8002ddc <I2SEx_TxISR_I2SExt+0x64>
 8002dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8002e0c <I2SEx_TxISR_I2SExt+0x94>)
 8002dda:	e001      	b.n	8002de0 <I2SEx_TxISR_I2SExt+0x68>
 8002ddc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002de0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002de4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002dea:	b29b      	uxth	r3, r3
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d106      	bne.n	8002dfe <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	f7ff ff81 	bl	8002d00 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002dfe:	bf00      	nop
 8002e00:	3708      	adds	r7, #8
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	40003800 	.word	0x40003800
 8002e0c:	40003400 	.word	0x40003400

08002e10 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	68d8      	ldr	r0, [r3, #12]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e22:	1c99      	adds	r1, r3, #2
 8002e24:	687a      	ldr	r2, [r7, #4]
 8002e26:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002e28:	b282      	uxth	r2, r0
 8002e2a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	3b01      	subs	r3, #1
 8002e34:	b29a      	uxth	r2, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d113      	bne.n	8002e6c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	685a      	ldr	r2, [r3, #4]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002e52:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d106      	bne.n	8002e6c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f7ff ff4a 	bl	8002d00 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002e6c:	bf00      	nop
 8002e6e:	3708      	adds	r7, #8
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a20      	ldr	r2, [pc, #128]	@ (8002f04 <I2SEx_RxISR_I2SExt+0x90>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d101      	bne.n	8002e8a <I2SEx_RxISR_I2SExt+0x16>
 8002e86:	4b20      	ldr	r3, [pc, #128]	@ (8002f08 <I2SEx_RxISR_I2SExt+0x94>)
 8002e88:	e001      	b.n	8002e8e <I2SEx_RxISR_I2SExt+0x1a>
 8002e8a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e8e:	68d8      	ldr	r0, [r3, #12]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e94:	1c99      	adds	r1, r3, #2
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002e9a:	b282      	uxth	r2, r0
 8002e9c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	3b01      	subs	r3, #1
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d121      	bne.n	8002efa <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a12      	ldr	r2, [pc, #72]	@ (8002f04 <I2SEx_RxISR_I2SExt+0x90>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d101      	bne.n	8002ec4 <I2SEx_RxISR_I2SExt+0x50>
 8002ec0:	4b11      	ldr	r3, [pc, #68]	@ (8002f08 <I2SEx_RxISR_I2SExt+0x94>)
 8002ec2:	e001      	b.n	8002ec8 <I2SEx_RxISR_I2SExt+0x54>
 8002ec4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ec8:	685a      	ldr	r2, [r3, #4]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	490d      	ldr	r1, [pc, #52]	@ (8002f04 <I2SEx_RxISR_I2SExt+0x90>)
 8002ed0:	428b      	cmp	r3, r1
 8002ed2:	d101      	bne.n	8002ed8 <I2SEx_RxISR_I2SExt+0x64>
 8002ed4:	4b0c      	ldr	r3, [pc, #48]	@ (8002f08 <I2SEx_RxISR_I2SExt+0x94>)
 8002ed6:	e001      	b.n	8002edc <I2SEx_RxISR_I2SExt+0x68>
 8002ed8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002edc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002ee0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d106      	bne.n	8002efa <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002ef4:	6878      	ldr	r0, [r7, #4]
 8002ef6:	f7ff ff03 	bl	8002d00 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002efa:	bf00      	nop
 8002efc:	3708      	adds	r7, #8
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40003800 	.word	0x40003800
 8002f08:	40003400 	.word	0x40003400

08002f0c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b086      	sub	sp, #24
 8002f10:	af02      	add	r7, sp, #8
 8002f12:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e101      	b.n	8003122 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d106      	bne.n	8002f3e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f007 faf9 	bl	800a530 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2203      	movs	r2, #3
 8002f42:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f4c:	d102      	bne.n	8002f54 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f003 febe 	bl	8006cda <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6818      	ldr	r0, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	7c1a      	ldrb	r2, [r3, #16]
 8002f66:	f88d 2000 	strb.w	r2, [sp]
 8002f6a:	3304      	adds	r3, #4
 8002f6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f6e:	f003 fd9d 	bl	8006aac <USB_CoreInit>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d005      	beq.n	8002f84 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e0ce      	b.n	8003122 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2100      	movs	r1, #0
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f003 feb6 	bl	8006cfc <USB_SetCurrentMode>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d005      	beq.n	8002fa2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2202      	movs	r2, #2
 8002f9a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e0bf      	b.n	8003122 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	73fb      	strb	r3, [r7, #15]
 8002fa6:	e04a      	b.n	800303e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002fa8:	7bfa      	ldrb	r2, [r7, #15]
 8002faa:	6879      	ldr	r1, [r7, #4]
 8002fac:	4613      	mov	r3, r2
 8002fae:	00db      	lsls	r3, r3, #3
 8002fb0:	4413      	add	r3, r2
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	440b      	add	r3, r1
 8002fb6:	3315      	adds	r3, #21
 8002fb8:	2201      	movs	r2, #1
 8002fba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002fbc:	7bfa      	ldrb	r2, [r7, #15]
 8002fbe:	6879      	ldr	r1, [r7, #4]
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	00db      	lsls	r3, r3, #3
 8002fc4:	4413      	add	r3, r2
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	440b      	add	r3, r1
 8002fca:	3314      	adds	r3, #20
 8002fcc:	7bfa      	ldrb	r2, [r7, #15]
 8002fce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002fd0:	7bfa      	ldrb	r2, [r7, #15]
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
 8002fd4:	b298      	uxth	r0, r3
 8002fd6:	6879      	ldr	r1, [r7, #4]
 8002fd8:	4613      	mov	r3, r2
 8002fda:	00db      	lsls	r3, r3, #3
 8002fdc:	4413      	add	r3, r2
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	440b      	add	r3, r1
 8002fe2:	332e      	adds	r3, #46	@ 0x2e
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002fe8:	7bfa      	ldrb	r2, [r7, #15]
 8002fea:	6879      	ldr	r1, [r7, #4]
 8002fec:	4613      	mov	r3, r2
 8002fee:	00db      	lsls	r3, r3, #3
 8002ff0:	4413      	add	r3, r2
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	440b      	add	r3, r1
 8002ff6:	3318      	adds	r3, #24
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002ffc:	7bfa      	ldrb	r2, [r7, #15]
 8002ffe:	6879      	ldr	r1, [r7, #4]
 8003000:	4613      	mov	r3, r2
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	4413      	add	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	440b      	add	r3, r1
 800300a:	331c      	adds	r3, #28
 800300c:	2200      	movs	r2, #0
 800300e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003010:	7bfa      	ldrb	r2, [r7, #15]
 8003012:	6879      	ldr	r1, [r7, #4]
 8003014:	4613      	mov	r3, r2
 8003016:	00db      	lsls	r3, r3, #3
 8003018:	4413      	add	r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	440b      	add	r3, r1
 800301e:	3320      	adds	r3, #32
 8003020:	2200      	movs	r2, #0
 8003022:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003024:	7bfa      	ldrb	r2, [r7, #15]
 8003026:	6879      	ldr	r1, [r7, #4]
 8003028:	4613      	mov	r3, r2
 800302a:	00db      	lsls	r3, r3, #3
 800302c:	4413      	add	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	440b      	add	r3, r1
 8003032:	3324      	adds	r3, #36	@ 0x24
 8003034:	2200      	movs	r2, #0
 8003036:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003038:	7bfb      	ldrb	r3, [r7, #15]
 800303a:	3301      	adds	r3, #1
 800303c:	73fb      	strb	r3, [r7, #15]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	791b      	ldrb	r3, [r3, #4]
 8003042:	7bfa      	ldrb	r2, [r7, #15]
 8003044:	429a      	cmp	r2, r3
 8003046:	d3af      	bcc.n	8002fa8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003048:	2300      	movs	r3, #0
 800304a:	73fb      	strb	r3, [r7, #15]
 800304c:	e044      	b.n	80030d8 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800304e:	7bfa      	ldrb	r2, [r7, #15]
 8003050:	6879      	ldr	r1, [r7, #4]
 8003052:	4613      	mov	r3, r2
 8003054:	00db      	lsls	r3, r3, #3
 8003056:	4413      	add	r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	440b      	add	r3, r1
 800305c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003060:	2200      	movs	r2, #0
 8003062:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003064:	7bfa      	ldrb	r2, [r7, #15]
 8003066:	6879      	ldr	r1, [r7, #4]
 8003068:	4613      	mov	r3, r2
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	4413      	add	r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	440b      	add	r3, r1
 8003072:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003076:	7bfa      	ldrb	r2, [r7, #15]
 8003078:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800307a:	7bfa      	ldrb	r2, [r7, #15]
 800307c:	6879      	ldr	r1, [r7, #4]
 800307e:	4613      	mov	r3, r2
 8003080:	00db      	lsls	r3, r3, #3
 8003082:	4413      	add	r3, r2
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	440b      	add	r3, r1
 8003088:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800308c:	2200      	movs	r2, #0
 800308e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003090:	7bfa      	ldrb	r2, [r7, #15]
 8003092:	6879      	ldr	r1, [r7, #4]
 8003094:	4613      	mov	r3, r2
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	4413      	add	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	440b      	add	r3, r1
 800309e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80030a2:	2200      	movs	r2, #0
 80030a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80030a6:	7bfa      	ldrb	r2, [r7, #15]
 80030a8:	6879      	ldr	r1, [r7, #4]
 80030aa:	4613      	mov	r3, r2
 80030ac:	00db      	lsls	r3, r3, #3
 80030ae:	4413      	add	r3, r2
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	440b      	add	r3, r1
 80030b4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80030b8:	2200      	movs	r2, #0
 80030ba:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80030bc:	7bfa      	ldrb	r2, [r7, #15]
 80030be:	6879      	ldr	r1, [r7, #4]
 80030c0:	4613      	mov	r3, r2
 80030c2:	00db      	lsls	r3, r3, #3
 80030c4:	4413      	add	r3, r2
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	440b      	add	r3, r1
 80030ca:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80030ce:	2200      	movs	r2, #0
 80030d0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030d2:	7bfb      	ldrb	r3, [r7, #15]
 80030d4:	3301      	adds	r3, #1
 80030d6:	73fb      	strb	r3, [r7, #15]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	791b      	ldrb	r3, [r3, #4]
 80030dc:	7bfa      	ldrb	r2, [r7, #15]
 80030de:	429a      	cmp	r2, r3
 80030e0:	d3b5      	bcc.n	800304e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6818      	ldr	r0, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	7c1a      	ldrb	r2, [r3, #16]
 80030ea:	f88d 2000 	strb.w	r2, [sp]
 80030ee:	3304      	adds	r3, #4
 80030f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80030f2:	f003 fe4f 	bl	8006d94 <USB_DevInit>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d005      	beq.n	8003108 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2202      	movs	r2, #2
 8003100:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e00c      	b.n	8003122 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2201      	movs	r2, #1
 8003112:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4618      	mov	r0, r3
 800311c:	f004 fe99 	bl	8007e52 <USB_DevDisconnect>

  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3710      	adds	r7, #16
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b084      	sub	sp, #16
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800313e:	2b01      	cmp	r3, #1
 8003140:	d101      	bne.n	8003146 <HAL_PCD_Start+0x1c>
 8003142:	2302      	movs	r3, #2
 8003144:	e022      	b.n	800318c <HAL_PCD_Start+0x62>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2201      	movs	r2, #1
 800314a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003156:	2b00      	cmp	r3, #0
 8003158:	d009      	beq.n	800316e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800315e:	2b01      	cmp	r3, #1
 8003160:	d105      	bne.n	800316e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003166:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4618      	mov	r0, r3
 8003174:	f003 fda0 	bl	8006cb8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4618      	mov	r0, r3
 800317e:	f004 fe47 	bl	8007e10 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003194:	b590      	push	{r4, r7, lr}
 8003196:	b08d      	sub	sp, #52	@ 0x34
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80031a2:	6a3b      	ldr	r3, [r7, #32]
 80031a4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f004 ff05 	bl	8007fba <USB_GetMode>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f040 848c 	bne.w	8003ad0 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4618      	mov	r0, r3
 80031be:	f004 fe69 	bl	8007e94 <USB_ReadInterrupts>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	f000 8482 	beq.w	8003ace <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	0a1b      	lsrs	r3, r3, #8
 80031d4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f004 fe56 	bl	8007e94 <USB_ReadInterrupts>
 80031e8:	4603      	mov	r3, r0
 80031ea:	f003 0302 	and.w	r3, r3, #2
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d107      	bne.n	8003202 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	695a      	ldr	r2, [r3, #20]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f002 0202 	and.w	r2, r2, #2
 8003200:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4618      	mov	r0, r3
 8003208:	f004 fe44 	bl	8007e94 <USB_ReadInterrupts>
 800320c:	4603      	mov	r3, r0
 800320e:	f003 0310 	and.w	r3, r3, #16
 8003212:	2b10      	cmp	r3, #16
 8003214:	d161      	bne.n	80032da <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	699a      	ldr	r2, [r3, #24]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f022 0210 	bic.w	r2, r2, #16
 8003224:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003226:	6a3b      	ldr	r3, [r7, #32]
 8003228:	6a1b      	ldr	r3, [r3, #32]
 800322a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	f003 020f 	and.w	r2, r3, #15
 8003232:	4613      	mov	r3, r2
 8003234:	00db      	lsls	r3, r3, #3
 8003236:	4413      	add	r3, r2
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	4413      	add	r3, r2
 8003242:	3304      	adds	r3, #4
 8003244:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003246:	69bb      	ldr	r3, [r7, #24]
 8003248:	0c5b      	lsrs	r3, r3, #17
 800324a:	f003 030f 	and.w	r3, r3, #15
 800324e:	2b02      	cmp	r3, #2
 8003250:	d124      	bne.n	800329c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003252:	69ba      	ldr	r2, [r7, #24]
 8003254:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003258:	4013      	ands	r3, r2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d035      	beq.n	80032ca <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	091b      	lsrs	r3, r3, #4
 8003266:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003268:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800326c:	b29b      	uxth	r3, r3
 800326e:	461a      	mov	r2, r3
 8003270:	6a38      	ldr	r0, [r7, #32]
 8003272:	f004 fc7b 	bl	8007b6c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	68da      	ldr	r2, [r3, #12]
 800327a:	69bb      	ldr	r3, [r7, #24]
 800327c:	091b      	lsrs	r3, r3, #4
 800327e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003282:	441a      	add	r2, r3
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	695a      	ldr	r2, [r3, #20]
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	091b      	lsrs	r3, r3, #4
 8003290:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003294:	441a      	add	r2, r3
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	615a      	str	r2, [r3, #20]
 800329a:	e016      	b.n	80032ca <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800329c:	69bb      	ldr	r3, [r7, #24]
 800329e:	0c5b      	lsrs	r3, r3, #17
 80032a0:	f003 030f 	and.w	r3, r3, #15
 80032a4:	2b06      	cmp	r3, #6
 80032a6:	d110      	bne.n	80032ca <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80032ae:	2208      	movs	r2, #8
 80032b0:	4619      	mov	r1, r3
 80032b2:	6a38      	ldr	r0, [r7, #32]
 80032b4:	f004 fc5a 	bl	8007b6c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	695a      	ldr	r2, [r3, #20]
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	091b      	lsrs	r3, r3, #4
 80032c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80032c4:	441a      	add	r2, r3
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	699a      	ldr	r2, [r3, #24]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f042 0210 	orr.w	r2, r2, #16
 80032d8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4618      	mov	r0, r3
 80032e0:	f004 fdd8 	bl	8007e94 <USB_ReadInterrupts>
 80032e4:	4603      	mov	r3, r0
 80032e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032ea:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80032ee:	f040 80a7 	bne.w	8003440 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80032f2:	2300      	movs	r3, #0
 80032f4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4618      	mov	r0, r3
 80032fc:	f004 fddd 	bl	8007eba <USB_ReadDevAllOutEpInterrupt>
 8003300:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003302:	e099      	b.n	8003438 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b00      	cmp	r3, #0
 800330c:	f000 808e 	beq.w	800342c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003316:	b2d2      	uxtb	r2, r2
 8003318:	4611      	mov	r1, r2
 800331a:	4618      	mov	r0, r3
 800331c:	f004 fe01 	bl	8007f22 <USB_ReadDevOutEPInterrupt>
 8003320:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	f003 0301 	and.w	r3, r3, #1
 8003328:	2b00      	cmp	r3, #0
 800332a:	d00c      	beq.n	8003346 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800332c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800332e:	015a      	lsls	r2, r3, #5
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	4413      	add	r3, r2
 8003334:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003338:	461a      	mov	r2, r3
 800333a:	2301      	movs	r3, #1
 800333c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800333e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f000 fea3 	bl	800408c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	f003 0308 	and.w	r3, r3, #8
 800334c:	2b00      	cmp	r3, #0
 800334e:	d00c      	beq.n	800336a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003352:	015a      	lsls	r2, r3, #5
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	4413      	add	r3, r2
 8003358:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800335c:	461a      	mov	r2, r3
 800335e:	2308      	movs	r3, #8
 8003360:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003362:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f000 ff79 	bl	800425c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	f003 0310 	and.w	r3, r3, #16
 8003370:	2b00      	cmp	r3, #0
 8003372:	d008      	beq.n	8003386 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003376:	015a      	lsls	r2, r3, #5
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	4413      	add	r3, r2
 800337c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003380:	461a      	mov	r2, r3
 8003382:	2310      	movs	r3, #16
 8003384:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	f003 0302 	and.w	r3, r3, #2
 800338c:	2b00      	cmp	r3, #0
 800338e:	d030      	beq.n	80033f2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003390:	6a3b      	ldr	r3, [r7, #32]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003398:	2b80      	cmp	r3, #128	@ 0x80
 800339a:	d109      	bne.n	80033b0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	69fa      	ldr	r2, [r7, #28]
 80033a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80033aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033ae:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80033b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033b2:	4613      	mov	r3, r2
 80033b4:	00db      	lsls	r3, r3, #3
 80033b6:	4413      	add	r3, r2
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	4413      	add	r3, r2
 80033c2:	3304      	adds	r3, #4
 80033c4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	78db      	ldrb	r3, [r3, #3]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d108      	bne.n	80033e0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	2200      	movs	r2, #0
 80033d2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80033d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	4619      	mov	r1, r3
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f007 f9ae 	bl	800a73c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80033e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e2:	015a      	lsls	r2, r3, #5
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	4413      	add	r3, r2
 80033e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033ec:	461a      	mov	r2, r3
 80033ee:	2302      	movs	r3, #2
 80033f0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	f003 0320 	and.w	r3, r3, #32
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d008      	beq.n	800340e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80033fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fe:	015a      	lsls	r2, r3, #5
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	4413      	add	r3, r2
 8003404:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003408:	461a      	mov	r2, r3
 800340a:	2320      	movs	r3, #32
 800340c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d009      	beq.n	800342c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341a:	015a      	lsls	r2, r3, #5
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	4413      	add	r3, r2
 8003420:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003424:	461a      	mov	r2, r3
 8003426:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800342a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800342c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800342e:	3301      	adds	r3, #1
 8003430:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003434:	085b      	lsrs	r3, r3, #1
 8003436:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800343a:	2b00      	cmp	r3, #0
 800343c:	f47f af62 	bne.w	8003304 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4618      	mov	r0, r3
 8003446:	f004 fd25 	bl	8007e94 <USB_ReadInterrupts>
 800344a:	4603      	mov	r3, r0
 800344c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003450:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003454:	f040 80db 	bne.w	800360e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4618      	mov	r0, r3
 800345e:	f004 fd46 	bl	8007eee <USB_ReadDevAllInEpInterrupt>
 8003462:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003464:	2300      	movs	r3, #0
 8003466:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003468:	e0cd      	b.n	8003606 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800346a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800346c:	f003 0301 	and.w	r3, r3, #1
 8003470:	2b00      	cmp	r3, #0
 8003472:	f000 80c2 	beq.w	80035fa <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800347c:	b2d2      	uxtb	r2, r2
 800347e:	4611      	mov	r1, r2
 8003480:	4618      	mov	r0, r3
 8003482:	f004 fd6c 	bl	8007f5e <USB_ReadDevInEPInterrupt>
 8003486:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d057      	beq.n	8003542 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003494:	f003 030f 	and.w	r3, r3, #15
 8003498:	2201      	movs	r2, #1
 800349a:	fa02 f303 	lsl.w	r3, r2, r3
 800349e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	43db      	mvns	r3, r3
 80034ac:	69f9      	ldr	r1, [r7, #28]
 80034ae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80034b2:	4013      	ands	r3, r2
 80034b4:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80034b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b8:	015a      	lsls	r2, r3, #5
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	4413      	add	r3, r2
 80034be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034c2:	461a      	mov	r2, r3
 80034c4:	2301      	movs	r3, #1
 80034c6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	799b      	ldrb	r3, [r3, #6]
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d132      	bne.n	8003536 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80034d0:	6879      	ldr	r1, [r7, #4]
 80034d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034d4:	4613      	mov	r3, r2
 80034d6:	00db      	lsls	r3, r3, #3
 80034d8:	4413      	add	r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	440b      	add	r3, r1
 80034de:	3320      	adds	r3, #32
 80034e0:	6819      	ldr	r1, [r3, #0]
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034e6:	4613      	mov	r3, r2
 80034e8:	00db      	lsls	r3, r3, #3
 80034ea:	4413      	add	r3, r2
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	4403      	add	r3, r0
 80034f0:	331c      	adds	r3, #28
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4419      	add	r1, r3
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034fa:	4613      	mov	r3, r2
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	4413      	add	r3, r2
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	4403      	add	r3, r0
 8003504:	3320      	adds	r3, #32
 8003506:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350a:	2b00      	cmp	r3, #0
 800350c:	d113      	bne.n	8003536 <HAL_PCD_IRQHandler+0x3a2>
 800350e:	6879      	ldr	r1, [r7, #4]
 8003510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003512:	4613      	mov	r3, r2
 8003514:	00db      	lsls	r3, r3, #3
 8003516:	4413      	add	r3, r2
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	440b      	add	r3, r1
 800351c:	3324      	adds	r3, #36	@ 0x24
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d108      	bne.n	8003536 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6818      	ldr	r0, [r3, #0]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800352e:	461a      	mov	r2, r3
 8003530:	2101      	movs	r1, #1
 8003532:	f004 fd73 	bl	800801c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003538:	b2db      	uxtb	r3, r3
 800353a:	4619      	mov	r1, r3
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f007 f878 	bl	800a632 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	f003 0308 	and.w	r3, r3, #8
 8003548:	2b00      	cmp	r3, #0
 800354a:	d008      	beq.n	800355e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800354c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354e:	015a      	lsls	r2, r3, #5
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	4413      	add	r3, r2
 8003554:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003558:	461a      	mov	r2, r3
 800355a:	2308      	movs	r3, #8
 800355c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	f003 0310 	and.w	r3, r3, #16
 8003564:	2b00      	cmp	r3, #0
 8003566:	d008      	beq.n	800357a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356a:	015a      	lsls	r2, r3, #5
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	4413      	add	r3, r2
 8003570:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003574:	461a      	mov	r2, r3
 8003576:	2310      	movs	r3, #16
 8003578:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003580:	2b00      	cmp	r3, #0
 8003582:	d008      	beq.n	8003596 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003586:	015a      	lsls	r2, r3, #5
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	4413      	add	r3, r2
 800358c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003590:	461a      	mov	r2, r3
 8003592:	2340      	movs	r3, #64	@ 0x40
 8003594:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	f003 0302 	and.w	r3, r3, #2
 800359c:	2b00      	cmp	r3, #0
 800359e:	d023      	beq.n	80035e8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80035a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80035a2:	6a38      	ldr	r0, [r7, #32]
 80035a4:	f003 fd5a 	bl	800705c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80035a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035aa:	4613      	mov	r3, r2
 80035ac:	00db      	lsls	r3, r3, #3
 80035ae:	4413      	add	r3, r2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	3310      	adds	r3, #16
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	4413      	add	r3, r2
 80035b8:	3304      	adds	r3, #4
 80035ba:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	78db      	ldrb	r3, [r3, #3]
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d108      	bne.n	80035d6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	2200      	movs	r2, #0
 80035c8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80035ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	4619      	mov	r1, r3
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f007 f8c5 	bl	800a760 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80035d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d8:	015a      	lsls	r2, r3, #5
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	4413      	add	r3, r2
 80035de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80035e2:	461a      	mov	r2, r3
 80035e4:	2302      	movs	r3, #2
 80035e6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d003      	beq.n	80035fa <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80035f2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f000 fcbd 	bl	8003f74 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80035fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035fc:	3301      	adds	r3, #1
 80035fe:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003602:	085b      	lsrs	r3, r3, #1
 8003604:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003608:	2b00      	cmp	r3, #0
 800360a:	f47f af2e 	bne.w	800346a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f004 fc3e 	bl	8007e94 <USB_ReadInterrupts>
 8003618:	4603      	mov	r3, r0
 800361a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800361e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003622:	d122      	bne.n	800366a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	69fa      	ldr	r2, [r7, #28]
 800362e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003632:	f023 0301 	bic.w	r3, r3, #1
 8003636:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800363e:	2b01      	cmp	r3, #1
 8003640:	d108      	bne.n	8003654 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800364a:	2100      	movs	r1, #0
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 fea3 	bl	8004398 <HAL_PCDEx_LPM_Callback>
 8003652:	e002      	b.n	800365a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	f007 f863 	bl	800a720 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	695a      	ldr	r2, [r3, #20]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003668:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4618      	mov	r0, r3
 8003670:	f004 fc10 	bl	8007e94 <USB_ReadInterrupts>
 8003674:	4603      	mov	r3, r0
 8003676:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800367a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800367e:	d112      	bne.n	80036a6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	f003 0301 	and.w	r3, r3, #1
 800368c:	2b01      	cmp	r3, #1
 800368e:	d102      	bne.n	8003696 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f007 f81f 	bl	800a6d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	695a      	ldr	r2, [r3, #20]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80036a4:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f004 fbf2 	bl	8007e94 <USB_ReadInterrupts>
 80036b0:	4603      	mov	r3, r0
 80036b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036ba:	f040 80b7 	bne.w	800382c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	69fa      	ldr	r2, [r7, #28]
 80036c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80036cc:	f023 0301 	bic.w	r3, r3, #1
 80036d0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2110      	movs	r1, #16
 80036d8:	4618      	mov	r0, r3
 80036da:	f003 fcbf 	bl	800705c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036de:	2300      	movs	r3, #0
 80036e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036e2:	e046      	b.n	8003772 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80036e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036e6:	015a      	lsls	r2, r3, #5
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	4413      	add	r3, r2
 80036ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80036f0:	461a      	mov	r2, r3
 80036f2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80036f6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80036f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036fa:	015a      	lsls	r2, r3, #5
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	4413      	add	r3, r2
 8003700:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003708:	0151      	lsls	r1, r2, #5
 800370a:	69fa      	ldr	r2, [r7, #28]
 800370c:	440a      	add	r2, r1
 800370e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003712:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003716:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800371a:	015a      	lsls	r2, r3, #5
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	4413      	add	r3, r2
 8003720:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003724:	461a      	mov	r2, r3
 8003726:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800372a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800372c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800372e:	015a      	lsls	r2, r3, #5
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	4413      	add	r3, r2
 8003734:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800373c:	0151      	lsls	r1, r2, #5
 800373e:	69fa      	ldr	r2, [r7, #28]
 8003740:	440a      	add	r2, r1
 8003742:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003746:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800374a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800374c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800374e:	015a      	lsls	r2, r3, #5
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	4413      	add	r3, r2
 8003754:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800375c:	0151      	lsls	r1, r2, #5
 800375e:	69fa      	ldr	r2, [r7, #28]
 8003760:	440a      	add	r2, r1
 8003762:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003766:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800376a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800376c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800376e:	3301      	adds	r3, #1
 8003770:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	791b      	ldrb	r3, [r3, #4]
 8003776:	461a      	mov	r2, r3
 8003778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800377a:	4293      	cmp	r3, r2
 800377c:	d3b2      	bcc.n	80036e4 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003784:	69db      	ldr	r3, [r3, #28]
 8003786:	69fa      	ldr	r2, [r7, #28]
 8003788:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800378c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003790:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	7bdb      	ldrb	r3, [r3, #15]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d016      	beq.n	80037c8 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037a4:	69fa      	ldr	r2, [r7, #28]
 80037a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037aa:	f043 030b 	orr.w	r3, r3, #11
 80037ae:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ba:	69fa      	ldr	r2, [r7, #28]
 80037bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037c0:	f043 030b 	orr.w	r3, r3, #11
 80037c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80037c6:	e015      	b.n	80037f4 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	69fa      	ldr	r2, [r7, #28]
 80037d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037d6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80037da:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80037de:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	69fa      	ldr	r2, [r7, #28]
 80037ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037ee:	f043 030b 	orr.w	r3, r3, #11
 80037f2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	69fa      	ldr	r2, [r7, #28]
 80037fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003802:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003806:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6818      	ldr	r0, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003816:	461a      	mov	r2, r3
 8003818:	f004 fc00 	bl	800801c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	695a      	ldr	r2, [r3, #20]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800382a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4618      	mov	r0, r3
 8003832:	f004 fb2f 	bl	8007e94 <USB_ReadInterrupts>
 8003836:	4603      	mov	r3, r0
 8003838:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800383c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003840:	d123      	bne.n	800388a <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4618      	mov	r0, r3
 8003848:	f004 fbc5 	bl	8007fd6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4618      	mov	r0, r3
 8003852:	f003 fc7c 	bl	800714e <USB_GetDevSpeed>
 8003856:	4603      	mov	r3, r0
 8003858:	461a      	mov	r2, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681c      	ldr	r4, [r3, #0]
 8003862:	f001 fa09 	bl	8004c78 <HAL_RCC_GetHCLKFreq>
 8003866:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800386c:	461a      	mov	r2, r3
 800386e:	4620      	mov	r0, r4
 8003870:	f003 f980 	bl	8006b74 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f006 ff04 	bl	800a682 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	695a      	ldr	r2, [r3, #20]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003888:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4618      	mov	r0, r3
 8003890:	f004 fb00 	bl	8007e94 <USB_ReadInterrupts>
 8003894:	4603      	mov	r3, r0
 8003896:	f003 0308 	and.w	r3, r3, #8
 800389a:	2b08      	cmp	r3, #8
 800389c:	d10a      	bne.n	80038b4 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f006 fee1 	bl	800a666 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	695a      	ldr	r2, [r3, #20]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f002 0208 	and.w	r2, r2, #8
 80038b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4618      	mov	r0, r3
 80038ba:	f004 faeb 	bl	8007e94 <USB_ReadInterrupts>
 80038be:	4603      	mov	r3, r0
 80038c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038c4:	2b80      	cmp	r3, #128	@ 0x80
 80038c6:	d123      	bne.n	8003910 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80038c8:	6a3b      	ldr	r3, [r7, #32]
 80038ca:	699b      	ldr	r3, [r3, #24]
 80038cc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038d0:	6a3b      	ldr	r3, [r7, #32]
 80038d2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80038d4:	2301      	movs	r3, #1
 80038d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80038d8:	e014      	b.n	8003904 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80038da:	6879      	ldr	r1, [r7, #4]
 80038dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038de:	4613      	mov	r3, r2
 80038e0:	00db      	lsls	r3, r3, #3
 80038e2:	4413      	add	r3, r2
 80038e4:	009b      	lsls	r3, r3, #2
 80038e6:	440b      	add	r3, r1
 80038e8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d105      	bne.n	80038fe <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80038f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	4619      	mov	r1, r3
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f000 fb0a 	bl	8003f12 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80038fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003900:	3301      	adds	r3, #1
 8003902:	627b      	str	r3, [r7, #36]	@ 0x24
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	791b      	ldrb	r3, [r3, #4]
 8003908:	461a      	mov	r2, r3
 800390a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390c:	4293      	cmp	r3, r2
 800390e:	d3e4      	bcc.n	80038da <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4618      	mov	r0, r3
 8003916:	f004 fabd 	bl	8007e94 <USB_ReadInterrupts>
 800391a:	4603      	mov	r3, r0
 800391c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003920:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003924:	d13c      	bne.n	80039a0 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003926:	2301      	movs	r3, #1
 8003928:	627b      	str	r3, [r7, #36]	@ 0x24
 800392a:	e02b      	b.n	8003984 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800392c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392e:	015a      	lsls	r2, r3, #5
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	4413      	add	r3, r2
 8003934:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800393c:	6879      	ldr	r1, [r7, #4]
 800393e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003940:	4613      	mov	r3, r2
 8003942:	00db      	lsls	r3, r3, #3
 8003944:	4413      	add	r3, r2
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	440b      	add	r3, r1
 800394a:	3318      	adds	r3, #24
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	2b01      	cmp	r3, #1
 8003950:	d115      	bne.n	800397e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003952:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003954:	2b00      	cmp	r3, #0
 8003956:	da12      	bge.n	800397e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800395c:	4613      	mov	r3, r2
 800395e:	00db      	lsls	r3, r3, #3
 8003960:	4413      	add	r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	440b      	add	r3, r1
 8003966:	3317      	adds	r3, #23
 8003968:	2201      	movs	r2, #1
 800396a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800396c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396e:	b2db      	uxtb	r3, r3
 8003970:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003974:	b2db      	uxtb	r3, r3
 8003976:	4619      	mov	r1, r3
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	f000 faca 	bl	8003f12 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800397e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003980:	3301      	adds	r3, #1
 8003982:	627b      	str	r3, [r7, #36]	@ 0x24
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	791b      	ldrb	r3, [r3, #4]
 8003988:	461a      	mov	r2, r3
 800398a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800398c:	4293      	cmp	r3, r2
 800398e:	d3cd      	bcc.n	800392c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	695a      	ldr	r2, [r3, #20]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800399e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4618      	mov	r0, r3
 80039a6:	f004 fa75 	bl	8007e94 <USB_ReadInterrupts>
 80039aa:	4603      	mov	r3, r0
 80039ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039b0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80039b4:	d156      	bne.n	8003a64 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80039b6:	2301      	movs	r3, #1
 80039b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80039ba:	e045      	b.n	8003a48 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80039bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039be:	015a      	lsls	r2, r3, #5
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	4413      	add	r3, r2
 80039c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80039cc:	6879      	ldr	r1, [r7, #4]
 80039ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039d0:	4613      	mov	r3, r2
 80039d2:	00db      	lsls	r3, r3, #3
 80039d4:	4413      	add	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	440b      	add	r3, r1
 80039da:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d12e      	bne.n	8003a42 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80039e4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	da2b      	bge.n	8003a42 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	0c1a      	lsrs	r2, r3, #16
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80039f4:	4053      	eors	r3, r2
 80039f6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d121      	bne.n	8003a42 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80039fe:	6879      	ldr	r1, [r7, #4]
 8003a00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a02:	4613      	mov	r3, r2
 8003a04:	00db      	lsls	r3, r3, #3
 8003a06:	4413      	add	r3, r2
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	440b      	add	r3, r1
 8003a0c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003a10:	2201      	movs	r2, #1
 8003a12:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003a14:	6a3b      	ldr	r3, [r7, #32]
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003a1c:	6a3b      	ldr	r3, [r7, #32]
 8003a1e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003a20:	6a3b      	ldr	r3, [r7, #32]
 8003a22:	695b      	ldr	r3, [r3, #20]
 8003a24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d10a      	bne.n	8003a42 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	69fa      	ldr	r2, [r7, #28]
 8003a36:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a3e:	6053      	str	r3, [r2, #4]
            break;
 8003a40:	e008      	b.n	8003a54 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a44:	3301      	adds	r3, #1
 8003a46:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	791b      	ldrb	r3, [r3, #4]
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d3b3      	bcc.n	80039bc <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	695a      	ldr	r2, [r3, #20]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003a62:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f004 fa13 	bl	8007e94 <USB_ReadInterrupts>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a78:	d10a      	bne.n	8003a90 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f006 fe82 	bl	800a784 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	695a      	ldr	r2, [r3, #20]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003a8e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f004 f9fd 	bl	8007e94 <USB_ReadInterrupts>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	f003 0304 	and.w	r3, r3, #4
 8003aa0:	2b04      	cmp	r3, #4
 8003aa2:	d115      	bne.n	8003ad0 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	f003 0304 	and.w	r3, r3, #4
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d002      	beq.n	8003abc <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f006 fe72 	bl	800a7a0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	6859      	ldr	r1, [r3, #4]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	69ba      	ldr	r2, [r7, #24]
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	605a      	str	r2, [r3, #4]
 8003acc:	e000      	b.n	8003ad0 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003ace:	bf00      	nop
    }
  }
}
 8003ad0:	3734      	adds	r7, #52	@ 0x34
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd90      	pop	{r4, r7, pc}

08003ad6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b082      	sub	sp, #8
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
 8003ade:	460b      	mov	r3, r1
 8003ae0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d101      	bne.n	8003af0 <HAL_PCD_SetAddress+0x1a>
 8003aec:	2302      	movs	r3, #2
 8003aee:	e012      	b.n	8003b16 <HAL_PCD_SetAddress+0x40>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	78fa      	ldrb	r2, [r7, #3]
 8003afc:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	78fa      	ldrb	r2, [r7, #3]
 8003b04:	4611      	mov	r1, r2
 8003b06:	4618      	mov	r0, r3
 8003b08:	f004 f95c 	bl	8007dc4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3708      	adds	r7, #8
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	b084      	sub	sp, #16
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
 8003b26:	4608      	mov	r0, r1
 8003b28:	4611      	mov	r1, r2
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	70fb      	strb	r3, [r7, #3]
 8003b30:	460b      	mov	r3, r1
 8003b32:	803b      	strh	r3, [r7, #0]
 8003b34:	4613      	mov	r3, r2
 8003b36:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003b3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	da0f      	bge.n	8003b64 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b44:	78fb      	ldrb	r3, [r7, #3]
 8003b46:	f003 020f 	and.w	r2, r3, #15
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	00db      	lsls	r3, r3, #3
 8003b4e:	4413      	add	r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	3310      	adds	r3, #16
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	4413      	add	r3, r2
 8003b58:	3304      	adds	r3, #4
 8003b5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	705a      	strb	r2, [r3, #1]
 8003b62:	e00f      	b.n	8003b84 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b64:	78fb      	ldrb	r3, [r7, #3]
 8003b66:	f003 020f 	and.w	r2, r3, #15
 8003b6a:	4613      	mov	r3, r2
 8003b6c:	00db      	lsls	r3, r3, #3
 8003b6e:	4413      	add	r3, r2
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	4413      	add	r3, r2
 8003b7a:	3304      	adds	r3, #4
 8003b7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2200      	movs	r2, #0
 8003b82:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003b84:	78fb      	ldrb	r3, [r7, #3]
 8003b86:	f003 030f 	and.w	r3, r3, #15
 8003b8a:	b2da      	uxtb	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003b90:	883b      	ldrh	r3, [r7, #0]
 8003b92:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	78ba      	ldrb	r2, [r7, #2]
 8003b9e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	785b      	ldrb	r3, [r3, #1]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d004      	beq.n	8003bb2 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	461a      	mov	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003bb2:	78bb      	ldrb	r3, [r7, #2]
 8003bb4:	2b02      	cmp	r3, #2
 8003bb6:	d102      	bne.n	8003bbe <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d101      	bne.n	8003bcc <HAL_PCD_EP_Open+0xae>
 8003bc8:	2302      	movs	r3, #2
 8003bca:	e00e      	b.n	8003bea <HAL_PCD_EP_Open+0xcc>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68f9      	ldr	r1, [r7, #12]
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f003 fadc 	bl	8007198 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003be8:	7afb      	ldrb	r3, [r7, #11]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3710      	adds	r7, #16
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b084      	sub	sp, #16
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
 8003bfa:	460b      	mov	r3, r1
 8003bfc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003bfe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	da0f      	bge.n	8003c26 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c06:	78fb      	ldrb	r3, [r7, #3]
 8003c08:	f003 020f 	and.w	r2, r3, #15
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	00db      	lsls	r3, r3, #3
 8003c10:	4413      	add	r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	3310      	adds	r3, #16
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	4413      	add	r3, r2
 8003c1a:	3304      	adds	r3, #4
 8003c1c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2201      	movs	r2, #1
 8003c22:	705a      	strb	r2, [r3, #1]
 8003c24:	e00f      	b.n	8003c46 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c26:	78fb      	ldrb	r3, [r7, #3]
 8003c28:	f003 020f 	and.w	r2, r3, #15
 8003c2c:	4613      	mov	r3, r2
 8003c2e:	00db      	lsls	r3, r3, #3
 8003c30:	4413      	add	r3, r2
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	3304      	adds	r3, #4
 8003c3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2200      	movs	r2, #0
 8003c44:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c46:	78fb      	ldrb	r3, [r7, #3]
 8003c48:	f003 030f 	and.w	r3, r3, #15
 8003c4c:	b2da      	uxtb	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d101      	bne.n	8003c60 <HAL_PCD_EP_Close+0x6e>
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	e00e      	b.n	8003c7e <HAL_PCD_EP_Close+0x8c>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	68f9      	ldr	r1, [r7, #12]
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f003 fb1a 	bl	80072a8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3710      	adds	r7, #16
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b086      	sub	sp, #24
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	60f8      	str	r0, [r7, #12]
 8003c8e:	607a      	str	r2, [r7, #4]
 8003c90:	603b      	str	r3, [r7, #0]
 8003c92:	460b      	mov	r3, r1
 8003c94:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c96:	7afb      	ldrb	r3, [r7, #11]
 8003c98:	f003 020f 	and.w	r2, r3, #15
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	00db      	lsls	r3, r3, #3
 8003ca0:	4413      	add	r3, r2
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ca8:	68fa      	ldr	r2, [r7, #12]
 8003caa:	4413      	add	r3, r2
 8003cac:	3304      	adds	r3, #4
 8003cae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	683a      	ldr	r2, [r7, #0]
 8003cba:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003cc8:	7afb      	ldrb	r3, [r7, #11]
 8003cca:	f003 030f 	and.w	r3, r3, #15
 8003cce:	b2da      	uxtb	r2, r3
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	799b      	ldrb	r3, [r3, #6]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d102      	bne.n	8003ce2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6818      	ldr	r0, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	799b      	ldrb	r3, [r3, #6]
 8003cea:	461a      	mov	r2, r3
 8003cec:	6979      	ldr	r1, [r7, #20]
 8003cee:	f003 fbb7 	bl	8007460 <USB_EPStartXfer>

  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3718      	adds	r7, #24
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	460b      	mov	r3, r1
 8003d06:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003d08:	78fb      	ldrb	r3, [r7, #3]
 8003d0a:	f003 020f 	and.w	r2, r3, #15
 8003d0e:	6879      	ldr	r1, [r7, #4]
 8003d10:	4613      	mov	r3, r2
 8003d12:	00db      	lsls	r3, r3, #3
 8003d14:	4413      	add	r3, r2
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	440b      	add	r3, r1
 8003d1a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003d1e:	681b      	ldr	r3, [r3, #0]
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	370c      	adds	r7, #12
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr

08003d2c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b086      	sub	sp, #24
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	607a      	str	r2, [r7, #4]
 8003d36:	603b      	str	r3, [r7, #0]
 8003d38:	460b      	mov	r3, r1
 8003d3a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d3c:	7afb      	ldrb	r3, [r7, #11]
 8003d3e:	f003 020f 	and.w	r2, r3, #15
 8003d42:	4613      	mov	r3, r2
 8003d44:	00db      	lsls	r3, r3, #3
 8003d46:	4413      	add	r3, r2
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	3310      	adds	r3, #16
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	4413      	add	r3, r2
 8003d50:	3304      	adds	r3, #4
 8003d52:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	683a      	ldr	r2, [r7, #0]
 8003d5e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	2200      	movs	r2, #0
 8003d64:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d6c:	7afb      	ldrb	r3, [r7, #11]
 8003d6e:	f003 030f 	and.w	r3, r3, #15
 8003d72:	b2da      	uxtb	r2, r3
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	799b      	ldrb	r3, [r3, #6]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d102      	bne.n	8003d86 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6818      	ldr	r0, [r3, #0]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	799b      	ldrb	r3, [r3, #6]
 8003d8e:	461a      	mov	r2, r3
 8003d90:	6979      	ldr	r1, [r7, #20]
 8003d92:	f003 fb65 	bl	8007460 <USB_EPStartXfer>

  return HAL_OK;
 8003d96:	2300      	movs	r3, #0
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3718      	adds	r7, #24
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	460b      	mov	r3, r1
 8003daa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003dac:	78fb      	ldrb	r3, [r7, #3]
 8003dae:	f003 030f 	and.w	r3, r3, #15
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	7912      	ldrb	r2, [r2, #4]
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d901      	bls.n	8003dbe <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e04f      	b.n	8003e5e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003dbe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	da0f      	bge.n	8003de6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003dc6:	78fb      	ldrb	r3, [r7, #3]
 8003dc8:	f003 020f 	and.w	r2, r3, #15
 8003dcc:	4613      	mov	r3, r2
 8003dce:	00db      	lsls	r3, r3, #3
 8003dd0:	4413      	add	r3, r2
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	3310      	adds	r3, #16
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	4413      	add	r3, r2
 8003dda:	3304      	adds	r3, #4
 8003ddc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2201      	movs	r2, #1
 8003de2:	705a      	strb	r2, [r3, #1]
 8003de4:	e00d      	b.n	8003e02 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003de6:	78fa      	ldrb	r2, [r7, #3]
 8003de8:	4613      	mov	r3, r2
 8003dea:	00db      	lsls	r3, r3, #3
 8003dec:	4413      	add	r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	4413      	add	r3, r2
 8003df8:	3304      	adds	r3, #4
 8003dfa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2201      	movs	r2, #1
 8003e06:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e08:	78fb      	ldrb	r3, [r7, #3]
 8003e0a:	f003 030f 	and.w	r3, r3, #15
 8003e0e:	b2da      	uxtb	r2, r3
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d101      	bne.n	8003e22 <HAL_PCD_EP_SetStall+0x82>
 8003e1e:	2302      	movs	r3, #2
 8003e20:	e01d      	b.n	8003e5e <HAL_PCD_EP_SetStall+0xbe>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	68f9      	ldr	r1, [r7, #12]
 8003e30:	4618      	mov	r0, r3
 8003e32:	f003 fef3 	bl	8007c1c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003e36:	78fb      	ldrb	r3, [r7, #3]
 8003e38:	f003 030f 	and.w	r3, r3, #15
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d109      	bne.n	8003e54 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6818      	ldr	r0, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	7999      	ldrb	r1, [r3, #6]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003e4e:	461a      	mov	r2, r3
 8003e50:	f004 f8e4 	bl	800801c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e66:	b580      	push	{r7, lr}
 8003e68:	b084      	sub	sp, #16
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
 8003e6e:	460b      	mov	r3, r1
 8003e70:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003e72:	78fb      	ldrb	r3, [r7, #3]
 8003e74:	f003 030f 	and.w	r3, r3, #15
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	7912      	ldrb	r2, [r2, #4]
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d901      	bls.n	8003e84 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e042      	b.n	8003f0a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003e84:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	da0f      	bge.n	8003eac <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e8c:	78fb      	ldrb	r3, [r7, #3]
 8003e8e:	f003 020f 	and.w	r2, r3, #15
 8003e92:	4613      	mov	r3, r2
 8003e94:	00db      	lsls	r3, r3, #3
 8003e96:	4413      	add	r3, r2
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	3310      	adds	r3, #16
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	3304      	adds	r3, #4
 8003ea2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	705a      	strb	r2, [r3, #1]
 8003eaa:	e00f      	b.n	8003ecc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003eac:	78fb      	ldrb	r3, [r7, #3]
 8003eae:	f003 020f 	and.w	r2, r3, #15
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	00db      	lsls	r3, r3, #3
 8003eb6:	4413      	add	r3, r2
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	4413      	add	r3, r2
 8003ec2:	3304      	adds	r3, #4
 8003ec4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ed2:	78fb      	ldrb	r3, [r7, #3]
 8003ed4:	f003 030f 	and.w	r3, r3, #15
 8003ed8:	b2da      	uxtb	r2, r3
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d101      	bne.n	8003eec <HAL_PCD_EP_ClrStall+0x86>
 8003ee8:	2302      	movs	r3, #2
 8003eea:	e00e      	b.n	8003f0a <HAL_PCD_EP_ClrStall+0xa4>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68f9      	ldr	r1, [r7, #12]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f003 fefc 	bl	8007cf8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3710      	adds	r7, #16
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b084      	sub	sp, #16
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003f1e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	da0c      	bge.n	8003f40 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f26:	78fb      	ldrb	r3, [r7, #3]
 8003f28:	f003 020f 	and.w	r2, r3, #15
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	00db      	lsls	r3, r3, #3
 8003f30:	4413      	add	r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	3310      	adds	r3, #16
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	4413      	add	r3, r2
 8003f3a:	3304      	adds	r3, #4
 8003f3c:	60fb      	str	r3, [r7, #12]
 8003f3e:	e00c      	b.n	8003f5a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f40:	78fb      	ldrb	r3, [r7, #3]
 8003f42:	f003 020f 	and.w	r2, r3, #15
 8003f46:	4613      	mov	r3, r2
 8003f48:	00db      	lsls	r3, r3, #3
 8003f4a:	4413      	add	r3, r2
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	4413      	add	r3, r2
 8003f56:	3304      	adds	r3, #4
 8003f58:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	68f9      	ldr	r1, [r7, #12]
 8003f60:	4618      	mov	r0, r3
 8003f62:	f003 fd1b 	bl	800799c <USB_EPStopXfer>
 8003f66:	4603      	mov	r3, r0
 8003f68:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003f6a:	7afb      	ldrb	r3, [r7, #11]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3710      	adds	r7, #16
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b08a      	sub	sp, #40	@ 0x28
 8003f78:	af02      	add	r7, sp, #8
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003f88:	683a      	ldr	r2, [r7, #0]
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	00db      	lsls	r3, r3, #3
 8003f8e:	4413      	add	r3, r2
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	3310      	adds	r3, #16
 8003f94:	687a      	ldr	r2, [r7, #4]
 8003f96:	4413      	add	r3, r2
 8003f98:	3304      	adds	r3, #4
 8003f9a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	695a      	ldr	r2, [r3, #20]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	691b      	ldr	r3, [r3, #16]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d901      	bls.n	8003fac <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e06b      	b.n	8004084 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	691a      	ldr	r2, [r3, #16]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	695b      	ldr	r3, [r3, #20]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	69fa      	ldr	r2, [r7, #28]
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d902      	bls.n	8003fc8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	3303      	adds	r3, #3
 8003fcc:	089b      	lsrs	r3, r3, #2
 8003fce:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003fd0:	e02a      	b.n	8004028 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	691a      	ldr	r2, [r3, #16]
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	1ad3      	subs	r3, r2, r3
 8003fdc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	69fa      	ldr	r2, [r7, #28]
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d902      	bls.n	8003fee <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	3303      	adds	r3, #3
 8003ff2:	089b      	lsrs	r3, r3, #2
 8003ff4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	68d9      	ldr	r1, [r3, #12]
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	b2da      	uxtb	r2, r3
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004006:	9300      	str	r3, [sp, #0]
 8004008:	4603      	mov	r3, r0
 800400a:	6978      	ldr	r0, [r7, #20]
 800400c:	f003 fd70 	bl	8007af0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	68da      	ldr	r2, [r3, #12]
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	441a      	add	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	695a      	ldr	r2, [r3, #20]
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	441a      	add	r2, r3
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	015a      	lsls	r2, r3, #5
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	4413      	add	r3, r2
 8004030:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004034:	699b      	ldr	r3, [r3, #24]
 8004036:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	429a      	cmp	r2, r3
 800403c:	d809      	bhi.n	8004052 <PCD_WriteEmptyTxFifo+0xde>
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	695a      	ldr	r2, [r3, #20]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004046:	429a      	cmp	r2, r3
 8004048:	d203      	bcs.n	8004052 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	691b      	ldr	r3, [r3, #16]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1bf      	bne.n	8003fd2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	691a      	ldr	r2, [r3, #16]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	695b      	ldr	r3, [r3, #20]
 800405a:	429a      	cmp	r2, r3
 800405c:	d811      	bhi.n	8004082 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	f003 030f 	and.w	r3, r3, #15
 8004064:	2201      	movs	r2, #1
 8004066:	fa02 f303 	lsl.w	r3, r2, r3
 800406a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004072:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	43db      	mvns	r3, r3
 8004078:	6939      	ldr	r1, [r7, #16]
 800407a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800407e:	4013      	ands	r3, r2
 8004080:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	4618      	mov	r0, r3
 8004086:	3720      	adds	r7, #32
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b088      	sub	sp, #32
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	333c      	adds	r3, #60	@ 0x3c
 80040a4:	3304      	adds	r3, #4
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	015a      	lsls	r2, r3, #5
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	4413      	add	r3, r2
 80040b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	799b      	ldrb	r3, [r3, #6]
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d17b      	bne.n	80041ba <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	f003 0308 	and.w	r3, r3, #8
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d015      	beq.n	80040f8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	4a61      	ldr	r2, [pc, #388]	@ (8004254 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	f240 80b9 	bls.w	8004248 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80040dc:	2b00      	cmp	r3, #0
 80040de:	f000 80b3 	beq.w	8004248 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	015a      	lsls	r2, r3, #5
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	4413      	add	r3, r2
 80040ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040ee:	461a      	mov	r2, r3
 80040f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040f4:	6093      	str	r3, [r2, #8]
 80040f6:	e0a7      	b.n	8004248 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	f003 0320 	and.w	r3, r3, #32
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d009      	beq.n	8004116 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	015a      	lsls	r2, r3, #5
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	4413      	add	r3, r2
 800410a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800410e:	461a      	mov	r2, r3
 8004110:	2320      	movs	r3, #32
 8004112:	6093      	str	r3, [r2, #8]
 8004114:	e098      	b.n	8004248 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800411c:	2b00      	cmp	r3, #0
 800411e:	f040 8093 	bne.w	8004248 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	4a4b      	ldr	r2, [pc, #300]	@ (8004254 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d90f      	bls.n	800414a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004130:	2b00      	cmp	r3, #0
 8004132:	d00a      	beq.n	800414a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	015a      	lsls	r2, r3, #5
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	4413      	add	r3, r2
 800413c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004140:	461a      	mov	r2, r3
 8004142:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004146:	6093      	str	r3, [r2, #8]
 8004148:	e07e      	b.n	8004248 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800414a:	683a      	ldr	r2, [r7, #0]
 800414c:	4613      	mov	r3, r2
 800414e:	00db      	lsls	r3, r3, #3
 8004150:	4413      	add	r3, r2
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	4413      	add	r3, r2
 800415c:	3304      	adds	r3, #4
 800415e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6a1a      	ldr	r2, [r3, #32]
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	0159      	lsls	r1, r3, #5
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	440b      	add	r3, r1
 800416c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004176:	1ad2      	subs	r2, r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d114      	bne.n	80041ac <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d109      	bne.n	800419e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6818      	ldr	r0, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004194:	461a      	mov	r2, r3
 8004196:	2101      	movs	r1, #1
 8004198:	f003 ff40 	bl	800801c <USB_EP0_OutStart>
 800419c:	e006      	b.n	80041ac <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	68da      	ldr	r2, [r3, #12]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	695b      	ldr	r3, [r3, #20]
 80041a6:	441a      	add	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	4619      	mov	r1, r3
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f006 fa22 	bl	800a5fc <HAL_PCD_DataOutStageCallback>
 80041b8:	e046      	b.n	8004248 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	4a26      	ldr	r2, [pc, #152]	@ (8004258 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d124      	bne.n	800420c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d00a      	beq.n	80041e2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	015a      	lsls	r2, r3, #5
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	4413      	add	r3, r2
 80041d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041d8:	461a      	mov	r2, r3
 80041da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041de:	6093      	str	r3, [r2, #8]
 80041e0:	e032      	b.n	8004248 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	f003 0320 	and.w	r3, r3, #32
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d008      	beq.n	80041fe <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	015a      	lsls	r2, r3, #5
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	4413      	add	r3, r2
 80041f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041f8:	461a      	mov	r2, r3
 80041fa:	2320      	movs	r3, #32
 80041fc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	b2db      	uxtb	r3, r3
 8004202:	4619      	mov	r1, r3
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f006 f9f9 	bl	800a5fc <HAL_PCD_DataOutStageCallback>
 800420a:	e01d      	b.n	8004248 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d114      	bne.n	800423c <PCD_EP_OutXfrComplete_int+0x1b0>
 8004212:	6879      	ldr	r1, [r7, #4]
 8004214:	683a      	ldr	r2, [r7, #0]
 8004216:	4613      	mov	r3, r2
 8004218:	00db      	lsls	r3, r3, #3
 800421a:	4413      	add	r3, r2
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	440b      	add	r3, r1
 8004220:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d108      	bne.n	800423c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6818      	ldr	r0, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004234:	461a      	mov	r2, r3
 8004236:	2100      	movs	r1, #0
 8004238:	f003 fef0 	bl	800801c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	b2db      	uxtb	r3, r3
 8004240:	4619      	mov	r1, r3
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f006 f9da 	bl	800a5fc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004248:	2300      	movs	r3, #0
}
 800424a:	4618      	mov	r0, r3
 800424c:	3720      	adds	r7, #32
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	4f54300a 	.word	0x4f54300a
 8004258:	4f54310a 	.word	0x4f54310a

0800425c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b086      	sub	sp, #24
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	333c      	adds	r3, #60	@ 0x3c
 8004274:	3304      	adds	r3, #4
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	015a      	lsls	r2, r3, #5
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	4413      	add	r3, r2
 8004282:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	4a15      	ldr	r2, [pc, #84]	@ (80042e4 <PCD_EP_OutSetupPacket_int+0x88>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d90e      	bls.n	80042b0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004298:	2b00      	cmp	r3, #0
 800429a:	d009      	beq.n	80042b0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	015a      	lsls	r2, r3, #5
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	4413      	add	r3, r2
 80042a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042a8:	461a      	mov	r2, r3
 80042aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042ae:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f006 f991 	bl	800a5d8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	4a0a      	ldr	r2, [pc, #40]	@ (80042e4 <PCD_EP_OutSetupPacket_int+0x88>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d90c      	bls.n	80042d8 <PCD_EP_OutSetupPacket_int+0x7c>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	799b      	ldrb	r3, [r3, #6]
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d108      	bne.n	80042d8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6818      	ldr	r0, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80042d0:	461a      	mov	r2, r3
 80042d2:	2101      	movs	r1, #1
 80042d4:	f003 fea2 	bl	800801c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80042d8:	2300      	movs	r3, #0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3718      	adds	r7, #24
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	4f54300a 	.word	0x4f54300a

080042e8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b085      	sub	sp, #20
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	460b      	mov	r3, r1
 80042f2:	70fb      	strb	r3, [r7, #3]
 80042f4:	4613      	mov	r3, r2
 80042f6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042fe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004300:	78fb      	ldrb	r3, [r7, #3]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d107      	bne.n	8004316 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004306:	883b      	ldrh	r3, [r7, #0]
 8004308:	0419      	lsls	r1, r3, #16
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68ba      	ldr	r2, [r7, #8]
 8004310:	430a      	orrs	r2, r1
 8004312:	629a      	str	r2, [r3, #40]	@ 0x28
 8004314:	e028      	b.n	8004368 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800431c:	0c1b      	lsrs	r3, r3, #16
 800431e:	68ba      	ldr	r2, [r7, #8]
 8004320:	4413      	add	r3, r2
 8004322:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004324:	2300      	movs	r3, #0
 8004326:	73fb      	strb	r3, [r7, #15]
 8004328:	e00d      	b.n	8004346 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	7bfb      	ldrb	r3, [r7, #15]
 8004330:	3340      	adds	r3, #64	@ 0x40
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	4413      	add	r3, r2
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	0c1b      	lsrs	r3, r3, #16
 800433a:	68ba      	ldr	r2, [r7, #8]
 800433c:	4413      	add	r3, r2
 800433e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004340:	7bfb      	ldrb	r3, [r7, #15]
 8004342:	3301      	adds	r3, #1
 8004344:	73fb      	strb	r3, [r7, #15]
 8004346:	7bfa      	ldrb	r2, [r7, #15]
 8004348:	78fb      	ldrb	r3, [r7, #3]
 800434a:	3b01      	subs	r3, #1
 800434c:	429a      	cmp	r2, r3
 800434e:	d3ec      	bcc.n	800432a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004350:	883b      	ldrh	r3, [r7, #0]
 8004352:	0418      	lsls	r0, r3, #16
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6819      	ldr	r1, [r3, #0]
 8004358:	78fb      	ldrb	r3, [r7, #3]
 800435a:	3b01      	subs	r3, #1
 800435c:	68ba      	ldr	r2, [r7, #8]
 800435e:	4302      	orrs	r2, r0
 8004360:	3340      	adds	r3, #64	@ 0x40
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	440b      	add	r3, r1
 8004366:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3714      	adds	r7, #20
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr

08004376 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004376:	b480      	push	{r7}
 8004378:	b083      	sub	sp, #12
 800437a:	af00      	add	r7, sp, #0
 800437c:	6078      	str	r0, [r7, #4]
 800437e:	460b      	mov	r3, r1
 8004380:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	887a      	ldrh	r2, [r7, #2]
 8004388:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800438a:	2300      	movs	r3, #0
}
 800438c:	4618      	mov	r0, r3
 800438e:	370c      	adds	r7, #12
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr

08004398 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	460b      	mov	r3, r1
 80043a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80043a4:	bf00      	nop
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b086      	sub	sp, #24
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e267      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d075      	beq.n	80044ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80043ce:	4b88      	ldr	r3, [pc, #544]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f003 030c 	and.w	r3, r3, #12
 80043d6:	2b04      	cmp	r3, #4
 80043d8:	d00c      	beq.n	80043f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043da:	4b85      	ldr	r3, [pc, #532]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80043e2:	2b08      	cmp	r3, #8
 80043e4:	d112      	bne.n	800440c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043e6:	4b82      	ldr	r3, [pc, #520]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043f2:	d10b      	bne.n	800440c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043f4:	4b7e      	ldr	r3, [pc, #504]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d05b      	beq.n	80044b8 <HAL_RCC_OscConfig+0x108>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d157      	bne.n	80044b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e242      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004414:	d106      	bne.n	8004424 <HAL_RCC_OscConfig+0x74>
 8004416:	4b76      	ldr	r3, [pc, #472]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a75      	ldr	r2, [pc, #468]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 800441c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004420:	6013      	str	r3, [r2, #0]
 8004422:	e01d      	b.n	8004460 <HAL_RCC_OscConfig+0xb0>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800442c:	d10c      	bne.n	8004448 <HAL_RCC_OscConfig+0x98>
 800442e:	4b70      	ldr	r3, [pc, #448]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a6f      	ldr	r2, [pc, #444]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 8004434:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004438:	6013      	str	r3, [r2, #0]
 800443a:	4b6d      	ldr	r3, [pc, #436]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a6c      	ldr	r2, [pc, #432]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 8004440:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004444:	6013      	str	r3, [r2, #0]
 8004446:	e00b      	b.n	8004460 <HAL_RCC_OscConfig+0xb0>
 8004448:	4b69      	ldr	r3, [pc, #420]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a68      	ldr	r2, [pc, #416]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 800444e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004452:	6013      	str	r3, [r2, #0]
 8004454:	4b66      	ldr	r3, [pc, #408]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a65      	ldr	r2, [pc, #404]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 800445a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800445e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d013      	beq.n	8004490 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004468:	f7fd fd26 	bl	8001eb8 <HAL_GetTick>
 800446c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800446e:	e008      	b.n	8004482 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004470:	f7fd fd22 	bl	8001eb8 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	2b64      	cmp	r3, #100	@ 0x64
 800447c:	d901      	bls.n	8004482 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e207      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004482:	4b5b      	ldr	r3, [pc, #364]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d0f0      	beq.n	8004470 <HAL_RCC_OscConfig+0xc0>
 800448e:	e014      	b.n	80044ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004490:	f7fd fd12 	bl	8001eb8 <HAL_GetTick>
 8004494:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004496:	e008      	b.n	80044aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004498:	f7fd fd0e 	bl	8001eb8 <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	2b64      	cmp	r3, #100	@ 0x64
 80044a4:	d901      	bls.n	80044aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e1f3      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044aa:	4b51      	ldr	r3, [pc, #324]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d1f0      	bne.n	8004498 <HAL_RCC_OscConfig+0xe8>
 80044b6:	e000      	b.n	80044ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0302 	and.w	r3, r3, #2
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d063      	beq.n	800458e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80044c6:	4b4a      	ldr	r3, [pc, #296]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f003 030c 	and.w	r3, r3, #12
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00b      	beq.n	80044ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044d2:	4b47      	ldr	r3, [pc, #284]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80044da:	2b08      	cmp	r3, #8
 80044dc:	d11c      	bne.n	8004518 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044de:	4b44      	ldr	r3, [pc, #272]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d116      	bne.n	8004518 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044ea:	4b41      	ldr	r3, [pc, #260]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d005      	beq.n	8004502 <HAL_RCC_OscConfig+0x152>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d001      	beq.n	8004502 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e1c7      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004502:	4b3b      	ldr	r3, [pc, #236]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	691b      	ldr	r3, [r3, #16]
 800450e:	00db      	lsls	r3, r3, #3
 8004510:	4937      	ldr	r1, [pc, #220]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 8004512:	4313      	orrs	r3, r2
 8004514:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004516:	e03a      	b.n	800458e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d020      	beq.n	8004562 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004520:	4b34      	ldr	r3, [pc, #208]	@ (80045f4 <HAL_RCC_OscConfig+0x244>)
 8004522:	2201      	movs	r2, #1
 8004524:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004526:	f7fd fcc7 	bl	8001eb8 <HAL_GetTick>
 800452a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800452c:	e008      	b.n	8004540 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800452e:	f7fd fcc3 	bl	8001eb8 <HAL_GetTick>
 8004532:	4602      	mov	r2, r0
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	1ad3      	subs	r3, r2, r3
 8004538:	2b02      	cmp	r3, #2
 800453a:	d901      	bls.n	8004540 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800453c:	2303      	movs	r3, #3
 800453e:	e1a8      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004540:	4b2b      	ldr	r3, [pc, #172]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d0f0      	beq.n	800452e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800454c:	4b28      	ldr	r3, [pc, #160]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	00db      	lsls	r3, r3, #3
 800455a:	4925      	ldr	r1, [pc, #148]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 800455c:	4313      	orrs	r3, r2
 800455e:	600b      	str	r3, [r1, #0]
 8004560:	e015      	b.n	800458e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004562:	4b24      	ldr	r3, [pc, #144]	@ (80045f4 <HAL_RCC_OscConfig+0x244>)
 8004564:	2200      	movs	r2, #0
 8004566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004568:	f7fd fca6 	bl	8001eb8 <HAL_GetTick>
 800456c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800456e:	e008      	b.n	8004582 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004570:	f7fd fca2 	bl	8001eb8 <HAL_GetTick>
 8004574:	4602      	mov	r2, r0
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	2b02      	cmp	r3, #2
 800457c:	d901      	bls.n	8004582 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	e187      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004582:	4b1b      	ldr	r3, [pc, #108]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 0302 	and.w	r3, r3, #2
 800458a:	2b00      	cmp	r3, #0
 800458c:	d1f0      	bne.n	8004570 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0308 	and.w	r3, r3, #8
 8004596:	2b00      	cmp	r3, #0
 8004598:	d036      	beq.n	8004608 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d016      	beq.n	80045d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045a2:	4b15      	ldr	r3, [pc, #84]	@ (80045f8 <HAL_RCC_OscConfig+0x248>)
 80045a4:	2201      	movs	r2, #1
 80045a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045a8:	f7fd fc86 	bl	8001eb8 <HAL_GetTick>
 80045ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045ae:	e008      	b.n	80045c2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045b0:	f7fd fc82 	bl	8001eb8 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d901      	bls.n	80045c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e167      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045c2:	4b0b      	ldr	r3, [pc, #44]	@ (80045f0 <HAL_RCC_OscConfig+0x240>)
 80045c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d0f0      	beq.n	80045b0 <HAL_RCC_OscConfig+0x200>
 80045ce:	e01b      	b.n	8004608 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045d0:	4b09      	ldr	r3, [pc, #36]	@ (80045f8 <HAL_RCC_OscConfig+0x248>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045d6:	f7fd fc6f 	bl	8001eb8 <HAL_GetTick>
 80045da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045dc:	e00e      	b.n	80045fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045de:	f7fd fc6b 	bl	8001eb8 <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	d907      	bls.n	80045fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e150      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
 80045f0:	40023800 	.word	0x40023800
 80045f4:	42470000 	.word	0x42470000
 80045f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045fc:	4b88      	ldr	r3, [pc, #544]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 80045fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004600:	f003 0302 	and.w	r3, r3, #2
 8004604:	2b00      	cmp	r3, #0
 8004606:	d1ea      	bne.n	80045de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 0304 	and.w	r3, r3, #4
 8004610:	2b00      	cmp	r3, #0
 8004612:	f000 8097 	beq.w	8004744 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004616:	2300      	movs	r3, #0
 8004618:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800461a:	4b81      	ldr	r3, [pc, #516]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 800461c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800461e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d10f      	bne.n	8004646 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004626:	2300      	movs	r3, #0
 8004628:	60bb      	str	r3, [r7, #8]
 800462a:	4b7d      	ldr	r3, [pc, #500]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 800462c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800462e:	4a7c      	ldr	r2, [pc, #496]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 8004630:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004634:	6413      	str	r3, [r2, #64]	@ 0x40
 8004636:	4b7a      	ldr	r3, [pc, #488]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 8004638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800463a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800463e:	60bb      	str	r3, [r7, #8]
 8004640:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004642:	2301      	movs	r3, #1
 8004644:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004646:	4b77      	ldr	r3, [pc, #476]	@ (8004824 <HAL_RCC_OscConfig+0x474>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800464e:	2b00      	cmp	r3, #0
 8004650:	d118      	bne.n	8004684 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004652:	4b74      	ldr	r3, [pc, #464]	@ (8004824 <HAL_RCC_OscConfig+0x474>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a73      	ldr	r2, [pc, #460]	@ (8004824 <HAL_RCC_OscConfig+0x474>)
 8004658:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800465c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800465e:	f7fd fc2b 	bl	8001eb8 <HAL_GetTick>
 8004662:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004664:	e008      	b.n	8004678 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004666:	f7fd fc27 	bl	8001eb8 <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	2b02      	cmp	r3, #2
 8004672:	d901      	bls.n	8004678 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e10c      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004678:	4b6a      	ldr	r3, [pc, #424]	@ (8004824 <HAL_RCC_OscConfig+0x474>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004680:	2b00      	cmp	r3, #0
 8004682:	d0f0      	beq.n	8004666 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	2b01      	cmp	r3, #1
 800468a:	d106      	bne.n	800469a <HAL_RCC_OscConfig+0x2ea>
 800468c:	4b64      	ldr	r3, [pc, #400]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 800468e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004690:	4a63      	ldr	r2, [pc, #396]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 8004692:	f043 0301 	orr.w	r3, r3, #1
 8004696:	6713      	str	r3, [r2, #112]	@ 0x70
 8004698:	e01c      	b.n	80046d4 <HAL_RCC_OscConfig+0x324>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	2b05      	cmp	r3, #5
 80046a0:	d10c      	bne.n	80046bc <HAL_RCC_OscConfig+0x30c>
 80046a2:	4b5f      	ldr	r3, [pc, #380]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 80046a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046a6:	4a5e      	ldr	r2, [pc, #376]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 80046a8:	f043 0304 	orr.w	r3, r3, #4
 80046ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80046ae:	4b5c      	ldr	r3, [pc, #368]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 80046b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046b2:	4a5b      	ldr	r2, [pc, #364]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 80046b4:	f043 0301 	orr.w	r3, r3, #1
 80046b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80046ba:	e00b      	b.n	80046d4 <HAL_RCC_OscConfig+0x324>
 80046bc:	4b58      	ldr	r3, [pc, #352]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 80046be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046c0:	4a57      	ldr	r2, [pc, #348]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 80046c2:	f023 0301 	bic.w	r3, r3, #1
 80046c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80046c8:	4b55      	ldr	r3, [pc, #340]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 80046ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046cc:	4a54      	ldr	r2, [pc, #336]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 80046ce:	f023 0304 	bic.w	r3, r3, #4
 80046d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d015      	beq.n	8004708 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046dc:	f7fd fbec 	bl	8001eb8 <HAL_GetTick>
 80046e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046e2:	e00a      	b.n	80046fa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046e4:	f7fd fbe8 	bl	8001eb8 <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e0cb      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046fa:	4b49      	ldr	r3, [pc, #292]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 80046fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	2b00      	cmp	r3, #0
 8004704:	d0ee      	beq.n	80046e4 <HAL_RCC_OscConfig+0x334>
 8004706:	e014      	b.n	8004732 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004708:	f7fd fbd6 	bl	8001eb8 <HAL_GetTick>
 800470c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800470e:	e00a      	b.n	8004726 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004710:	f7fd fbd2 	bl	8001eb8 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800471e:	4293      	cmp	r3, r2
 8004720:	d901      	bls.n	8004726 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	e0b5      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004726:	4b3e      	ldr	r3, [pc, #248]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 8004728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800472a:	f003 0302 	and.w	r3, r3, #2
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1ee      	bne.n	8004710 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004732:	7dfb      	ldrb	r3, [r7, #23]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d105      	bne.n	8004744 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004738:	4b39      	ldr	r3, [pc, #228]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 800473a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473c:	4a38      	ldr	r2, [pc, #224]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 800473e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004742:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	699b      	ldr	r3, [r3, #24]
 8004748:	2b00      	cmp	r3, #0
 800474a:	f000 80a1 	beq.w	8004890 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800474e:	4b34      	ldr	r3, [pc, #208]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f003 030c 	and.w	r3, r3, #12
 8004756:	2b08      	cmp	r3, #8
 8004758:	d05c      	beq.n	8004814 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	699b      	ldr	r3, [r3, #24]
 800475e:	2b02      	cmp	r3, #2
 8004760:	d141      	bne.n	80047e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004762:	4b31      	ldr	r3, [pc, #196]	@ (8004828 <HAL_RCC_OscConfig+0x478>)
 8004764:	2200      	movs	r2, #0
 8004766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004768:	f7fd fba6 	bl	8001eb8 <HAL_GetTick>
 800476c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800476e:	e008      	b.n	8004782 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004770:	f7fd fba2 	bl	8001eb8 <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	2b02      	cmp	r3, #2
 800477c:	d901      	bls.n	8004782 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e087      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004782:	4b27      	ldr	r3, [pc, #156]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d1f0      	bne.n	8004770 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	69da      	ldr	r2, [r3, #28]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6a1b      	ldr	r3, [r3, #32]
 8004796:	431a      	orrs	r2, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800479c:	019b      	lsls	r3, r3, #6
 800479e:	431a      	orrs	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a4:	085b      	lsrs	r3, r3, #1
 80047a6:	3b01      	subs	r3, #1
 80047a8:	041b      	lsls	r3, r3, #16
 80047aa:	431a      	orrs	r2, r3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b0:	061b      	lsls	r3, r3, #24
 80047b2:	491b      	ldr	r1, [pc, #108]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004828 <HAL_RCC_OscConfig+0x478>)
 80047ba:	2201      	movs	r2, #1
 80047bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047be:	f7fd fb7b 	bl	8001eb8 <HAL_GetTick>
 80047c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047c4:	e008      	b.n	80047d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047c6:	f7fd fb77 	bl	8001eb8 <HAL_GetTick>
 80047ca:	4602      	mov	r2, r0
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d901      	bls.n	80047d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e05c      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047d8:	4b11      	ldr	r3, [pc, #68]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d0f0      	beq.n	80047c6 <HAL_RCC_OscConfig+0x416>
 80047e4:	e054      	b.n	8004890 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047e6:	4b10      	ldr	r3, [pc, #64]	@ (8004828 <HAL_RCC_OscConfig+0x478>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047ec:	f7fd fb64 	bl	8001eb8 <HAL_GetTick>
 80047f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047f2:	e008      	b.n	8004806 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047f4:	f7fd fb60 	bl	8001eb8 <HAL_GetTick>
 80047f8:	4602      	mov	r2, r0
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d901      	bls.n	8004806 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e045      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004806:	4b06      	ldr	r3, [pc, #24]	@ (8004820 <HAL_RCC_OscConfig+0x470>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d1f0      	bne.n	80047f4 <HAL_RCC_OscConfig+0x444>
 8004812:	e03d      	b.n	8004890 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	2b01      	cmp	r3, #1
 800481a:	d107      	bne.n	800482c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e038      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
 8004820:	40023800 	.word	0x40023800
 8004824:	40007000 	.word	0x40007000
 8004828:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800482c:	4b1b      	ldr	r3, [pc, #108]	@ (800489c <HAL_RCC_OscConfig+0x4ec>)
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	699b      	ldr	r3, [r3, #24]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d028      	beq.n	800488c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004844:	429a      	cmp	r2, r3
 8004846:	d121      	bne.n	800488c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004852:	429a      	cmp	r2, r3
 8004854:	d11a      	bne.n	800488c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004856:	68fa      	ldr	r2, [r7, #12]
 8004858:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800485c:	4013      	ands	r3, r2
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004862:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004864:	4293      	cmp	r3, r2
 8004866:	d111      	bne.n	800488c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004872:	085b      	lsrs	r3, r3, #1
 8004874:	3b01      	subs	r3, #1
 8004876:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004878:	429a      	cmp	r2, r3
 800487a:	d107      	bne.n	800488c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004886:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004888:	429a      	cmp	r2, r3
 800488a:	d001      	beq.n	8004890 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e000      	b.n	8004892 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	3718      	adds	r7, #24
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	40023800 	.word	0x40023800

080048a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d101      	bne.n	80048b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e0cc      	b.n	8004a4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048b4:	4b68      	ldr	r3, [pc, #416]	@ (8004a58 <HAL_RCC_ClockConfig+0x1b8>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0307 	and.w	r3, r3, #7
 80048bc:	683a      	ldr	r2, [r7, #0]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d90c      	bls.n	80048dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048c2:	4b65      	ldr	r3, [pc, #404]	@ (8004a58 <HAL_RCC_ClockConfig+0x1b8>)
 80048c4:	683a      	ldr	r2, [r7, #0]
 80048c6:	b2d2      	uxtb	r2, r2
 80048c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048ca:	4b63      	ldr	r3, [pc, #396]	@ (8004a58 <HAL_RCC_ClockConfig+0x1b8>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0307 	and.w	r3, r3, #7
 80048d2:	683a      	ldr	r2, [r7, #0]
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d001      	beq.n	80048dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e0b8      	b.n	8004a4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0302 	and.w	r3, r3, #2
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d020      	beq.n	800492a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 0304 	and.w	r3, r3, #4
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d005      	beq.n	8004900 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048f4:	4b59      	ldr	r3, [pc, #356]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	4a58      	ldr	r2, [pc, #352]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 80048fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80048fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0308 	and.w	r3, r3, #8
 8004908:	2b00      	cmp	r3, #0
 800490a:	d005      	beq.n	8004918 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800490c:	4b53      	ldr	r3, [pc, #332]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	4a52      	ldr	r2, [pc, #328]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004912:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004916:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004918:	4b50      	ldr	r3, [pc, #320]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	494d      	ldr	r1, [pc, #308]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004926:	4313      	orrs	r3, r2
 8004928:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b00      	cmp	r3, #0
 8004934:	d044      	beq.n	80049c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	2b01      	cmp	r3, #1
 800493c:	d107      	bne.n	800494e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800493e:	4b47      	ldr	r3, [pc, #284]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d119      	bne.n	800497e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e07f      	b.n	8004a4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	2b02      	cmp	r3, #2
 8004954:	d003      	beq.n	800495e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800495a:	2b03      	cmp	r3, #3
 800495c:	d107      	bne.n	800496e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800495e:	4b3f      	ldr	r3, [pc, #252]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d109      	bne.n	800497e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e06f      	b.n	8004a4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800496e:	4b3b      	ldr	r3, [pc, #236]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d101      	bne.n	800497e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e067      	b.n	8004a4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800497e:	4b37      	ldr	r3, [pc, #220]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	f023 0203 	bic.w	r2, r3, #3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	4934      	ldr	r1, [pc, #208]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 800498c:	4313      	orrs	r3, r2
 800498e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004990:	f7fd fa92 	bl	8001eb8 <HAL_GetTick>
 8004994:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004996:	e00a      	b.n	80049ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004998:	f7fd fa8e 	bl	8001eb8 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d901      	bls.n	80049ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e04f      	b.n	8004a4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ae:	4b2b      	ldr	r3, [pc, #172]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	f003 020c 	and.w	r2, r3, #12
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	429a      	cmp	r2, r3
 80049be:	d1eb      	bne.n	8004998 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049c0:	4b25      	ldr	r3, [pc, #148]	@ (8004a58 <HAL_RCC_ClockConfig+0x1b8>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0307 	and.w	r3, r3, #7
 80049c8:	683a      	ldr	r2, [r7, #0]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d20c      	bcs.n	80049e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ce:	4b22      	ldr	r3, [pc, #136]	@ (8004a58 <HAL_RCC_ClockConfig+0x1b8>)
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	b2d2      	uxtb	r2, r2
 80049d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049d6:	4b20      	ldr	r3, [pc, #128]	@ (8004a58 <HAL_RCC_ClockConfig+0x1b8>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0307 	and.w	r3, r3, #7
 80049de:	683a      	ldr	r2, [r7, #0]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d001      	beq.n	80049e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e032      	b.n	8004a4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0304 	and.w	r3, r3, #4
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d008      	beq.n	8004a06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049f4:	4b19      	ldr	r3, [pc, #100]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	4916      	ldr	r1, [pc, #88]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004a02:	4313      	orrs	r3, r2
 8004a04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0308 	and.w	r3, r3, #8
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d009      	beq.n	8004a26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a12:	4b12      	ldr	r3, [pc, #72]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	00db      	lsls	r3, r3, #3
 8004a20:	490e      	ldr	r1, [pc, #56]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a26:	f000 f821 	bl	8004a6c <HAL_RCC_GetSysClockFreq>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a5c <HAL_RCC_ClockConfig+0x1bc>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	091b      	lsrs	r3, r3, #4
 8004a32:	f003 030f 	and.w	r3, r3, #15
 8004a36:	490a      	ldr	r1, [pc, #40]	@ (8004a60 <HAL_RCC_ClockConfig+0x1c0>)
 8004a38:	5ccb      	ldrb	r3, [r1, r3]
 8004a3a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a3e:	4a09      	ldr	r2, [pc, #36]	@ (8004a64 <HAL_RCC_ClockConfig+0x1c4>)
 8004a40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004a42:	4b09      	ldr	r3, [pc, #36]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c8>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7fd f9f2 	bl	8001e30 <HAL_InitTick>

  return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3710      	adds	r7, #16
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	40023c00 	.word	0x40023c00
 8004a5c:	40023800 	.word	0x40023800
 8004a60:	0800b72c 	.word	0x0800b72c
 8004a64:	20000000 	.word	0x20000000
 8004a68:	20000004 	.word	0x20000004

08004a6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a70:	b094      	sub	sp, #80	@ 0x50
 8004a72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004a74:	2300      	movs	r3, #0
 8004a76:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004a80:	2300      	movs	r3, #0
 8004a82:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a84:	4b79      	ldr	r3, [pc, #484]	@ (8004c6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	f003 030c 	and.w	r3, r3, #12
 8004a8c:	2b08      	cmp	r3, #8
 8004a8e:	d00d      	beq.n	8004aac <HAL_RCC_GetSysClockFreq+0x40>
 8004a90:	2b08      	cmp	r3, #8
 8004a92:	f200 80e1 	bhi.w	8004c58 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d002      	beq.n	8004aa0 <HAL_RCC_GetSysClockFreq+0x34>
 8004a9a:	2b04      	cmp	r3, #4
 8004a9c:	d003      	beq.n	8004aa6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004a9e:	e0db      	b.n	8004c58 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004aa0:	4b73      	ldr	r3, [pc, #460]	@ (8004c70 <HAL_RCC_GetSysClockFreq+0x204>)
 8004aa2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004aa4:	e0db      	b.n	8004c5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004aa6:	4b73      	ldr	r3, [pc, #460]	@ (8004c74 <HAL_RCC_GetSysClockFreq+0x208>)
 8004aa8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004aaa:	e0d8      	b.n	8004c5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004aac:	4b6f      	ldr	r3, [pc, #444]	@ (8004c6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ab4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ab6:	4b6d      	ldr	r3, [pc, #436]	@ (8004c6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d063      	beq.n	8004b8a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ac2:	4b6a      	ldr	r3, [pc, #424]	@ (8004c6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	099b      	lsrs	r3, r3, #6
 8004ac8:	2200      	movs	r2, #0
 8004aca:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004acc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ad0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ad4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ada:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004ade:	4622      	mov	r2, r4
 8004ae0:	462b      	mov	r3, r5
 8004ae2:	f04f 0000 	mov.w	r0, #0
 8004ae6:	f04f 0100 	mov.w	r1, #0
 8004aea:	0159      	lsls	r1, r3, #5
 8004aec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004af0:	0150      	lsls	r0, r2, #5
 8004af2:	4602      	mov	r2, r0
 8004af4:	460b      	mov	r3, r1
 8004af6:	4621      	mov	r1, r4
 8004af8:	1a51      	subs	r1, r2, r1
 8004afa:	6139      	str	r1, [r7, #16]
 8004afc:	4629      	mov	r1, r5
 8004afe:	eb63 0301 	sbc.w	r3, r3, r1
 8004b02:	617b      	str	r3, [r7, #20]
 8004b04:	f04f 0200 	mov.w	r2, #0
 8004b08:	f04f 0300 	mov.w	r3, #0
 8004b0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b10:	4659      	mov	r1, fp
 8004b12:	018b      	lsls	r3, r1, #6
 8004b14:	4651      	mov	r1, sl
 8004b16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b1a:	4651      	mov	r1, sl
 8004b1c:	018a      	lsls	r2, r1, #6
 8004b1e:	4651      	mov	r1, sl
 8004b20:	ebb2 0801 	subs.w	r8, r2, r1
 8004b24:	4659      	mov	r1, fp
 8004b26:	eb63 0901 	sbc.w	r9, r3, r1
 8004b2a:	f04f 0200 	mov.w	r2, #0
 8004b2e:	f04f 0300 	mov.w	r3, #0
 8004b32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b3e:	4690      	mov	r8, r2
 8004b40:	4699      	mov	r9, r3
 8004b42:	4623      	mov	r3, r4
 8004b44:	eb18 0303 	adds.w	r3, r8, r3
 8004b48:	60bb      	str	r3, [r7, #8]
 8004b4a:	462b      	mov	r3, r5
 8004b4c:	eb49 0303 	adc.w	r3, r9, r3
 8004b50:	60fb      	str	r3, [r7, #12]
 8004b52:	f04f 0200 	mov.w	r2, #0
 8004b56:	f04f 0300 	mov.w	r3, #0
 8004b5a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b5e:	4629      	mov	r1, r5
 8004b60:	024b      	lsls	r3, r1, #9
 8004b62:	4621      	mov	r1, r4
 8004b64:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b68:	4621      	mov	r1, r4
 8004b6a:	024a      	lsls	r2, r1, #9
 8004b6c:	4610      	mov	r0, r2
 8004b6e:	4619      	mov	r1, r3
 8004b70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b72:	2200      	movs	r2, #0
 8004b74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b78:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004b7c:	f7fb fb80 	bl	8000280 <__aeabi_uldivmod>
 8004b80:	4602      	mov	r2, r0
 8004b82:	460b      	mov	r3, r1
 8004b84:	4613      	mov	r3, r2
 8004b86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b88:	e058      	b.n	8004c3c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b8a:	4b38      	ldr	r3, [pc, #224]	@ (8004c6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	099b      	lsrs	r3, r3, #6
 8004b90:	2200      	movs	r2, #0
 8004b92:	4618      	mov	r0, r3
 8004b94:	4611      	mov	r1, r2
 8004b96:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b9a:	623b      	str	r3, [r7, #32]
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ba0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ba4:	4642      	mov	r2, r8
 8004ba6:	464b      	mov	r3, r9
 8004ba8:	f04f 0000 	mov.w	r0, #0
 8004bac:	f04f 0100 	mov.w	r1, #0
 8004bb0:	0159      	lsls	r1, r3, #5
 8004bb2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bb6:	0150      	lsls	r0, r2, #5
 8004bb8:	4602      	mov	r2, r0
 8004bba:	460b      	mov	r3, r1
 8004bbc:	4641      	mov	r1, r8
 8004bbe:	ebb2 0a01 	subs.w	sl, r2, r1
 8004bc2:	4649      	mov	r1, r9
 8004bc4:	eb63 0b01 	sbc.w	fp, r3, r1
 8004bc8:	f04f 0200 	mov.w	r2, #0
 8004bcc:	f04f 0300 	mov.w	r3, #0
 8004bd0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004bd4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004bd8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004bdc:	ebb2 040a 	subs.w	r4, r2, sl
 8004be0:	eb63 050b 	sbc.w	r5, r3, fp
 8004be4:	f04f 0200 	mov.w	r2, #0
 8004be8:	f04f 0300 	mov.w	r3, #0
 8004bec:	00eb      	lsls	r3, r5, #3
 8004bee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004bf2:	00e2      	lsls	r2, r4, #3
 8004bf4:	4614      	mov	r4, r2
 8004bf6:	461d      	mov	r5, r3
 8004bf8:	4643      	mov	r3, r8
 8004bfa:	18e3      	adds	r3, r4, r3
 8004bfc:	603b      	str	r3, [r7, #0]
 8004bfe:	464b      	mov	r3, r9
 8004c00:	eb45 0303 	adc.w	r3, r5, r3
 8004c04:	607b      	str	r3, [r7, #4]
 8004c06:	f04f 0200 	mov.w	r2, #0
 8004c0a:	f04f 0300 	mov.w	r3, #0
 8004c0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c12:	4629      	mov	r1, r5
 8004c14:	028b      	lsls	r3, r1, #10
 8004c16:	4621      	mov	r1, r4
 8004c18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c1c:	4621      	mov	r1, r4
 8004c1e:	028a      	lsls	r2, r1, #10
 8004c20:	4610      	mov	r0, r2
 8004c22:	4619      	mov	r1, r3
 8004c24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c26:	2200      	movs	r2, #0
 8004c28:	61bb      	str	r3, [r7, #24]
 8004c2a:	61fa      	str	r2, [r7, #28]
 8004c2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c30:	f7fb fb26 	bl	8000280 <__aeabi_uldivmod>
 8004c34:	4602      	mov	r2, r0
 8004c36:	460b      	mov	r3, r1
 8004c38:	4613      	mov	r3, r2
 8004c3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004c6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	0c1b      	lsrs	r3, r3, #16
 8004c42:	f003 0303 	and.w	r3, r3, #3
 8004c46:	3301      	adds	r3, #1
 8004c48:	005b      	lsls	r3, r3, #1
 8004c4a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004c4c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c54:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c56:	e002      	b.n	8004c5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c58:	4b05      	ldr	r3, [pc, #20]	@ (8004c70 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c5a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3750      	adds	r7, #80	@ 0x50
 8004c64:	46bd      	mov	sp, r7
 8004c66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c6a:	bf00      	nop
 8004c6c:	40023800 	.word	0x40023800
 8004c70:	00f42400 	.word	0x00f42400
 8004c74:	007a1200 	.word	0x007a1200

08004c78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c7c:	4b03      	ldr	r3, [pc, #12]	@ (8004c8c <HAL_RCC_GetHCLKFreq+0x14>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr
 8004c8a:	bf00      	nop
 8004c8c:	20000000 	.word	0x20000000

08004c90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c94:	f7ff fff0 	bl	8004c78 <HAL_RCC_GetHCLKFreq>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	4b05      	ldr	r3, [pc, #20]	@ (8004cb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	0a9b      	lsrs	r3, r3, #10
 8004ca0:	f003 0307 	and.w	r3, r3, #7
 8004ca4:	4903      	ldr	r1, [pc, #12]	@ (8004cb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ca6:	5ccb      	ldrb	r3, [r1, r3]
 8004ca8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	40023800 	.word	0x40023800
 8004cb4:	0800b73c 	.word	0x0800b73c

08004cb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004cbc:	f7ff ffdc 	bl	8004c78 <HAL_RCC_GetHCLKFreq>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	4b05      	ldr	r3, [pc, #20]	@ (8004cd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	0b5b      	lsrs	r3, r3, #13
 8004cc8:	f003 0307 	and.w	r3, r3, #7
 8004ccc:	4903      	ldr	r1, [pc, #12]	@ (8004cdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004cce:	5ccb      	ldrb	r3, [r1, r3]
 8004cd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	bd80      	pop	{r7, pc}
 8004cd8:	40023800 	.word	0x40023800
 8004cdc:	0800b73c 	.word	0x0800b73c

08004ce0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004cec:	2300      	movs	r3, #0
 8004cee:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 0301 	and.w	r3, r3, #1
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d105      	bne.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d035      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d08:	4b62      	ldr	r3, [pc, #392]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d0e:	f7fd f8d3 	bl	8001eb8 <HAL_GetTick>
 8004d12:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d14:	e008      	b.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d16:	f7fd f8cf 	bl	8001eb8 <HAL_GetTick>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	2b02      	cmp	r3, #2
 8004d22:	d901      	bls.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d24:	2303      	movs	r3, #3
 8004d26:	e0b0      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d28:	4b5b      	ldr	r3, [pc, #364]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d1f0      	bne.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	019a      	lsls	r2, r3, #6
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	071b      	lsls	r3, r3, #28
 8004d40:	4955      	ldr	r1, [pc, #340]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004d48:	4b52      	ldr	r3, [pc, #328]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d4e:	f7fd f8b3 	bl	8001eb8 <HAL_GetTick>
 8004d52:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d54:	e008      	b.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d56:	f7fd f8af 	bl	8001eb8 <HAL_GetTick>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	1ad3      	subs	r3, r2, r3
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d901      	bls.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d64:	2303      	movs	r3, #3
 8004d66:	e090      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d68:	4b4b      	ldr	r3, [pc, #300]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d0f0      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0302 	and.w	r3, r3, #2
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f000 8083 	beq.w	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d82:	2300      	movs	r3, #0
 8004d84:	60fb      	str	r3, [r7, #12]
 8004d86:	4b44      	ldr	r3, [pc, #272]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8a:	4a43      	ldr	r2, [pc, #268]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d90:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d92:	4b41      	ldr	r3, [pc, #260]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d9a:	60fb      	str	r3, [r7, #12]
 8004d9c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004d9e:	4b3f      	ldr	r3, [pc, #252]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a3e      	ldr	r2, [pc, #248]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004da4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004da8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004daa:	f7fd f885 	bl	8001eb8 <HAL_GetTick>
 8004dae:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004db0:	e008      	b.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004db2:	f7fd f881 	bl	8001eb8 <HAL_GetTick>
 8004db6:	4602      	mov	r2, r0
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	1ad3      	subs	r3, r2, r3
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d901      	bls.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e062      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004dc4:	4b35      	ldr	r3, [pc, #212]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d0f0      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004dd0:	4b31      	ldr	r3, [pc, #196]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dd8:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d02f      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004de8:	693a      	ldr	r2, [r7, #16]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d028      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004dee:	4b2a      	ldr	r3, [pc, #168]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004df2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004df6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004df8:	4b29      	ldr	r3, [pc, #164]	@ (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004dfe:	4b28      	ldr	r3, [pc, #160]	@ (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004e00:	2200      	movs	r2, #0
 8004e02:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004e04:	4a24      	ldr	r2, [pc, #144]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e0a:	4b23      	ldr	r3, [pc, #140]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d114      	bne.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004e16:	f7fd f84f 	bl	8001eb8 <HAL_GetTick>
 8004e1a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e1c:	e00a      	b.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e1e:	f7fd f84b 	bl	8001eb8 <HAL_GetTick>
 8004e22:	4602      	mov	r2, r0
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d901      	bls.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e02a      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e34:	4b18      	ldr	r3, [pc, #96]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e38:	f003 0302 	and.w	r3, r3, #2
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d0ee      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e4c:	d10d      	bne.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004e4e:	4b12      	ldr	r3, [pc, #72]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004e5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e62:	490d      	ldr	r1, [pc, #52]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	608b      	str	r3, [r1, #8]
 8004e68:	e005      	b.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	4a0a      	ldr	r2, [pc, #40]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e70:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004e74:	6093      	str	r3, [r2, #8]
 8004e76:	4b08      	ldr	r3, [pc, #32]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e78:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e82:	4905      	ldr	r1, [pc, #20]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e84:	4313      	orrs	r3, r2
 8004e86:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004e88:	2300      	movs	r3, #0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3718      	adds	r7, #24
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	42470068 	.word	0x42470068
 8004e98:	40023800 	.word	0x40023800
 8004e9c:	40007000 	.word	0x40007000
 8004ea0:	42470e40 	.word	0x42470e40

08004ea4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b087      	sub	sp, #28
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004eac:	2300      	movs	r3, #0
 8004eae:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d13f      	bne.n	8004f42 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004ec2:	4b24      	ldr	r3, [pc, #144]	@ (8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004eca:	60fb      	str	r3, [r7, #12]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d006      	beq.n	8004ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ed8:	d12f      	bne.n	8004f3a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004eda:	4b1f      	ldr	r3, [pc, #124]	@ (8004f58 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004edc:	617b      	str	r3, [r7, #20]
          break;
 8004ede:	e02f      	b.n	8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004ee0:	4b1c      	ldr	r3, [pc, #112]	@ (8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ee8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004eec:	d108      	bne.n	8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004eee:	4b19      	ldr	r3, [pc, #100]	@ (8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ef6:	4a19      	ldr	r2, [pc, #100]	@ (8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004efc:	613b      	str	r3, [r7, #16]
 8004efe:	e007      	b.n	8004f10 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004f00:	4b14      	ldr	r3, [pc, #80]	@ (8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f08:	4a15      	ldr	r2, [pc, #84]	@ (8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f0e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004f10:	4b10      	ldr	r3, [pc, #64]	@ (8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f16:	099b      	lsrs	r3, r3, #6
 8004f18:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	fb02 f303 	mul.w	r3, r2, r3
 8004f22:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004f24:	4b0b      	ldr	r3, [pc, #44]	@ (8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f2a:	0f1b      	lsrs	r3, r3, #28
 8004f2c:	f003 0307 	and.w	r3, r3, #7
 8004f30:	68ba      	ldr	r2, [r7, #8]
 8004f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f36:	617b      	str	r3, [r7, #20]
          break;
 8004f38:	e002      	b.n	8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	617b      	str	r3, [r7, #20]
          break;
 8004f3e:	bf00      	nop
        }
      }
      break;
 8004f40:	e000      	b.n	8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8004f42:	bf00      	nop
    }
  }
  return frequency;
 8004f44:	697b      	ldr	r3, [r7, #20]
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	371c      	adds	r7, #28
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	40023800 	.word	0x40023800
 8004f58:	00bb8000 	.word	0x00bb8000
 8004f5c:	007a1200 	.word	0x007a1200
 8004f60:	00f42400 	.word	0x00f42400

08004f64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b082      	sub	sp, #8
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d101      	bne.n	8004f76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e07b      	b.n	800506e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d108      	bne.n	8004f90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f86:	d009      	beq.n	8004f9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	61da      	str	r2, [r3, #28]
 8004f8e:	e005      	b.n	8004f9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d106      	bne.n	8004fbc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f7fc fd36 	bl	8001a28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fd2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004fe4:	431a      	orrs	r2, r3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fee:	431a      	orrs	r2, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	691b      	ldr	r3, [r3, #16]
 8004ff4:	f003 0302 	and.w	r3, r3, #2
 8004ff8:	431a      	orrs	r2, r3
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	695b      	ldr	r3, [r3, #20]
 8004ffe:	f003 0301 	and.w	r3, r3, #1
 8005002:	431a      	orrs	r2, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	699b      	ldr	r3, [r3, #24]
 8005008:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800500c:	431a      	orrs	r2, r3
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	69db      	ldr	r3, [r3, #28]
 8005012:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005016:	431a      	orrs	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a1b      	ldr	r3, [r3, #32]
 800501c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005020:	ea42 0103 	orr.w	r1, r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005028:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	430a      	orrs	r2, r1
 8005032:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	699b      	ldr	r3, [r3, #24]
 8005038:	0c1b      	lsrs	r3, r3, #16
 800503a:	f003 0104 	and.w	r1, r3, #4
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005042:	f003 0210 	and.w	r2, r3, #16
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	430a      	orrs	r2, r1
 800504c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	69da      	ldr	r2, [r3, #28]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800505c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3708      	adds	r7, #8
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b082      	sub	sp, #8
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d101      	bne.n	8005088 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e041      	b.n	800510c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800508e:	b2db      	uxtb	r3, r3
 8005090:	2b00      	cmp	r3, #0
 8005092:	d106      	bne.n	80050a2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f7fc fd89 	bl	8001bb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2202      	movs	r2, #2
 80050a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	3304      	adds	r3, #4
 80050b2:	4619      	mov	r1, r3
 80050b4:	4610      	mov	r0, r2
 80050b6:	f000 fa11 	bl	80054dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2201      	movs	r2, #1
 80050be:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2201      	movs	r2, #1
 80050ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2201      	movs	r2, #1
 80050d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2201      	movs	r2, #1
 80050ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2201      	movs	r2, #1
 80050fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2201      	movs	r2, #1
 8005106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800510a:	2300      	movs	r3, #0
}
 800510c:	4618      	mov	r0, r3
 800510e:	3708      	adds	r7, #8
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b082      	sub	sp, #8
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d101      	bne.n	8005126 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e041      	b.n	80051aa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800512c:	b2db      	uxtb	r3, r3
 800512e:	2b00      	cmp	r3, #0
 8005130:	d106      	bne.n	8005140 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 f839 	bl	80051b2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2202      	movs	r2, #2
 8005144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	3304      	adds	r3, #4
 8005150:	4619      	mov	r1, r3
 8005152:	4610      	mov	r0, r2
 8005154:	f000 f9c2 	bl	80054dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3708      	adds	r7, #8
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}

080051b2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80051b2:	b480      	push	{r7}
 80051b4:	b083      	sub	sp, #12
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80051ba:	bf00      	nop
 80051bc:	370c      	adds	r7, #12
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr
	...

080051c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b084      	sub	sp, #16
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d109      	bne.n	80051ec <HAL_TIM_PWM_Start+0x24>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	bf14      	ite	ne
 80051e4:	2301      	movne	r3, #1
 80051e6:	2300      	moveq	r3, #0
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	e022      	b.n	8005232 <HAL_TIM_PWM_Start+0x6a>
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	2b04      	cmp	r3, #4
 80051f0:	d109      	bne.n	8005206 <HAL_TIM_PWM_Start+0x3e>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	bf14      	ite	ne
 80051fe:	2301      	movne	r3, #1
 8005200:	2300      	moveq	r3, #0
 8005202:	b2db      	uxtb	r3, r3
 8005204:	e015      	b.n	8005232 <HAL_TIM_PWM_Start+0x6a>
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	2b08      	cmp	r3, #8
 800520a:	d109      	bne.n	8005220 <HAL_TIM_PWM_Start+0x58>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005212:	b2db      	uxtb	r3, r3
 8005214:	2b01      	cmp	r3, #1
 8005216:	bf14      	ite	ne
 8005218:	2301      	movne	r3, #1
 800521a:	2300      	moveq	r3, #0
 800521c:	b2db      	uxtb	r3, r3
 800521e:	e008      	b.n	8005232 <HAL_TIM_PWM_Start+0x6a>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005226:	b2db      	uxtb	r3, r3
 8005228:	2b01      	cmp	r3, #1
 800522a:	bf14      	ite	ne
 800522c:	2301      	movne	r3, #1
 800522e:	2300      	moveq	r3, #0
 8005230:	b2db      	uxtb	r3, r3
 8005232:	2b00      	cmp	r3, #0
 8005234:	d001      	beq.n	800523a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e07c      	b.n	8005334 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d104      	bne.n	800524a <HAL_TIM_PWM_Start+0x82>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2202      	movs	r2, #2
 8005244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005248:	e013      	b.n	8005272 <HAL_TIM_PWM_Start+0xaa>
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	2b04      	cmp	r3, #4
 800524e:	d104      	bne.n	800525a <HAL_TIM_PWM_Start+0x92>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2202      	movs	r2, #2
 8005254:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005258:	e00b      	b.n	8005272 <HAL_TIM_PWM_Start+0xaa>
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	2b08      	cmp	r3, #8
 800525e:	d104      	bne.n	800526a <HAL_TIM_PWM_Start+0xa2>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2202      	movs	r2, #2
 8005264:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005268:	e003      	b.n	8005272 <HAL_TIM_PWM_Start+0xaa>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2202      	movs	r2, #2
 800526e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	2201      	movs	r2, #1
 8005278:	6839      	ldr	r1, [r7, #0]
 800527a:	4618      	mov	r0, r3
 800527c:	f000 fb84 	bl	8005988 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a2d      	ldr	r2, [pc, #180]	@ (800533c <HAL_TIM_PWM_Start+0x174>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d004      	beq.n	8005294 <HAL_TIM_PWM_Start+0xcc>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a2c      	ldr	r2, [pc, #176]	@ (8005340 <HAL_TIM_PWM_Start+0x178>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d101      	bne.n	8005298 <HAL_TIM_PWM_Start+0xd0>
 8005294:	2301      	movs	r3, #1
 8005296:	e000      	b.n	800529a <HAL_TIM_PWM_Start+0xd2>
 8005298:	2300      	movs	r3, #0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d007      	beq.n	80052ae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80052ac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a22      	ldr	r2, [pc, #136]	@ (800533c <HAL_TIM_PWM_Start+0x174>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d022      	beq.n	80052fe <HAL_TIM_PWM_Start+0x136>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052c0:	d01d      	beq.n	80052fe <HAL_TIM_PWM_Start+0x136>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a1f      	ldr	r2, [pc, #124]	@ (8005344 <HAL_TIM_PWM_Start+0x17c>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d018      	beq.n	80052fe <HAL_TIM_PWM_Start+0x136>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a1d      	ldr	r2, [pc, #116]	@ (8005348 <HAL_TIM_PWM_Start+0x180>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d013      	beq.n	80052fe <HAL_TIM_PWM_Start+0x136>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a1c      	ldr	r2, [pc, #112]	@ (800534c <HAL_TIM_PWM_Start+0x184>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d00e      	beq.n	80052fe <HAL_TIM_PWM_Start+0x136>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a16      	ldr	r2, [pc, #88]	@ (8005340 <HAL_TIM_PWM_Start+0x178>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d009      	beq.n	80052fe <HAL_TIM_PWM_Start+0x136>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a18      	ldr	r2, [pc, #96]	@ (8005350 <HAL_TIM_PWM_Start+0x188>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d004      	beq.n	80052fe <HAL_TIM_PWM_Start+0x136>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a16      	ldr	r2, [pc, #88]	@ (8005354 <HAL_TIM_PWM_Start+0x18c>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d111      	bne.n	8005322 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	f003 0307 	and.w	r3, r3, #7
 8005308:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2b06      	cmp	r3, #6
 800530e:	d010      	beq.n	8005332 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f042 0201 	orr.w	r2, r2, #1
 800531e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005320:	e007      	b.n	8005332 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f042 0201 	orr.w	r2, r2, #1
 8005330:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005332:	2300      	movs	r3, #0
}
 8005334:	4618      	mov	r0, r3
 8005336:	3710      	adds	r7, #16
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}
 800533c:	40010000 	.word	0x40010000
 8005340:	40010400 	.word	0x40010400
 8005344:	40000400 	.word	0x40000400
 8005348:	40000800 	.word	0x40000800
 800534c:	40000c00 	.word	0x40000c00
 8005350:	40014000 	.word	0x40014000
 8005354:	40001800 	.word	0x40001800

08005358 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b086      	sub	sp, #24
 800535c:	af00      	add	r7, sp, #0
 800535e:	60f8      	str	r0, [r7, #12]
 8005360:	60b9      	str	r1, [r7, #8]
 8005362:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005364:	2300      	movs	r3, #0
 8005366:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800536e:	2b01      	cmp	r3, #1
 8005370:	d101      	bne.n	8005376 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005372:	2302      	movs	r3, #2
 8005374:	e0ae      	b.n	80054d4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2201      	movs	r2, #1
 800537a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2b0c      	cmp	r3, #12
 8005382:	f200 809f 	bhi.w	80054c4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005386:	a201      	add	r2, pc, #4	@ (adr r2, 800538c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800538c:	080053c1 	.word	0x080053c1
 8005390:	080054c5 	.word	0x080054c5
 8005394:	080054c5 	.word	0x080054c5
 8005398:	080054c5 	.word	0x080054c5
 800539c:	08005401 	.word	0x08005401
 80053a0:	080054c5 	.word	0x080054c5
 80053a4:	080054c5 	.word	0x080054c5
 80053a8:	080054c5 	.word	0x080054c5
 80053ac:	08005443 	.word	0x08005443
 80053b0:	080054c5 	.word	0x080054c5
 80053b4:	080054c5 	.word	0x080054c5
 80053b8:	080054c5 	.word	0x080054c5
 80053bc:	08005483 	.word	0x08005483
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68b9      	ldr	r1, [r7, #8]
 80053c6:	4618      	mov	r0, r3
 80053c8:	f000 f92e 	bl	8005628 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	699a      	ldr	r2, [r3, #24]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f042 0208 	orr.w	r2, r2, #8
 80053da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	699a      	ldr	r2, [r3, #24]
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f022 0204 	bic.w	r2, r2, #4
 80053ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	6999      	ldr	r1, [r3, #24]
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	691a      	ldr	r2, [r3, #16]
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	430a      	orrs	r2, r1
 80053fc:	619a      	str	r2, [r3, #24]
      break;
 80053fe:	e064      	b.n	80054ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	68b9      	ldr	r1, [r7, #8]
 8005406:	4618      	mov	r0, r3
 8005408:	f000 f97e 	bl	8005708 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	699a      	ldr	r2, [r3, #24]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800541a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	699a      	ldr	r2, [r3, #24]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800542a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6999      	ldr	r1, [r3, #24]
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	691b      	ldr	r3, [r3, #16]
 8005436:	021a      	lsls	r2, r3, #8
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	430a      	orrs	r2, r1
 800543e:	619a      	str	r2, [r3, #24]
      break;
 8005440:	e043      	b.n	80054ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	68b9      	ldr	r1, [r7, #8]
 8005448:	4618      	mov	r0, r3
 800544a:	f000 f9d3 	bl	80057f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	69da      	ldr	r2, [r3, #28]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f042 0208 	orr.w	r2, r2, #8
 800545c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	69da      	ldr	r2, [r3, #28]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f022 0204 	bic.w	r2, r2, #4
 800546c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	69d9      	ldr	r1, [r3, #28]
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	691a      	ldr	r2, [r3, #16]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	430a      	orrs	r2, r1
 800547e:	61da      	str	r2, [r3, #28]
      break;
 8005480:	e023      	b.n	80054ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	68b9      	ldr	r1, [r7, #8]
 8005488:	4618      	mov	r0, r3
 800548a:	f000 fa27 	bl	80058dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	69da      	ldr	r2, [r3, #28]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800549c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	69da      	ldr	r2, [r3, #28]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	69d9      	ldr	r1, [r3, #28]
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	691b      	ldr	r3, [r3, #16]
 80054b8:	021a      	lsls	r2, r3, #8
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	430a      	orrs	r2, r1
 80054c0:	61da      	str	r2, [r3, #28]
      break;
 80054c2:	e002      	b.n	80054ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	75fb      	strb	r3, [r7, #23]
      break;
 80054c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80054d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3718      	adds	r7, #24
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}

080054dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054dc:	b480      	push	{r7}
 80054de:	b085      	sub	sp, #20
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a43      	ldr	r2, [pc, #268]	@ (80055fc <TIM_Base_SetConfig+0x120>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d013      	beq.n	800551c <TIM_Base_SetConfig+0x40>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054fa:	d00f      	beq.n	800551c <TIM_Base_SetConfig+0x40>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a40      	ldr	r2, [pc, #256]	@ (8005600 <TIM_Base_SetConfig+0x124>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d00b      	beq.n	800551c <TIM_Base_SetConfig+0x40>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a3f      	ldr	r2, [pc, #252]	@ (8005604 <TIM_Base_SetConfig+0x128>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d007      	beq.n	800551c <TIM_Base_SetConfig+0x40>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a3e      	ldr	r2, [pc, #248]	@ (8005608 <TIM_Base_SetConfig+0x12c>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d003      	beq.n	800551c <TIM_Base_SetConfig+0x40>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a3d      	ldr	r2, [pc, #244]	@ (800560c <TIM_Base_SetConfig+0x130>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d108      	bne.n	800552e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005522:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	4313      	orrs	r3, r2
 800552c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a32      	ldr	r2, [pc, #200]	@ (80055fc <TIM_Base_SetConfig+0x120>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d02b      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800553c:	d027      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a2f      	ldr	r2, [pc, #188]	@ (8005600 <TIM_Base_SetConfig+0x124>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d023      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a2e      	ldr	r2, [pc, #184]	@ (8005604 <TIM_Base_SetConfig+0x128>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d01f      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4a2d      	ldr	r2, [pc, #180]	@ (8005608 <TIM_Base_SetConfig+0x12c>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d01b      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a2c      	ldr	r2, [pc, #176]	@ (800560c <TIM_Base_SetConfig+0x130>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d017      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a2b      	ldr	r2, [pc, #172]	@ (8005610 <TIM_Base_SetConfig+0x134>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d013      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a2a      	ldr	r2, [pc, #168]	@ (8005614 <TIM_Base_SetConfig+0x138>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d00f      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a29      	ldr	r2, [pc, #164]	@ (8005618 <TIM_Base_SetConfig+0x13c>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d00b      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a28      	ldr	r2, [pc, #160]	@ (800561c <TIM_Base_SetConfig+0x140>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d007      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a27      	ldr	r2, [pc, #156]	@ (8005620 <TIM_Base_SetConfig+0x144>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d003      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a26      	ldr	r2, [pc, #152]	@ (8005624 <TIM_Base_SetConfig+0x148>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d108      	bne.n	80055a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005594:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	68fa      	ldr	r2, [r7, #12]
 800559c:	4313      	orrs	r3, r2
 800559e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	695b      	ldr	r3, [r3, #20]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	689a      	ldr	r2, [r3, #8]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a0e      	ldr	r2, [pc, #56]	@ (80055fc <TIM_Base_SetConfig+0x120>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d003      	beq.n	80055ce <TIM_Base_SetConfig+0xf2>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a10      	ldr	r2, [pc, #64]	@ (800560c <TIM_Base_SetConfig+0x130>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d103      	bne.n	80055d6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	691a      	ldr	r2, [r3, #16]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f043 0204 	orr.w	r2, r3, #4
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2201      	movs	r2, #1
 80055e6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	601a      	str	r2, [r3, #0]
}
 80055ee:	bf00      	nop
 80055f0:	3714      	adds	r7, #20
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr
 80055fa:	bf00      	nop
 80055fc:	40010000 	.word	0x40010000
 8005600:	40000400 	.word	0x40000400
 8005604:	40000800 	.word	0x40000800
 8005608:	40000c00 	.word	0x40000c00
 800560c:	40010400 	.word	0x40010400
 8005610:	40014000 	.word	0x40014000
 8005614:	40014400 	.word	0x40014400
 8005618:	40014800 	.word	0x40014800
 800561c:	40001800 	.word	0x40001800
 8005620:	40001c00 	.word	0x40001c00
 8005624:	40002000 	.word	0x40002000

08005628 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005628:	b480      	push	{r7}
 800562a:	b087      	sub	sp, #28
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a1b      	ldr	r3, [r3, #32]
 8005636:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6a1b      	ldr	r3, [r3, #32]
 800563c:	f023 0201 	bic.w	r2, r3, #1
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005656:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f023 0303 	bic.w	r3, r3, #3
 800565e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	4313      	orrs	r3, r2
 8005668:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	f023 0302 	bic.w	r3, r3, #2
 8005670:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	697a      	ldr	r2, [r7, #20]
 8005678:	4313      	orrs	r3, r2
 800567a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	4a20      	ldr	r2, [pc, #128]	@ (8005700 <TIM_OC1_SetConfig+0xd8>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d003      	beq.n	800568c <TIM_OC1_SetConfig+0x64>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4a1f      	ldr	r2, [pc, #124]	@ (8005704 <TIM_OC1_SetConfig+0xdc>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d10c      	bne.n	80056a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	f023 0308 	bic.w	r3, r3, #8
 8005692:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	697a      	ldr	r2, [r7, #20]
 800569a:	4313      	orrs	r3, r2
 800569c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	f023 0304 	bic.w	r3, r3, #4
 80056a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a15      	ldr	r2, [pc, #84]	@ (8005700 <TIM_OC1_SetConfig+0xd8>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d003      	beq.n	80056b6 <TIM_OC1_SetConfig+0x8e>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a14      	ldr	r2, [pc, #80]	@ (8005704 <TIM_OC1_SetConfig+0xdc>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d111      	bne.n	80056da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	695b      	ldr	r3, [r3, #20]
 80056ca:	693a      	ldr	r2, [r7, #16]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	699b      	ldr	r3, [r3, #24]
 80056d4:	693a      	ldr	r2, [r7, #16]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	693a      	ldr	r2, [r7, #16]
 80056de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	685a      	ldr	r2, [r3, #4]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	697a      	ldr	r2, [r7, #20]
 80056f2:	621a      	str	r2, [r3, #32]
}
 80056f4:	bf00      	nop
 80056f6:	371c      	adds	r7, #28
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr
 8005700:	40010000 	.word	0x40010000
 8005704:	40010400 	.word	0x40010400

08005708 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005708:	b480      	push	{r7}
 800570a:	b087      	sub	sp, #28
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6a1b      	ldr	r3, [r3, #32]
 8005716:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6a1b      	ldr	r3, [r3, #32]
 800571c:	f023 0210 	bic.w	r2, r3, #16
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	699b      	ldr	r3, [r3, #24]
 800572e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005736:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800573e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	021b      	lsls	r3, r3, #8
 8005746:	68fa      	ldr	r2, [r7, #12]
 8005748:	4313      	orrs	r3, r2
 800574a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	f023 0320 	bic.w	r3, r3, #32
 8005752:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	011b      	lsls	r3, r3, #4
 800575a:	697a      	ldr	r2, [r7, #20]
 800575c:	4313      	orrs	r3, r2
 800575e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a22      	ldr	r2, [pc, #136]	@ (80057ec <TIM_OC2_SetConfig+0xe4>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d003      	beq.n	8005770 <TIM_OC2_SetConfig+0x68>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a21      	ldr	r2, [pc, #132]	@ (80057f0 <TIM_OC2_SetConfig+0xe8>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d10d      	bne.n	800578c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005776:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	011b      	lsls	r3, r3, #4
 800577e:	697a      	ldr	r2, [r7, #20]
 8005780:	4313      	orrs	r3, r2
 8005782:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800578a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	4a17      	ldr	r2, [pc, #92]	@ (80057ec <TIM_OC2_SetConfig+0xe4>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d003      	beq.n	800579c <TIM_OC2_SetConfig+0x94>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	4a16      	ldr	r2, [pc, #88]	@ (80057f0 <TIM_OC2_SetConfig+0xe8>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d113      	bne.n	80057c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	695b      	ldr	r3, [r3, #20]
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	693a      	ldr	r2, [r7, #16]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	699b      	ldr	r3, [r3, #24]
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	693a      	ldr	r2, [r7, #16]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	693a      	ldr	r2, [r7, #16]
 80057c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	685a      	ldr	r2, [r3, #4]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	697a      	ldr	r2, [r7, #20]
 80057dc:	621a      	str	r2, [r3, #32]
}
 80057de:	bf00      	nop
 80057e0:	371c      	adds	r7, #28
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr
 80057ea:	bf00      	nop
 80057ec:	40010000 	.word	0x40010000
 80057f0:	40010400 	.word	0x40010400

080057f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b087      	sub	sp, #28
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6a1b      	ldr	r3, [r3, #32]
 8005802:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6a1b      	ldr	r3, [r3, #32]
 8005808:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	69db      	ldr	r3, [r3, #28]
 800581a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005822:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f023 0303 	bic.w	r3, r3, #3
 800582a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	68fa      	ldr	r2, [r7, #12]
 8005832:	4313      	orrs	r3, r2
 8005834:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800583c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	021b      	lsls	r3, r3, #8
 8005844:	697a      	ldr	r2, [r7, #20]
 8005846:	4313      	orrs	r3, r2
 8005848:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a21      	ldr	r2, [pc, #132]	@ (80058d4 <TIM_OC3_SetConfig+0xe0>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d003      	beq.n	800585a <TIM_OC3_SetConfig+0x66>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a20      	ldr	r2, [pc, #128]	@ (80058d8 <TIM_OC3_SetConfig+0xe4>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d10d      	bne.n	8005876 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005860:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	021b      	lsls	r3, r3, #8
 8005868:	697a      	ldr	r2, [r7, #20]
 800586a:	4313      	orrs	r3, r2
 800586c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005874:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a16      	ldr	r2, [pc, #88]	@ (80058d4 <TIM_OC3_SetConfig+0xe0>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d003      	beq.n	8005886 <TIM_OC3_SetConfig+0x92>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a15      	ldr	r2, [pc, #84]	@ (80058d8 <TIM_OC3_SetConfig+0xe4>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d113      	bne.n	80058ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800588c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005894:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	695b      	ldr	r3, [r3, #20]
 800589a:	011b      	lsls	r3, r3, #4
 800589c:	693a      	ldr	r2, [r7, #16]
 800589e:	4313      	orrs	r3, r2
 80058a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	699b      	ldr	r3, [r3, #24]
 80058a6:	011b      	lsls	r3, r3, #4
 80058a8:	693a      	ldr	r2, [r7, #16]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	68fa      	ldr	r2, [r7, #12]
 80058b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	685a      	ldr	r2, [r3, #4]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	697a      	ldr	r2, [r7, #20]
 80058c6:	621a      	str	r2, [r3, #32]
}
 80058c8:	bf00      	nop
 80058ca:	371c      	adds	r7, #28
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr
 80058d4:	40010000 	.word	0x40010000
 80058d8:	40010400 	.word	0x40010400

080058dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058dc:	b480      	push	{r7}
 80058de:	b087      	sub	sp, #28
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a1b      	ldr	r3, [r3, #32]
 80058ea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a1b      	ldr	r3, [r3, #32]
 80058f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	69db      	ldr	r3, [r3, #28]
 8005902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800590a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005912:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	021b      	lsls	r3, r3, #8
 800591a:	68fa      	ldr	r2, [r7, #12]
 800591c:	4313      	orrs	r3, r2
 800591e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005926:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	031b      	lsls	r3, r3, #12
 800592e:	693a      	ldr	r2, [r7, #16]
 8005930:	4313      	orrs	r3, r2
 8005932:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	4a12      	ldr	r2, [pc, #72]	@ (8005980 <TIM_OC4_SetConfig+0xa4>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d003      	beq.n	8005944 <TIM_OC4_SetConfig+0x68>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a11      	ldr	r2, [pc, #68]	@ (8005984 <TIM_OC4_SetConfig+0xa8>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d109      	bne.n	8005958 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800594a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	695b      	ldr	r3, [r3, #20]
 8005950:	019b      	lsls	r3, r3, #6
 8005952:	697a      	ldr	r2, [r7, #20]
 8005954:	4313      	orrs	r3, r2
 8005956:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	697a      	ldr	r2, [r7, #20]
 800595c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	68fa      	ldr	r2, [r7, #12]
 8005962:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	685a      	ldr	r2, [r3, #4]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	693a      	ldr	r2, [r7, #16]
 8005970:	621a      	str	r2, [r3, #32]
}
 8005972:	bf00      	nop
 8005974:	371c      	adds	r7, #28
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr
 800597e:	bf00      	nop
 8005980:	40010000 	.word	0x40010000
 8005984:	40010400 	.word	0x40010400

08005988 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005988:	b480      	push	{r7}
 800598a:	b087      	sub	sp, #28
 800598c:	af00      	add	r7, sp, #0
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	60b9      	str	r1, [r7, #8]
 8005992:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	f003 031f 	and.w	r3, r3, #31
 800599a:	2201      	movs	r2, #1
 800599c:	fa02 f303 	lsl.w	r3, r2, r3
 80059a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	6a1a      	ldr	r2, [r3, #32]
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	43db      	mvns	r3, r3
 80059aa:	401a      	ands	r2, r3
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6a1a      	ldr	r2, [r3, #32]
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	f003 031f 	and.w	r3, r3, #31
 80059ba:	6879      	ldr	r1, [r7, #4]
 80059bc:	fa01 f303 	lsl.w	r3, r1, r3
 80059c0:	431a      	orrs	r2, r3
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	621a      	str	r2, [r3, #32]
}
 80059c6:	bf00      	nop
 80059c8:	371c      	adds	r7, #28
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr

080059d2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059d2:	b580      	push	{r7, lr}
 80059d4:	b082      	sub	sp, #8
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d101      	bne.n	80059e4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e042      	b.n	8005a6a <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059ea:	b2db      	uxtb	r3, r3
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d106      	bne.n	80059fe <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2200      	movs	r2, #0
 80059f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f7fc f97d 	bl	8001cf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2224      	movs	r2, #36	@ 0x24
 8005a02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	68da      	ldr	r2, [r3, #12]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a14:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 fdd4 	bl	80065c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	691a      	ldr	r2, [r3, #16]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a2a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	695a      	ldr	r2, [r3, #20]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a3a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68da      	ldr	r2, [r3, #12]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a4a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2220      	movs	r2, #32
 8005a56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2220      	movs	r2, #32
 8005a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005a68:	2300      	movs	r3, #0
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3708      	adds	r7, #8
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}

08005a72 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a72:	b580      	push	{r7, lr}
 8005a74:	b08a      	sub	sp, #40	@ 0x28
 8005a76:	af02      	add	r7, sp, #8
 8005a78:	60f8      	str	r0, [r7, #12]
 8005a7a:	60b9      	str	r1, [r7, #8]
 8005a7c:	603b      	str	r3, [r7, #0]
 8005a7e:	4613      	mov	r3, r2
 8005a80:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005a82:	2300      	movs	r3, #0
 8005a84:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	2b20      	cmp	r3, #32
 8005a90:	d175      	bne.n	8005b7e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d002      	beq.n	8005a9e <HAL_UART_Transmit+0x2c>
 8005a98:	88fb      	ldrh	r3, [r7, #6]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d101      	bne.n	8005aa2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e06e      	b.n	8005b80 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2221      	movs	r2, #33	@ 0x21
 8005aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ab0:	f7fc fa02 	bl	8001eb8 <HAL_GetTick>
 8005ab4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	88fa      	ldrh	r2, [r7, #6]
 8005aba:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	88fa      	ldrh	r2, [r7, #6]
 8005ac0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005aca:	d108      	bne.n	8005ade <HAL_UART_Transmit+0x6c>
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	691b      	ldr	r3, [r3, #16]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d104      	bne.n	8005ade <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	61bb      	str	r3, [r7, #24]
 8005adc:	e003      	b.n	8005ae6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ae6:	e02e      	b.n	8005b46 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	9300      	str	r3, [sp, #0]
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	2200      	movs	r2, #0
 8005af0:	2180      	movs	r1, #128	@ 0x80
 8005af2:	68f8      	ldr	r0, [r7, #12]
 8005af4:	f000 fb38 	bl	8006168 <UART_WaitOnFlagUntilTimeout>
 8005af8:	4603      	mov	r3, r0
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d005      	beq.n	8005b0a <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2220      	movs	r2, #32
 8005b02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e03a      	b.n	8005b80 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d10b      	bne.n	8005b28 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	881b      	ldrh	r3, [r3, #0]
 8005b14:	461a      	mov	r2, r3
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b1e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	3302      	adds	r3, #2
 8005b24:	61bb      	str	r3, [r7, #24]
 8005b26:	e007      	b.n	8005b38 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b28:	69fb      	ldr	r3, [r7, #28]
 8005b2a:	781a      	ldrb	r2, [r3, #0]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	3301      	adds	r3, #1
 8005b36:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b3c:	b29b      	uxth	r3, r3
 8005b3e:	3b01      	subs	r3, #1
 8005b40:	b29a      	uxth	r2, r3
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d1cb      	bne.n	8005ae8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	9300      	str	r3, [sp, #0]
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	2200      	movs	r2, #0
 8005b58:	2140      	movs	r1, #64	@ 0x40
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	f000 fb04 	bl	8006168 <UART_WaitOnFlagUntilTimeout>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d005      	beq.n	8005b72 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2220      	movs	r2, #32
 8005b6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	e006      	b.n	8005b80 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2220      	movs	r2, #32
 8005b76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	e000      	b.n	8005b80 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005b7e:	2302      	movs	r3, #2
  }
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3720      	adds	r7, #32
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	4613      	mov	r3, r2
 8005b94:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b9c:	b2db      	uxtb	r3, r3
 8005b9e:	2b20      	cmp	r3, #32
 8005ba0:	d112      	bne.n	8005bc8 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d002      	beq.n	8005bae <HAL_UART_Receive_IT+0x26>
 8005ba8:	88fb      	ldrh	r3, [r7, #6]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d101      	bne.n	8005bb2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e00b      	b.n	8005bca <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005bb8:	88fb      	ldrh	r3, [r7, #6]
 8005bba:	461a      	mov	r2, r3
 8005bbc:	68b9      	ldr	r1, [r7, #8]
 8005bbe:	68f8      	ldr	r0, [r7, #12]
 8005bc0:	f000 fb2b 	bl	800621a <UART_Start_Receive_IT>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	e000      	b.n	8005bca <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005bc8:	2302      	movs	r3, #2
  }
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3710      	adds	r7, #16
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
	...

08005bd4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b0ba      	sub	sp, #232	@ 0xe8
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005c00:	2300      	movs	r3, #0
 8005c02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005c06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c0a:	f003 030f 	and.w	r3, r3, #15
 8005c0e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005c12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d10f      	bne.n	8005c3a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c1e:	f003 0320 	and.w	r3, r3, #32
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d009      	beq.n	8005c3a <HAL_UART_IRQHandler+0x66>
 8005c26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c2a:	f003 0320 	and.w	r3, r3, #32
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d003      	beq.n	8005c3a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f000 fc07 	bl	8006446 <UART_Receive_IT>
      return;
 8005c38:	e273      	b.n	8006122 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005c3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	f000 80de 	beq.w	8005e00 <HAL_UART_IRQHandler+0x22c>
 8005c44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c48:	f003 0301 	and.w	r3, r3, #1
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d106      	bne.n	8005c5e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005c50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c54:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	f000 80d1 	beq.w	8005e00 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005c5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c62:	f003 0301 	and.w	r3, r3, #1
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00b      	beq.n	8005c82 <HAL_UART_IRQHandler+0xae>
 8005c6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d005      	beq.n	8005c82 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c7a:	f043 0201 	orr.w	r2, r3, #1
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c86:	f003 0304 	and.w	r3, r3, #4
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00b      	beq.n	8005ca6 <HAL_UART_IRQHandler+0xd2>
 8005c8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c92:	f003 0301 	and.w	r3, r3, #1
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d005      	beq.n	8005ca6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c9e:	f043 0202 	orr.w	r2, r3, #2
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005ca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005caa:	f003 0302 	and.w	r3, r3, #2
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d00b      	beq.n	8005cca <HAL_UART_IRQHandler+0xf6>
 8005cb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005cb6:	f003 0301 	and.w	r3, r3, #1
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d005      	beq.n	8005cca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cc2:	f043 0204 	orr.w	r2, r3, #4
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005cca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cce:	f003 0308 	and.w	r3, r3, #8
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d011      	beq.n	8005cfa <HAL_UART_IRQHandler+0x126>
 8005cd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cda:	f003 0320 	and.w	r3, r3, #32
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d105      	bne.n	8005cee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005ce2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ce6:	f003 0301 	and.w	r3, r3, #1
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d005      	beq.n	8005cfa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cf2:	f043 0208 	orr.w	r2, r3, #8
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	f000 820a 	beq.w	8006118 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d08:	f003 0320 	and.w	r3, r3, #32
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d008      	beq.n	8005d22 <HAL_UART_IRQHandler+0x14e>
 8005d10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d14:	f003 0320 	and.w	r3, r3, #32
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d002      	beq.n	8005d22 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 fb92 	bl	8006446 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	695b      	ldr	r3, [r3, #20]
 8005d28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d2c:	2b40      	cmp	r3, #64	@ 0x40
 8005d2e:	bf0c      	ite	eq
 8005d30:	2301      	moveq	r3, #1
 8005d32:	2300      	movne	r3, #0
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d3e:	f003 0308 	and.w	r3, r3, #8
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d103      	bne.n	8005d4e <HAL_UART_IRQHandler+0x17a>
 8005d46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d04f      	beq.n	8005dee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 fa9d 	bl	800628e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d5e:	2b40      	cmp	r3, #64	@ 0x40
 8005d60:	d141      	bne.n	8005de6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	3314      	adds	r3, #20
 8005d68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005d70:	e853 3f00 	ldrex	r3, [r3]
 8005d74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005d78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005d7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	3314      	adds	r3, #20
 8005d8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005d8e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005d92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005d9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005d9e:	e841 2300 	strex	r3, r2, [r1]
 8005da2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005da6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d1d9      	bne.n	8005d62 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d013      	beq.n	8005dde <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dba:	4a8a      	ldr	r2, [pc, #552]	@ (8005fe4 <HAL_UART_IRQHandler+0x410>)
 8005dbc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7fc fa29 	bl	800221a <HAL_DMA_Abort_IT>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d016      	beq.n	8005dfc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dd4:	687a      	ldr	r2, [r7, #4]
 8005dd6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005dd8:	4610      	mov	r0, r2
 8005dda:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ddc:	e00e      	b.n	8005dfc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 f9ac 	bl	800613c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005de4:	e00a      	b.n	8005dfc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 f9a8 	bl	800613c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dec:	e006      	b.n	8005dfc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f000 f9a4 	bl	800613c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005dfa:	e18d      	b.n	8006118 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dfc:	bf00      	nop
    return;
 8005dfe:	e18b      	b.n	8006118 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	f040 8167 	bne.w	80060d8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005e0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e0e:	f003 0310 	and.w	r3, r3, #16
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	f000 8160 	beq.w	80060d8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005e18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e1c:	f003 0310 	and.w	r3, r3, #16
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	f000 8159 	beq.w	80060d8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e26:	2300      	movs	r3, #0
 8005e28:	60bb      	str	r3, [r7, #8]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	60bb      	str	r3, [r7, #8]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	60bb      	str	r3, [r7, #8]
 8005e3a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	695b      	ldr	r3, [r3, #20]
 8005e42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e46:	2b40      	cmp	r3, #64	@ 0x40
 8005e48:	f040 80ce 	bne.w	8005fe8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005e58:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	f000 80a9 	beq.w	8005fb4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	f080 80a2 	bcs.w	8005fb4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e76:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e7c:	69db      	ldr	r3, [r3, #28]
 8005e7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e82:	f000 8088 	beq.w	8005f96 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	330c      	adds	r3, #12
 8005e8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e90:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005e94:	e853 3f00 	ldrex	r3, [r3]
 8005e98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005e9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ea0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ea4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	330c      	adds	r3, #12
 8005eae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005eb2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005eb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005ebe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005ec2:	e841 2300 	strex	r3, r2, [r1]
 8005ec6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005eca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1d9      	bne.n	8005e86 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	3314      	adds	r3, #20
 8005ed8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005edc:	e853 3f00 	ldrex	r3, [r3]
 8005ee0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005ee2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005ee4:	f023 0301 	bic.w	r3, r3, #1
 8005ee8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	3314      	adds	r3, #20
 8005ef2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005ef6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005efa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005efe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005f02:	e841 2300 	strex	r3, r2, [r1]
 8005f06:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005f08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d1e1      	bne.n	8005ed2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	3314      	adds	r3, #20
 8005f14:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f18:	e853 3f00 	ldrex	r3, [r3]
 8005f1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005f1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	3314      	adds	r3, #20
 8005f2e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005f32:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005f34:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f36:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005f38:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005f3a:	e841 2300 	strex	r3, r2, [r1]
 8005f3e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005f40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d1e3      	bne.n	8005f0e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2220      	movs	r2, #32
 8005f4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	330c      	adds	r3, #12
 8005f5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f5e:	e853 3f00 	ldrex	r3, [r3]
 8005f62:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005f64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f66:	f023 0310 	bic.w	r3, r3, #16
 8005f6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	330c      	adds	r3, #12
 8005f74:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005f78:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005f7a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f7c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f7e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005f80:	e841 2300 	strex	r3, r2, [r1]
 8005f84:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005f86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d1e3      	bne.n	8005f54 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f90:	4618      	mov	r0, r3
 8005f92:	f7fc f8d2 	bl	800213a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2202      	movs	r2, #2
 8005f9a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	1ad3      	subs	r3, r2, r3
 8005fa8:	b29b      	uxth	r3, r3
 8005faa:	4619      	mov	r1, r3
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f000 f8cf 	bl	8006150 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005fb2:	e0b3      	b.n	800611c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005fb8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	f040 80ad 	bne.w	800611c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fc6:	69db      	ldr	r3, [r3, #28]
 8005fc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fcc:	f040 80a6 	bne.w	800611c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2202      	movs	r2, #2
 8005fd4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005fda:	4619      	mov	r1, r3
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f000 f8b7 	bl	8006150 <HAL_UARTEx_RxEventCallback>
      return;
 8005fe2:	e09b      	b.n	800611c <HAL_UART_IRQHandler+0x548>
 8005fe4:	08006355 	.word	0x08006355
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	1ad3      	subs	r3, r2, r3
 8005ff4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ffc:	b29b      	uxth	r3, r3
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	f000 808e 	beq.w	8006120 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006004:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006008:	2b00      	cmp	r3, #0
 800600a:	f000 8089 	beq.w	8006120 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	330c      	adds	r3, #12
 8006014:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006018:	e853 3f00 	ldrex	r3, [r3]
 800601c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800601e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006020:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006024:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	330c      	adds	r3, #12
 800602e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006032:	647a      	str	r2, [r7, #68]	@ 0x44
 8006034:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006036:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006038:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800603a:	e841 2300 	strex	r3, r2, [r1]
 800603e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006040:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006042:	2b00      	cmp	r3, #0
 8006044:	d1e3      	bne.n	800600e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	3314      	adds	r3, #20
 800604c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006050:	e853 3f00 	ldrex	r3, [r3]
 8006054:	623b      	str	r3, [r7, #32]
   return(result);
 8006056:	6a3b      	ldr	r3, [r7, #32]
 8006058:	f023 0301 	bic.w	r3, r3, #1
 800605c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	3314      	adds	r3, #20
 8006066:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800606a:	633a      	str	r2, [r7, #48]	@ 0x30
 800606c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800606e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006070:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006072:	e841 2300 	strex	r3, r2, [r1]
 8006076:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1e3      	bne.n	8006046 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2220      	movs	r2, #32
 8006082:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	330c      	adds	r3, #12
 8006092:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	e853 3f00 	ldrex	r3, [r3]
 800609a:	60fb      	str	r3, [r7, #12]
   return(result);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f023 0310 	bic.w	r3, r3, #16
 80060a2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	330c      	adds	r3, #12
 80060ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80060b0:	61fa      	str	r2, [r7, #28]
 80060b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b4:	69b9      	ldr	r1, [r7, #24]
 80060b6:	69fa      	ldr	r2, [r7, #28]
 80060b8:	e841 2300 	strex	r3, r2, [r1]
 80060bc:	617b      	str	r3, [r7, #20]
   return(result);
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d1e3      	bne.n	800608c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2202      	movs	r2, #2
 80060c8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80060ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80060ce:	4619      	mov	r1, r3
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f000 f83d 	bl	8006150 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80060d6:	e023      	b.n	8006120 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80060d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d009      	beq.n	80060f8 <HAL_UART_IRQHandler+0x524>
 80060e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d003      	beq.n	80060f8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f000 f940 	bl	8006376 <UART_Transmit_IT>
    return;
 80060f6:	e014      	b.n	8006122 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80060f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006100:	2b00      	cmp	r3, #0
 8006102:	d00e      	beq.n	8006122 <HAL_UART_IRQHandler+0x54e>
 8006104:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006108:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800610c:	2b00      	cmp	r3, #0
 800610e:	d008      	beq.n	8006122 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 f980 	bl	8006416 <UART_EndTransmit_IT>
    return;
 8006116:	e004      	b.n	8006122 <HAL_UART_IRQHandler+0x54e>
    return;
 8006118:	bf00      	nop
 800611a:	e002      	b.n	8006122 <HAL_UART_IRQHandler+0x54e>
      return;
 800611c:	bf00      	nop
 800611e:	e000      	b.n	8006122 <HAL_UART_IRQHandler+0x54e>
      return;
 8006120:	bf00      	nop
  }
}
 8006122:	37e8      	adds	r7, #232	@ 0xe8
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006130:	bf00      	nop
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006144:	bf00      	nop
 8006146:	370c      	adds	r7, #12
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
 8006158:	460b      	mov	r3, r1
 800615a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800615c:	bf00      	nop
 800615e:	370c      	adds	r7, #12
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr

08006168 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b086      	sub	sp, #24
 800616c:	af00      	add	r7, sp, #0
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	60b9      	str	r1, [r7, #8]
 8006172:	603b      	str	r3, [r7, #0]
 8006174:	4613      	mov	r3, r2
 8006176:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006178:	e03b      	b.n	80061f2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800617a:	6a3b      	ldr	r3, [r7, #32]
 800617c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006180:	d037      	beq.n	80061f2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006182:	f7fb fe99 	bl	8001eb8 <HAL_GetTick>
 8006186:	4602      	mov	r2, r0
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	1ad3      	subs	r3, r2, r3
 800618c:	6a3a      	ldr	r2, [r7, #32]
 800618e:	429a      	cmp	r2, r3
 8006190:	d302      	bcc.n	8006198 <UART_WaitOnFlagUntilTimeout+0x30>
 8006192:	6a3b      	ldr	r3, [r7, #32]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d101      	bne.n	800619c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006198:	2303      	movs	r3, #3
 800619a:	e03a      	b.n	8006212 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	f003 0304 	and.w	r3, r3, #4
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d023      	beq.n	80061f2 <UART_WaitOnFlagUntilTimeout+0x8a>
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	2b80      	cmp	r3, #128	@ 0x80
 80061ae:	d020      	beq.n	80061f2 <UART_WaitOnFlagUntilTimeout+0x8a>
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	2b40      	cmp	r3, #64	@ 0x40
 80061b4:	d01d      	beq.n	80061f2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f003 0308 	and.w	r3, r3, #8
 80061c0:	2b08      	cmp	r3, #8
 80061c2:	d116      	bne.n	80061f2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80061c4:	2300      	movs	r3, #0
 80061c6:	617b      	str	r3, [r7, #20]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	617b      	str	r3, [r7, #20]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	617b      	str	r3, [r7, #20]
 80061d8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80061da:	68f8      	ldr	r0, [r7, #12]
 80061dc:	f000 f857 	bl	800628e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2208      	movs	r2, #8
 80061e4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2200      	movs	r2, #0
 80061ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e00f      	b.n	8006212 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	4013      	ands	r3, r2
 80061fc:	68ba      	ldr	r2, [r7, #8]
 80061fe:	429a      	cmp	r2, r3
 8006200:	bf0c      	ite	eq
 8006202:	2301      	moveq	r3, #1
 8006204:	2300      	movne	r3, #0
 8006206:	b2db      	uxtb	r3, r3
 8006208:	461a      	mov	r2, r3
 800620a:	79fb      	ldrb	r3, [r7, #7]
 800620c:	429a      	cmp	r2, r3
 800620e:	d0b4      	beq.n	800617a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006210:	2300      	movs	r3, #0
}
 8006212:	4618      	mov	r0, r3
 8006214:	3718      	adds	r7, #24
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}

0800621a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800621a:	b480      	push	{r7}
 800621c:	b085      	sub	sp, #20
 800621e:	af00      	add	r7, sp, #0
 8006220:	60f8      	str	r0, [r7, #12]
 8006222:	60b9      	str	r1, [r7, #8]
 8006224:	4613      	mov	r3, r2
 8006226:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	68ba      	ldr	r2, [r7, #8]
 800622c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	88fa      	ldrh	r2, [r7, #6]
 8006232:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	88fa      	ldrh	r2, [r7, #6]
 8006238:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2222      	movs	r2, #34	@ 0x22
 8006244:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	691b      	ldr	r3, [r3, #16]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d007      	beq.n	8006260 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	68da      	ldr	r2, [r3, #12]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800625e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	695a      	ldr	r2, [r3, #20]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f042 0201 	orr.w	r2, r2, #1
 800626e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	68da      	ldr	r2, [r3, #12]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f042 0220 	orr.w	r2, r2, #32
 800627e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006280:	2300      	movs	r3, #0
}
 8006282:	4618      	mov	r0, r3
 8006284:	3714      	adds	r7, #20
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr

0800628e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800628e:	b480      	push	{r7}
 8006290:	b095      	sub	sp, #84	@ 0x54
 8006292:	af00      	add	r7, sp, #0
 8006294:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	330c      	adds	r3, #12
 800629c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800629e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062a0:	e853 3f00 	ldrex	r3, [r3]
 80062a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80062a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	330c      	adds	r3, #12
 80062b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80062b6:	643a      	str	r2, [r7, #64]	@ 0x40
 80062b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80062bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80062be:	e841 2300 	strex	r3, r2, [r1]
 80062c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80062c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d1e5      	bne.n	8006296 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	3314      	adds	r3, #20
 80062d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d2:	6a3b      	ldr	r3, [r7, #32]
 80062d4:	e853 3f00 	ldrex	r3, [r3]
 80062d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	f023 0301 	bic.w	r3, r3, #1
 80062e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	3314      	adds	r3, #20
 80062e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80062ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80062f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062f2:	e841 2300 	strex	r3, r2, [r1]
 80062f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80062f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d1e5      	bne.n	80062ca <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006302:	2b01      	cmp	r3, #1
 8006304:	d119      	bne.n	800633a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	330c      	adds	r3, #12
 800630c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	e853 3f00 	ldrex	r3, [r3]
 8006314:	60bb      	str	r3, [r7, #8]
   return(result);
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	f023 0310 	bic.w	r3, r3, #16
 800631c:	647b      	str	r3, [r7, #68]	@ 0x44
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	330c      	adds	r3, #12
 8006324:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006326:	61ba      	str	r2, [r7, #24]
 8006328:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632a:	6979      	ldr	r1, [r7, #20]
 800632c:	69ba      	ldr	r2, [r7, #24]
 800632e:	e841 2300 	strex	r3, r2, [r1]
 8006332:	613b      	str	r3, [r7, #16]
   return(result);
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d1e5      	bne.n	8006306 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2220      	movs	r2, #32
 800633e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006348:	bf00      	nop
 800634a:	3754      	adds	r7, #84	@ 0x54
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b084      	sub	sp, #16
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006360:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2200      	movs	r2, #0
 8006366:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006368:	68f8      	ldr	r0, [r7, #12]
 800636a:	f7ff fee7 	bl	800613c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800636e:	bf00      	nop
 8006370:	3710      	adds	r7, #16
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}

08006376 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006376:	b480      	push	{r7}
 8006378:	b085      	sub	sp, #20
 800637a:	af00      	add	r7, sp, #0
 800637c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006384:	b2db      	uxtb	r3, r3
 8006386:	2b21      	cmp	r3, #33	@ 0x21
 8006388:	d13e      	bne.n	8006408 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006392:	d114      	bne.n	80063be <UART_Transmit_IT+0x48>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	691b      	ldr	r3, [r3, #16]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d110      	bne.n	80063be <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a1b      	ldr	r3, [r3, #32]
 80063a0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	881b      	ldrh	r3, [r3, #0]
 80063a6:	461a      	mov	r2, r3
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063b0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6a1b      	ldr	r3, [r3, #32]
 80063b6:	1c9a      	adds	r2, r3, #2
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	621a      	str	r2, [r3, #32]
 80063bc:	e008      	b.n	80063d0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6a1b      	ldr	r3, [r3, #32]
 80063c2:	1c59      	adds	r1, r3, #1
 80063c4:	687a      	ldr	r2, [r7, #4]
 80063c6:	6211      	str	r1, [r2, #32]
 80063c8:	781a      	ldrb	r2, [r3, #0]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80063d4:	b29b      	uxth	r3, r3
 80063d6:	3b01      	subs	r3, #1
 80063d8:	b29b      	uxth	r3, r3
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	4619      	mov	r1, r3
 80063de:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d10f      	bne.n	8006404 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68da      	ldr	r2, [r3, #12]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80063f2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	68da      	ldr	r2, [r3, #12]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006402:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006404:	2300      	movs	r3, #0
 8006406:	e000      	b.n	800640a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006408:	2302      	movs	r3, #2
  }
}
 800640a:	4618      	mov	r0, r3
 800640c:	3714      	adds	r7, #20
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr

08006416 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006416:	b580      	push	{r7, lr}
 8006418:	b082      	sub	sp, #8
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	68da      	ldr	r2, [r3, #12]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800642c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2220      	movs	r2, #32
 8006432:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f7ff fe76 	bl	8006128 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	3708      	adds	r7, #8
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}

08006446 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006446:	b580      	push	{r7, lr}
 8006448:	b08c      	sub	sp, #48	@ 0x30
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800644e:	2300      	movs	r3, #0
 8006450:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006452:	2300      	movs	r3, #0
 8006454:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800645c:	b2db      	uxtb	r3, r3
 800645e:	2b22      	cmp	r3, #34	@ 0x22
 8006460:	f040 80aa 	bne.w	80065b8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800646c:	d115      	bne.n	800649a <UART_Receive_IT+0x54>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d111      	bne.n	800649a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800647a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	b29b      	uxth	r3, r3
 8006484:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006488:	b29a      	uxth	r2, r3
 800648a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800648c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006492:	1c9a      	adds	r2, r3, #2
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	629a      	str	r2, [r3, #40]	@ 0x28
 8006498:	e024      	b.n	80064e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800649e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064a8:	d007      	beq.n	80064ba <UART_Receive_IT+0x74>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d10a      	bne.n	80064c8 <UART_Receive_IT+0x82>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	691b      	ldr	r3, [r3, #16]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d106      	bne.n	80064c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	b2da      	uxtb	r2, r3
 80064c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064c4:	701a      	strb	r2, [r3, #0]
 80064c6:	e008      	b.n	80064da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064d4:	b2da      	uxtb	r2, r3
 80064d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064de:	1c5a      	adds	r2, r3, #1
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	3b01      	subs	r3, #1
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	4619      	mov	r1, r3
 80064f2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d15d      	bne.n	80065b4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68da      	ldr	r2, [r3, #12]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f022 0220 	bic.w	r2, r2, #32
 8006506:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	68da      	ldr	r2, [r3, #12]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006516:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	695a      	ldr	r2, [r3, #20]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f022 0201 	bic.w	r2, r2, #1
 8006526:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2220      	movs	r2, #32
 800652c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800653a:	2b01      	cmp	r3, #1
 800653c:	d135      	bne.n	80065aa <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2200      	movs	r2, #0
 8006542:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	330c      	adds	r3, #12
 800654a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	e853 3f00 	ldrex	r3, [r3]
 8006552:	613b      	str	r3, [r7, #16]
   return(result);
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	f023 0310 	bic.w	r3, r3, #16
 800655a:	627b      	str	r3, [r7, #36]	@ 0x24
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	330c      	adds	r3, #12
 8006562:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006564:	623a      	str	r2, [r7, #32]
 8006566:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006568:	69f9      	ldr	r1, [r7, #28]
 800656a:	6a3a      	ldr	r2, [r7, #32]
 800656c:	e841 2300 	strex	r3, r2, [r1]
 8006570:	61bb      	str	r3, [r7, #24]
   return(result);
 8006572:	69bb      	ldr	r3, [r7, #24]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d1e5      	bne.n	8006544 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f003 0310 	and.w	r3, r3, #16
 8006582:	2b10      	cmp	r3, #16
 8006584:	d10a      	bne.n	800659c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006586:	2300      	movs	r3, #0
 8006588:	60fb      	str	r3, [r7, #12]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	60fb      	str	r3, [r7, #12]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	60fb      	str	r3, [r7, #12]
 800659a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80065a0:	4619      	mov	r1, r3
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f7ff fdd4 	bl	8006150 <HAL_UARTEx_RxEventCallback>
 80065a8:	e002      	b.n	80065b0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f7fa fc7a 	bl	8000ea4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80065b0:	2300      	movs	r3, #0
 80065b2:	e002      	b.n	80065ba <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80065b4:	2300      	movs	r3, #0
 80065b6:	e000      	b.n	80065ba <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80065b8:	2302      	movs	r3, #2
  }
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3730      	adds	r7, #48	@ 0x30
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}
	...

080065c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065c8:	b0c0      	sub	sp, #256	@ 0x100
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80065d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	691b      	ldr	r3, [r3, #16]
 80065d8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80065dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065e0:	68d9      	ldr	r1, [r3, #12]
 80065e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065e6:	681a      	ldr	r2, [r3, #0]
 80065e8:	ea40 0301 	orr.w	r3, r0, r1
 80065ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80065ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065f2:	689a      	ldr	r2, [r3, #8]
 80065f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065f8:	691b      	ldr	r3, [r3, #16]
 80065fa:	431a      	orrs	r2, r3
 80065fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006600:	695b      	ldr	r3, [r3, #20]
 8006602:	431a      	orrs	r2, r3
 8006604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006608:	69db      	ldr	r3, [r3, #28]
 800660a:	4313      	orrs	r3, r2
 800660c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800661c:	f021 010c 	bic.w	r1, r1, #12
 8006620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800662a:	430b      	orrs	r3, r1
 800662c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800662e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	695b      	ldr	r3, [r3, #20]
 8006636:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800663a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800663e:	6999      	ldr	r1, [r3, #24]
 8006640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006644:	681a      	ldr	r2, [r3, #0]
 8006646:	ea40 0301 	orr.w	r3, r0, r1
 800664a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800664c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	4b8f      	ldr	r3, [pc, #572]	@ (8006890 <UART_SetConfig+0x2cc>)
 8006654:	429a      	cmp	r2, r3
 8006656:	d005      	beq.n	8006664 <UART_SetConfig+0xa0>
 8006658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	4b8d      	ldr	r3, [pc, #564]	@ (8006894 <UART_SetConfig+0x2d0>)
 8006660:	429a      	cmp	r2, r3
 8006662:	d104      	bne.n	800666e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006664:	f7fe fb28 	bl	8004cb8 <HAL_RCC_GetPCLK2Freq>
 8006668:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800666c:	e003      	b.n	8006676 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800666e:	f7fe fb0f 	bl	8004c90 <HAL_RCC_GetPCLK1Freq>
 8006672:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800667a:	69db      	ldr	r3, [r3, #28]
 800667c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006680:	f040 810c 	bne.w	800689c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006684:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006688:	2200      	movs	r2, #0
 800668a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800668e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006692:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006696:	4622      	mov	r2, r4
 8006698:	462b      	mov	r3, r5
 800669a:	1891      	adds	r1, r2, r2
 800669c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800669e:	415b      	adcs	r3, r3
 80066a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80066a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80066a6:	4621      	mov	r1, r4
 80066a8:	eb12 0801 	adds.w	r8, r2, r1
 80066ac:	4629      	mov	r1, r5
 80066ae:	eb43 0901 	adc.w	r9, r3, r1
 80066b2:	f04f 0200 	mov.w	r2, #0
 80066b6:	f04f 0300 	mov.w	r3, #0
 80066ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80066be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80066c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80066c6:	4690      	mov	r8, r2
 80066c8:	4699      	mov	r9, r3
 80066ca:	4623      	mov	r3, r4
 80066cc:	eb18 0303 	adds.w	r3, r8, r3
 80066d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80066d4:	462b      	mov	r3, r5
 80066d6:	eb49 0303 	adc.w	r3, r9, r3
 80066da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80066de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80066ea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80066ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80066f2:	460b      	mov	r3, r1
 80066f4:	18db      	adds	r3, r3, r3
 80066f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80066f8:	4613      	mov	r3, r2
 80066fa:	eb42 0303 	adc.w	r3, r2, r3
 80066fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8006700:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006704:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006708:	f7f9 fdba 	bl	8000280 <__aeabi_uldivmod>
 800670c:	4602      	mov	r2, r0
 800670e:	460b      	mov	r3, r1
 8006710:	4b61      	ldr	r3, [pc, #388]	@ (8006898 <UART_SetConfig+0x2d4>)
 8006712:	fba3 2302 	umull	r2, r3, r3, r2
 8006716:	095b      	lsrs	r3, r3, #5
 8006718:	011c      	lsls	r4, r3, #4
 800671a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800671e:	2200      	movs	r2, #0
 8006720:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006724:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006728:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800672c:	4642      	mov	r2, r8
 800672e:	464b      	mov	r3, r9
 8006730:	1891      	adds	r1, r2, r2
 8006732:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006734:	415b      	adcs	r3, r3
 8006736:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006738:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800673c:	4641      	mov	r1, r8
 800673e:	eb12 0a01 	adds.w	sl, r2, r1
 8006742:	4649      	mov	r1, r9
 8006744:	eb43 0b01 	adc.w	fp, r3, r1
 8006748:	f04f 0200 	mov.w	r2, #0
 800674c:	f04f 0300 	mov.w	r3, #0
 8006750:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006754:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006758:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800675c:	4692      	mov	sl, r2
 800675e:	469b      	mov	fp, r3
 8006760:	4643      	mov	r3, r8
 8006762:	eb1a 0303 	adds.w	r3, sl, r3
 8006766:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800676a:	464b      	mov	r3, r9
 800676c:	eb4b 0303 	adc.w	r3, fp, r3
 8006770:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	2200      	movs	r2, #0
 800677c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006780:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006784:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006788:	460b      	mov	r3, r1
 800678a:	18db      	adds	r3, r3, r3
 800678c:	643b      	str	r3, [r7, #64]	@ 0x40
 800678e:	4613      	mov	r3, r2
 8006790:	eb42 0303 	adc.w	r3, r2, r3
 8006794:	647b      	str	r3, [r7, #68]	@ 0x44
 8006796:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800679a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800679e:	f7f9 fd6f 	bl	8000280 <__aeabi_uldivmod>
 80067a2:	4602      	mov	r2, r0
 80067a4:	460b      	mov	r3, r1
 80067a6:	4611      	mov	r1, r2
 80067a8:	4b3b      	ldr	r3, [pc, #236]	@ (8006898 <UART_SetConfig+0x2d4>)
 80067aa:	fba3 2301 	umull	r2, r3, r3, r1
 80067ae:	095b      	lsrs	r3, r3, #5
 80067b0:	2264      	movs	r2, #100	@ 0x64
 80067b2:	fb02 f303 	mul.w	r3, r2, r3
 80067b6:	1acb      	subs	r3, r1, r3
 80067b8:	00db      	lsls	r3, r3, #3
 80067ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80067be:	4b36      	ldr	r3, [pc, #216]	@ (8006898 <UART_SetConfig+0x2d4>)
 80067c0:	fba3 2302 	umull	r2, r3, r3, r2
 80067c4:	095b      	lsrs	r3, r3, #5
 80067c6:	005b      	lsls	r3, r3, #1
 80067c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80067cc:	441c      	add	r4, r3
 80067ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067d2:	2200      	movs	r2, #0
 80067d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80067d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80067dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80067e0:	4642      	mov	r2, r8
 80067e2:	464b      	mov	r3, r9
 80067e4:	1891      	adds	r1, r2, r2
 80067e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80067e8:	415b      	adcs	r3, r3
 80067ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80067f0:	4641      	mov	r1, r8
 80067f2:	1851      	adds	r1, r2, r1
 80067f4:	6339      	str	r1, [r7, #48]	@ 0x30
 80067f6:	4649      	mov	r1, r9
 80067f8:	414b      	adcs	r3, r1
 80067fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80067fc:	f04f 0200 	mov.w	r2, #0
 8006800:	f04f 0300 	mov.w	r3, #0
 8006804:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006808:	4659      	mov	r1, fp
 800680a:	00cb      	lsls	r3, r1, #3
 800680c:	4651      	mov	r1, sl
 800680e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006812:	4651      	mov	r1, sl
 8006814:	00ca      	lsls	r2, r1, #3
 8006816:	4610      	mov	r0, r2
 8006818:	4619      	mov	r1, r3
 800681a:	4603      	mov	r3, r0
 800681c:	4642      	mov	r2, r8
 800681e:	189b      	adds	r3, r3, r2
 8006820:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006824:	464b      	mov	r3, r9
 8006826:	460a      	mov	r2, r1
 8006828:	eb42 0303 	adc.w	r3, r2, r3
 800682c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	2200      	movs	r2, #0
 8006838:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800683c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006840:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006844:	460b      	mov	r3, r1
 8006846:	18db      	adds	r3, r3, r3
 8006848:	62bb      	str	r3, [r7, #40]	@ 0x28
 800684a:	4613      	mov	r3, r2
 800684c:	eb42 0303 	adc.w	r3, r2, r3
 8006850:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006852:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006856:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800685a:	f7f9 fd11 	bl	8000280 <__aeabi_uldivmod>
 800685e:	4602      	mov	r2, r0
 8006860:	460b      	mov	r3, r1
 8006862:	4b0d      	ldr	r3, [pc, #52]	@ (8006898 <UART_SetConfig+0x2d4>)
 8006864:	fba3 1302 	umull	r1, r3, r3, r2
 8006868:	095b      	lsrs	r3, r3, #5
 800686a:	2164      	movs	r1, #100	@ 0x64
 800686c:	fb01 f303 	mul.w	r3, r1, r3
 8006870:	1ad3      	subs	r3, r2, r3
 8006872:	00db      	lsls	r3, r3, #3
 8006874:	3332      	adds	r3, #50	@ 0x32
 8006876:	4a08      	ldr	r2, [pc, #32]	@ (8006898 <UART_SetConfig+0x2d4>)
 8006878:	fba2 2303 	umull	r2, r3, r2, r3
 800687c:	095b      	lsrs	r3, r3, #5
 800687e:	f003 0207 	and.w	r2, r3, #7
 8006882:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4422      	add	r2, r4
 800688a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800688c:	e106      	b.n	8006a9c <UART_SetConfig+0x4d8>
 800688e:	bf00      	nop
 8006890:	40011000 	.word	0x40011000
 8006894:	40011400 	.word	0x40011400
 8006898:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800689c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068a0:	2200      	movs	r2, #0
 80068a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80068a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80068aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80068ae:	4642      	mov	r2, r8
 80068b0:	464b      	mov	r3, r9
 80068b2:	1891      	adds	r1, r2, r2
 80068b4:	6239      	str	r1, [r7, #32]
 80068b6:	415b      	adcs	r3, r3
 80068b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80068ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80068be:	4641      	mov	r1, r8
 80068c0:	1854      	adds	r4, r2, r1
 80068c2:	4649      	mov	r1, r9
 80068c4:	eb43 0501 	adc.w	r5, r3, r1
 80068c8:	f04f 0200 	mov.w	r2, #0
 80068cc:	f04f 0300 	mov.w	r3, #0
 80068d0:	00eb      	lsls	r3, r5, #3
 80068d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80068d6:	00e2      	lsls	r2, r4, #3
 80068d8:	4614      	mov	r4, r2
 80068da:	461d      	mov	r5, r3
 80068dc:	4643      	mov	r3, r8
 80068de:	18e3      	adds	r3, r4, r3
 80068e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80068e4:	464b      	mov	r3, r9
 80068e6:	eb45 0303 	adc.w	r3, r5, r3
 80068ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80068ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	2200      	movs	r2, #0
 80068f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80068fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80068fe:	f04f 0200 	mov.w	r2, #0
 8006902:	f04f 0300 	mov.w	r3, #0
 8006906:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800690a:	4629      	mov	r1, r5
 800690c:	008b      	lsls	r3, r1, #2
 800690e:	4621      	mov	r1, r4
 8006910:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006914:	4621      	mov	r1, r4
 8006916:	008a      	lsls	r2, r1, #2
 8006918:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800691c:	f7f9 fcb0 	bl	8000280 <__aeabi_uldivmod>
 8006920:	4602      	mov	r2, r0
 8006922:	460b      	mov	r3, r1
 8006924:	4b60      	ldr	r3, [pc, #384]	@ (8006aa8 <UART_SetConfig+0x4e4>)
 8006926:	fba3 2302 	umull	r2, r3, r3, r2
 800692a:	095b      	lsrs	r3, r3, #5
 800692c:	011c      	lsls	r4, r3, #4
 800692e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006932:	2200      	movs	r2, #0
 8006934:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006938:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800693c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006940:	4642      	mov	r2, r8
 8006942:	464b      	mov	r3, r9
 8006944:	1891      	adds	r1, r2, r2
 8006946:	61b9      	str	r1, [r7, #24]
 8006948:	415b      	adcs	r3, r3
 800694a:	61fb      	str	r3, [r7, #28]
 800694c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006950:	4641      	mov	r1, r8
 8006952:	1851      	adds	r1, r2, r1
 8006954:	6139      	str	r1, [r7, #16]
 8006956:	4649      	mov	r1, r9
 8006958:	414b      	adcs	r3, r1
 800695a:	617b      	str	r3, [r7, #20]
 800695c:	f04f 0200 	mov.w	r2, #0
 8006960:	f04f 0300 	mov.w	r3, #0
 8006964:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006968:	4659      	mov	r1, fp
 800696a:	00cb      	lsls	r3, r1, #3
 800696c:	4651      	mov	r1, sl
 800696e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006972:	4651      	mov	r1, sl
 8006974:	00ca      	lsls	r2, r1, #3
 8006976:	4610      	mov	r0, r2
 8006978:	4619      	mov	r1, r3
 800697a:	4603      	mov	r3, r0
 800697c:	4642      	mov	r2, r8
 800697e:	189b      	adds	r3, r3, r2
 8006980:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006984:	464b      	mov	r3, r9
 8006986:	460a      	mov	r2, r1
 8006988:	eb42 0303 	adc.w	r3, r2, r3
 800698c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	67bb      	str	r3, [r7, #120]	@ 0x78
 800699a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800699c:	f04f 0200 	mov.w	r2, #0
 80069a0:	f04f 0300 	mov.w	r3, #0
 80069a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80069a8:	4649      	mov	r1, r9
 80069aa:	008b      	lsls	r3, r1, #2
 80069ac:	4641      	mov	r1, r8
 80069ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069b2:	4641      	mov	r1, r8
 80069b4:	008a      	lsls	r2, r1, #2
 80069b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80069ba:	f7f9 fc61 	bl	8000280 <__aeabi_uldivmod>
 80069be:	4602      	mov	r2, r0
 80069c0:	460b      	mov	r3, r1
 80069c2:	4611      	mov	r1, r2
 80069c4:	4b38      	ldr	r3, [pc, #224]	@ (8006aa8 <UART_SetConfig+0x4e4>)
 80069c6:	fba3 2301 	umull	r2, r3, r3, r1
 80069ca:	095b      	lsrs	r3, r3, #5
 80069cc:	2264      	movs	r2, #100	@ 0x64
 80069ce:	fb02 f303 	mul.w	r3, r2, r3
 80069d2:	1acb      	subs	r3, r1, r3
 80069d4:	011b      	lsls	r3, r3, #4
 80069d6:	3332      	adds	r3, #50	@ 0x32
 80069d8:	4a33      	ldr	r2, [pc, #204]	@ (8006aa8 <UART_SetConfig+0x4e4>)
 80069da:	fba2 2303 	umull	r2, r3, r2, r3
 80069de:	095b      	lsrs	r3, r3, #5
 80069e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80069e4:	441c      	add	r4, r3
 80069e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069ea:	2200      	movs	r2, #0
 80069ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80069ee:	677a      	str	r2, [r7, #116]	@ 0x74
 80069f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80069f4:	4642      	mov	r2, r8
 80069f6:	464b      	mov	r3, r9
 80069f8:	1891      	adds	r1, r2, r2
 80069fa:	60b9      	str	r1, [r7, #8]
 80069fc:	415b      	adcs	r3, r3
 80069fe:	60fb      	str	r3, [r7, #12]
 8006a00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a04:	4641      	mov	r1, r8
 8006a06:	1851      	adds	r1, r2, r1
 8006a08:	6039      	str	r1, [r7, #0]
 8006a0a:	4649      	mov	r1, r9
 8006a0c:	414b      	adcs	r3, r1
 8006a0e:	607b      	str	r3, [r7, #4]
 8006a10:	f04f 0200 	mov.w	r2, #0
 8006a14:	f04f 0300 	mov.w	r3, #0
 8006a18:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006a1c:	4659      	mov	r1, fp
 8006a1e:	00cb      	lsls	r3, r1, #3
 8006a20:	4651      	mov	r1, sl
 8006a22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a26:	4651      	mov	r1, sl
 8006a28:	00ca      	lsls	r2, r1, #3
 8006a2a:	4610      	mov	r0, r2
 8006a2c:	4619      	mov	r1, r3
 8006a2e:	4603      	mov	r3, r0
 8006a30:	4642      	mov	r2, r8
 8006a32:	189b      	adds	r3, r3, r2
 8006a34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006a36:	464b      	mov	r3, r9
 8006a38:	460a      	mov	r2, r1
 8006a3a:	eb42 0303 	adc.w	r3, r2, r3
 8006a3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	663b      	str	r3, [r7, #96]	@ 0x60
 8006a4a:	667a      	str	r2, [r7, #100]	@ 0x64
 8006a4c:	f04f 0200 	mov.w	r2, #0
 8006a50:	f04f 0300 	mov.w	r3, #0
 8006a54:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006a58:	4649      	mov	r1, r9
 8006a5a:	008b      	lsls	r3, r1, #2
 8006a5c:	4641      	mov	r1, r8
 8006a5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a62:	4641      	mov	r1, r8
 8006a64:	008a      	lsls	r2, r1, #2
 8006a66:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006a6a:	f7f9 fc09 	bl	8000280 <__aeabi_uldivmod>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	460b      	mov	r3, r1
 8006a72:	4b0d      	ldr	r3, [pc, #52]	@ (8006aa8 <UART_SetConfig+0x4e4>)
 8006a74:	fba3 1302 	umull	r1, r3, r3, r2
 8006a78:	095b      	lsrs	r3, r3, #5
 8006a7a:	2164      	movs	r1, #100	@ 0x64
 8006a7c:	fb01 f303 	mul.w	r3, r1, r3
 8006a80:	1ad3      	subs	r3, r2, r3
 8006a82:	011b      	lsls	r3, r3, #4
 8006a84:	3332      	adds	r3, #50	@ 0x32
 8006a86:	4a08      	ldr	r2, [pc, #32]	@ (8006aa8 <UART_SetConfig+0x4e4>)
 8006a88:	fba2 2303 	umull	r2, r3, r2, r3
 8006a8c:	095b      	lsrs	r3, r3, #5
 8006a8e:	f003 020f 	and.w	r2, r3, #15
 8006a92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4422      	add	r2, r4
 8006a9a:	609a      	str	r2, [r3, #8]
}
 8006a9c:	bf00      	nop
 8006a9e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006aa8:	51eb851f 	.word	0x51eb851f

08006aac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006aac:	b084      	sub	sp, #16
 8006aae:	b580      	push	{r7, lr}
 8006ab0:	b084      	sub	sp, #16
 8006ab2:	af00      	add	r7, sp, #0
 8006ab4:	6078      	str	r0, [r7, #4]
 8006ab6:	f107 001c 	add.w	r0, r7, #28
 8006aba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006abe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006ac2:	2b01      	cmp	r3, #1
 8006ac4:	d123      	bne.n	8006b0e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006ada:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	68db      	ldr	r3, [r3, #12]
 8006ae6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006aee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d105      	bne.n	8006b02 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	68db      	ldr	r3, [r3, #12]
 8006afa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f001 fae8 	bl	80080d8 <USB_CoreReset>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	73fb      	strb	r3, [r7, #15]
 8006b0c:	e01b      	b.n	8006b46 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f001 fadc 	bl	80080d8 <USB_CoreReset>
 8006b20:	4603      	mov	r3, r0
 8006b22:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006b24:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d106      	bne.n	8006b3a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b30:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	639a      	str	r2, [r3, #56]	@ 0x38
 8006b38:	e005      	b.n	8006b46 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b3e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006b46:	7fbb      	ldrb	r3, [r7, #30]
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d10b      	bne.n	8006b64 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	f043 0206 	orr.w	r2, r3, #6
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	f043 0220 	orr.w	r2, r3, #32
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3710      	adds	r7, #16
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006b70:	b004      	add	sp, #16
 8006b72:	4770      	bx	lr

08006b74 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b087      	sub	sp, #28
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	60f8      	str	r0, [r7, #12]
 8006b7c:	60b9      	str	r1, [r7, #8]
 8006b7e:	4613      	mov	r3, r2
 8006b80:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006b82:	79fb      	ldrb	r3, [r7, #7]
 8006b84:	2b02      	cmp	r3, #2
 8006b86:	d165      	bne.n	8006c54 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	4a41      	ldr	r2, [pc, #260]	@ (8006c90 <USB_SetTurnaroundTime+0x11c>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d906      	bls.n	8006b9e <USB_SetTurnaroundTime+0x2a>
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	4a40      	ldr	r2, [pc, #256]	@ (8006c94 <USB_SetTurnaroundTime+0x120>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d202      	bcs.n	8006b9e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006b98:	230f      	movs	r3, #15
 8006b9a:	617b      	str	r3, [r7, #20]
 8006b9c:	e062      	b.n	8006c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	4a3c      	ldr	r2, [pc, #240]	@ (8006c94 <USB_SetTurnaroundTime+0x120>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d306      	bcc.n	8006bb4 <USB_SetTurnaroundTime+0x40>
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	4a3b      	ldr	r2, [pc, #236]	@ (8006c98 <USB_SetTurnaroundTime+0x124>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d202      	bcs.n	8006bb4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006bae:	230e      	movs	r3, #14
 8006bb0:	617b      	str	r3, [r7, #20]
 8006bb2:	e057      	b.n	8006c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	4a38      	ldr	r2, [pc, #224]	@ (8006c98 <USB_SetTurnaroundTime+0x124>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d306      	bcc.n	8006bca <USB_SetTurnaroundTime+0x56>
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	4a37      	ldr	r2, [pc, #220]	@ (8006c9c <USB_SetTurnaroundTime+0x128>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d202      	bcs.n	8006bca <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006bc4:	230d      	movs	r3, #13
 8006bc6:	617b      	str	r3, [r7, #20]
 8006bc8:	e04c      	b.n	8006c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	4a33      	ldr	r2, [pc, #204]	@ (8006c9c <USB_SetTurnaroundTime+0x128>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d306      	bcc.n	8006be0 <USB_SetTurnaroundTime+0x6c>
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	4a32      	ldr	r2, [pc, #200]	@ (8006ca0 <USB_SetTurnaroundTime+0x12c>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d802      	bhi.n	8006be0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006bda:	230c      	movs	r3, #12
 8006bdc:	617b      	str	r3, [r7, #20]
 8006bde:	e041      	b.n	8006c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	4a2f      	ldr	r2, [pc, #188]	@ (8006ca0 <USB_SetTurnaroundTime+0x12c>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d906      	bls.n	8006bf6 <USB_SetTurnaroundTime+0x82>
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	4a2e      	ldr	r2, [pc, #184]	@ (8006ca4 <USB_SetTurnaroundTime+0x130>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d802      	bhi.n	8006bf6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006bf0:	230b      	movs	r3, #11
 8006bf2:	617b      	str	r3, [r7, #20]
 8006bf4:	e036      	b.n	8006c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	4a2a      	ldr	r2, [pc, #168]	@ (8006ca4 <USB_SetTurnaroundTime+0x130>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d906      	bls.n	8006c0c <USB_SetTurnaroundTime+0x98>
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	4a29      	ldr	r2, [pc, #164]	@ (8006ca8 <USB_SetTurnaroundTime+0x134>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d802      	bhi.n	8006c0c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006c06:	230a      	movs	r3, #10
 8006c08:	617b      	str	r3, [r7, #20]
 8006c0a:	e02b      	b.n	8006c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	4a26      	ldr	r2, [pc, #152]	@ (8006ca8 <USB_SetTurnaroundTime+0x134>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d906      	bls.n	8006c22 <USB_SetTurnaroundTime+0xae>
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	4a25      	ldr	r2, [pc, #148]	@ (8006cac <USB_SetTurnaroundTime+0x138>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d202      	bcs.n	8006c22 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006c1c:	2309      	movs	r3, #9
 8006c1e:	617b      	str	r3, [r7, #20]
 8006c20:	e020      	b.n	8006c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	4a21      	ldr	r2, [pc, #132]	@ (8006cac <USB_SetTurnaroundTime+0x138>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d306      	bcc.n	8006c38 <USB_SetTurnaroundTime+0xc4>
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	4a20      	ldr	r2, [pc, #128]	@ (8006cb0 <USB_SetTurnaroundTime+0x13c>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d802      	bhi.n	8006c38 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006c32:	2308      	movs	r3, #8
 8006c34:	617b      	str	r3, [r7, #20]
 8006c36:	e015      	b.n	8006c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	4a1d      	ldr	r2, [pc, #116]	@ (8006cb0 <USB_SetTurnaroundTime+0x13c>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d906      	bls.n	8006c4e <USB_SetTurnaroundTime+0xda>
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	4a1c      	ldr	r2, [pc, #112]	@ (8006cb4 <USB_SetTurnaroundTime+0x140>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d202      	bcs.n	8006c4e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006c48:	2307      	movs	r3, #7
 8006c4a:	617b      	str	r3, [r7, #20]
 8006c4c:	e00a      	b.n	8006c64 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006c4e:	2306      	movs	r3, #6
 8006c50:	617b      	str	r3, [r7, #20]
 8006c52:	e007      	b.n	8006c64 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006c54:	79fb      	ldrb	r3, [r7, #7]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d102      	bne.n	8006c60 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006c5a:	2309      	movs	r3, #9
 8006c5c:	617b      	str	r3, [r7, #20]
 8006c5e:	e001      	b.n	8006c64 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006c60:	2309      	movs	r3, #9
 8006c62:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	68db      	ldr	r3, [r3, #12]
 8006c68:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	68da      	ldr	r2, [r3, #12]
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	029b      	lsls	r3, r3, #10
 8006c78:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006c7c:	431a      	orrs	r2, r3
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006c82:	2300      	movs	r3, #0
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	371c      	adds	r7, #28
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr
 8006c90:	00d8acbf 	.word	0x00d8acbf
 8006c94:	00e4e1c0 	.word	0x00e4e1c0
 8006c98:	00f42400 	.word	0x00f42400
 8006c9c:	01067380 	.word	0x01067380
 8006ca0:	011a499f 	.word	0x011a499f
 8006ca4:	01312cff 	.word	0x01312cff
 8006ca8:	014ca43f 	.word	0x014ca43f
 8006cac:	016e3600 	.word	0x016e3600
 8006cb0:	01a6ab1f 	.word	0x01a6ab1f
 8006cb4:	01e84800 	.word	0x01e84800

08006cb8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b083      	sub	sp, #12
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	f043 0201 	orr.w	r2, r3, #1
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006ccc:	2300      	movs	r3, #0
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	370c      	adds	r7, #12
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr

08006cda <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006cda:	b480      	push	{r7}
 8006cdc:	b083      	sub	sp, #12
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	689b      	ldr	r3, [r3, #8]
 8006ce6:	f023 0201 	bic.w	r2, r3, #1
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006cee:	2300      	movs	r3, #0
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	370c      	adds	r7, #12
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr

08006cfc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b084      	sub	sp, #16
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	460b      	mov	r3, r1
 8006d06:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	68db      	ldr	r3, [r3, #12]
 8006d10:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006d18:	78fb      	ldrb	r3, [r7, #3]
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d115      	bne.n	8006d4a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	68db      	ldr	r3, [r3, #12]
 8006d22:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006d2a:	200a      	movs	r0, #10
 8006d2c:	f7fb f8d0 	bl	8001ed0 <HAL_Delay>
      ms += 10U;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	330a      	adds	r3, #10
 8006d34:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f001 f93f 	bl	8007fba <USB_GetMode>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d01e      	beq.n	8006d80 <USB_SetCurrentMode+0x84>
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2bc7      	cmp	r3, #199	@ 0xc7
 8006d46:	d9f0      	bls.n	8006d2a <USB_SetCurrentMode+0x2e>
 8006d48:	e01a      	b.n	8006d80 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006d4a:	78fb      	ldrb	r3, [r7, #3]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d115      	bne.n	8006d7c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	68db      	ldr	r3, [r3, #12]
 8006d54:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006d5c:	200a      	movs	r0, #10
 8006d5e:	f7fb f8b7 	bl	8001ed0 <HAL_Delay>
      ms += 10U;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	330a      	adds	r3, #10
 8006d66:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	f001 f926 	bl	8007fba <USB_GetMode>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d005      	beq.n	8006d80 <USB_SetCurrentMode+0x84>
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2bc7      	cmp	r3, #199	@ 0xc7
 8006d78:	d9f0      	bls.n	8006d5c <USB_SetCurrentMode+0x60>
 8006d7a:	e001      	b.n	8006d80 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	e005      	b.n	8006d8c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2bc8      	cmp	r3, #200	@ 0xc8
 8006d84:	d101      	bne.n	8006d8a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
 8006d88:	e000      	b.n	8006d8c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006d8a:	2300      	movs	r3, #0
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3710      	adds	r7, #16
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}

08006d94 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006d94:	b084      	sub	sp, #16
 8006d96:	b580      	push	{r7, lr}
 8006d98:	b086      	sub	sp, #24
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	6078      	str	r0, [r7, #4]
 8006d9e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006da2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006da6:	2300      	movs	r3, #0
 8006da8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006dae:	2300      	movs	r3, #0
 8006db0:	613b      	str	r3, [r7, #16]
 8006db2:	e009      	b.n	8006dc8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006db4:	687a      	ldr	r2, [r7, #4]
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	3340      	adds	r3, #64	@ 0x40
 8006dba:	009b      	lsls	r3, r3, #2
 8006dbc:	4413      	add	r3, r2
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	3301      	adds	r3, #1
 8006dc6:	613b      	str	r3, [r7, #16]
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	2b0e      	cmp	r3, #14
 8006dcc:	d9f2      	bls.n	8006db4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006dce:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d11c      	bne.n	8006e10 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	68fa      	ldr	r2, [r7, #12]
 8006de0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006de4:	f043 0302 	orr.w	r3, r3, #2
 8006de8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dee:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dfa:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e06:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	639a      	str	r2, [r3, #56]	@ 0x38
 8006e0e:	e00b      	b.n	8006e28 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e14:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e20:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006e2e:	461a      	mov	r2, r3
 8006e30:	2300      	movs	r3, #0
 8006e32:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e34:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	d10d      	bne.n	8006e58 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006e3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d104      	bne.n	8006e4e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006e44:	2100      	movs	r1, #0
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f000 f968 	bl	800711c <USB_SetDevSpeed>
 8006e4c:	e008      	b.n	8006e60 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006e4e:	2101      	movs	r1, #1
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f000 f963 	bl	800711c <USB_SetDevSpeed>
 8006e56:	e003      	b.n	8006e60 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006e58:	2103      	movs	r1, #3
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 f95e 	bl	800711c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006e60:	2110      	movs	r1, #16
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f000 f8fa 	bl	800705c <USB_FlushTxFifo>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d001      	beq.n	8006e72 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f000 f924 	bl	80070c0 <USB_FlushRxFifo>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d001      	beq.n	8006e82 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e88:	461a      	mov	r2, r3
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e94:	461a      	mov	r2, r3
 8006e96:	2300      	movs	r3, #0
 8006e98:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	613b      	str	r3, [r7, #16]
 8006eaa:	e043      	b.n	8006f34 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006eac:	693b      	ldr	r3, [r7, #16]
 8006eae:	015a      	lsls	r2, r3, #5
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	4413      	add	r3, r2
 8006eb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ebe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ec2:	d118      	bne.n	8006ef6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d10a      	bne.n	8006ee0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	015a      	lsls	r2, r3, #5
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	4413      	add	r3, r2
 8006ed2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ed6:	461a      	mov	r2, r3
 8006ed8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006edc:	6013      	str	r3, [r2, #0]
 8006ede:	e013      	b.n	8006f08 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	015a      	lsls	r2, r3, #5
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	4413      	add	r3, r2
 8006ee8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006eec:	461a      	mov	r2, r3
 8006eee:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006ef2:	6013      	str	r3, [r2, #0]
 8006ef4:	e008      	b.n	8006f08 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	015a      	lsls	r2, r3, #5
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	4413      	add	r3, r2
 8006efe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f02:	461a      	mov	r2, r3
 8006f04:	2300      	movs	r3, #0
 8006f06:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	015a      	lsls	r2, r3, #5
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	4413      	add	r3, r2
 8006f10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f14:	461a      	mov	r2, r3
 8006f16:	2300      	movs	r3, #0
 8006f18:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	015a      	lsls	r2, r3, #5
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	4413      	add	r3, r2
 8006f22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f26:	461a      	mov	r2, r3
 8006f28:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006f2c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	3301      	adds	r3, #1
 8006f32:	613b      	str	r3, [r7, #16]
 8006f34:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006f38:	461a      	mov	r2, r3
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d3b5      	bcc.n	8006eac <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f40:	2300      	movs	r3, #0
 8006f42:	613b      	str	r3, [r7, #16]
 8006f44:	e043      	b.n	8006fce <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	015a      	lsls	r2, r3, #5
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	4413      	add	r3, r2
 8006f4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f5c:	d118      	bne.n	8006f90 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d10a      	bne.n	8006f7a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	015a      	lsls	r2, r3, #5
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f70:	461a      	mov	r2, r3
 8006f72:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006f76:	6013      	str	r3, [r2, #0]
 8006f78:	e013      	b.n	8006fa2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	015a      	lsls	r2, r3, #5
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	4413      	add	r3, r2
 8006f82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f86:	461a      	mov	r2, r3
 8006f88:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006f8c:	6013      	str	r3, [r2, #0]
 8006f8e:	e008      	b.n	8006fa2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	015a      	lsls	r2, r3, #5
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	4413      	add	r3, r2
 8006f98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	015a      	lsls	r2, r3, #5
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	4413      	add	r3, r2
 8006faa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fae:	461a      	mov	r2, r3
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	015a      	lsls	r2, r3, #5
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	4413      	add	r3, r2
 8006fbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006fc6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006fc8:	693b      	ldr	r3, [r7, #16]
 8006fca:	3301      	adds	r3, #1
 8006fcc:	613b      	str	r3, [r7, #16]
 8006fce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d3b5      	bcc.n	8006f46 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fe0:	691b      	ldr	r3, [r3, #16]
 8006fe2:	68fa      	ldr	r2, [r7, #12]
 8006fe4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006fe8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006fec:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006ffa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006ffc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007000:	2b00      	cmp	r3, #0
 8007002:	d105      	bne.n	8007010 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	699b      	ldr	r3, [r3, #24]
 8007008:	f043 0210 	orr.w	r2, r3, #16
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	699a      	ldr	r2, [r3, #24]
 8007014:	4b10      	ldr	r3, [pc, #64]	@ (8007058 <USB_DevInit+0x2c4>)
 8007016:	4313      	orrs	r3, r2
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800701c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007020:	2b00      	cmp	r3, #0
 8007022:	d005      	beq.n	8007030 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	699b      	ldr	r3, [r3, #24]
 8007028:	f043 0208 	orr.w	r2, r3, #8
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007030:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007034:	2b01      	cmp	r3, #1
 8007036:	d107      	bne.n	8007048 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	699b      	ldr	r3, [r3, #24]
 800703c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007040:	f043 0304 	orr.w	r3, r3, #4
 8007044:	687a      	ldr	r2, [r7, #4]
 8007046:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007048:	7dfb      	ldrb	r3, [r7, #23]
}
 800704a:	4618      	mov	r0, r3
 800704c:	3718      	adds	r7, #24
 800704e:	46bd      	mov	sp, r7
 8007050:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007054:	b004      	add	sp, #16
 8007056:	4770      	bx	lr
 8007058:	803c3800 	.word	0x803c3800

0800705c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800705c:	b480      	push	{r7}
 800705e:	b085      	sub	sp, #20
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007066:	2300      	movs	r3, #0
 8007068:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	3301      	adds	r3, #1
 800706e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007076:	d901      	bls.n	800707c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007078:	2303      	movs	r3, #3
 800707a:	e01b      	b.n	80070b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	691b      	ldr	r3, [r3, #16]
 8007080:	2b00      	cmp	r3, #0
 8007082:	daf2      	bge.n	800706a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007084:	2300      	movs	r3, #0
 8007086:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	019b      	lsls	r3, r3, #6
 800708c:	f043 0220 	orr.w	r2, r3, #32
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	3301      	adds	r3, #1
 8007098:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80070a0:	d901      	bls.n	80070a6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80070a2:	2303      	movs	r3, #3
 80070a4:	e006      	b.n	80070b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	f003 0320 	and.w	r3, r3, #32
 80070ae:	2b20      	cmp	r3, #32
 80070b0:	d0f0      	beq.n	8007094 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80070b2:	2300      	movs	r3, #0
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3714      	adds	r7, #20
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b085      	sub	sp, #20
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80070c8:	2300      	movs	r3, #0
 80070ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	3301      	adds	r3, #1
 80070d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80070d8:	d901      	bls.n	80070de <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80070da:	2303      	movs	r3, #3
 80070dc:	e018      	b.n	8007110 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	691b      	ldr	r3, [r3, #16]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	daf2      	bge.n	80070cc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80070e6:	2300      	movs	r3, #0
 80070e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2210      	movs	r2, #16
 80070ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	3301      	adds	r3, #1
 80070f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80070fc:	d901      	bls.n	8007102 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80070fe:	2303      	movs	r3, #3
 8007100:	e006      	b.n	8007110 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	691b      	ldr	r3, [r3, #16]
 8007106:	f003 0310 	and.w	r3, r3, #16
 800710a:	2b10      	cmp	r3, #16
 800710c:	d0f0      	beq.n	80070f0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800710e:	2300      	movs	r3, #0
}
 8007110:	4618      	mov	r0, r3
 8007112:	3714      	adds	r7, #20
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr

0800711c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800711c:	b480      	push	{r7}
 800711e:	b085      	sub	sp, #20
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
 8007124:	460b      	mov	r3, r1
 8007126:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007132:	681a      	ldr	r2, [r3, #0]
 8007134:	78fb      	ldrb	r3, [r7, #3]
 8007136:	68f9      	ldr	r1, [r7, #12]
 8007138:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800713c:	4313      	orrs	r3, r2
 800713e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007140:	2300      	movs	r3, #0
}
 8007142:	4618      	mov	r0, r3
 8007144:	3714      	adds	r7, #20
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr

0800714e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800714e:	b480      	push	{r7}
 8007150:	b087      	sub	sp, #28
 8007152:	af00      	add	r7, sp, #0
 8007154:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	f003 0306 	and.w	r3, r3, #6
 8007166:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d102      	bne.n	8007174 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800716e:	2300      	movs	r3, #0
 8007170:	75fb      	strb	r3, [r7, #23]
 8007172:	e00a      	b.n	800718a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2b02      	cmp	r3, #2
 8007178:	d002      	beq.n	8007180 <USB_GetDevSpeed+0x32>
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2b06      	cmp	r3, #6
 800717e:	d102      	bne.n	8007186 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007180:	2302      	movs	r3, #2
 8007182:	75fb      	strb	r3, [r7, #23]
 8007184:	e001      	b.n	800718a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007186:	230f      	movs	r3, #15
 8007188:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800718a:	7dfb      	ldrb	r3, [r7, #23]
}
 800718c:	4618      	mov	r0, r3
 800718e:	371c      	adds	r7, #28
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr

08007198 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007198:	b480      	push	{r7}
 800719a:	b085      	sub	sp, #20
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	781b      	ldrb	r3, [r3, #0]
 80071aa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	785b      	ldrb	r3, [r3, #1]
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d13a      	bne.n	800722a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071ba:	69da      	ldr	r2, [r3, #28]
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	781b      	ldrb	r3, [r3, #0]
 80071c0:	f003 030f 	and.w	r3, r3, #15
 80071c4:	2101      	movs	r1, #1
 80071c6:	fa01 f303 	lsl.w	r3, r1, r3
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	68f9      	ldr	r1, [r7, #12]
 80071ce:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071d2:	4313      	orrs	r3, r2
 80071d4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	015a      	lsls	r2, r3, #5
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	4413      	add	r3, r2
 80071de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d155      	bne.n	8007298 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	015a      	lsls	r2, r3, #5
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	4413      	add	r3, r2
 80071f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	791b      	ldrb	r3, [r3, #4]
 8007206:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007208:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	059b      	lsls	r3, r3, #22
 800720e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007210:	4313      	orrs	r3, r2
 8007212:	68ba      	ldr	r2, [r7, #8]
 8007214:	0151      	lsls	r1, r2, #5
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	440a      	add	r2, r1
 800721a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800721e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007222:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007226:	6013      	str	r3, [r2, #0]
 8007228:	e036      	b.n	8007298 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007230:	69da      	ldr	r2, [r3, #28]
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	781b      	ldrb	r3, [r3, #0]
 8007236:	f003 030f 	and.w	r3, r3, #15
 800723a:	2101      	movs	r1, #1
 800723c:	fa01 f303 	lsl.w	r3, r1, r3
 8007240:	041b      	lsls	r3, r3, #16
 8007242:	68f9      	ldr	r1, [r7, #12]
 8007244:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007248:	4313      	orrs	r3, r2
 800724a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	015a      	lsls	r2, r3, #5
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	4413      	add	r3, r2
 8007254:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800725e:	2b00      	cmp	r3, #0
 8007260:	d11a      	bne.n	8007298 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	015a      	lsls	r2, r3, #5
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	4413      	add	r3, r2
 800726a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800726e:	681a      	ldr	r2, [r3, #0]
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	791b      	ldrb	r3, [r3, #4]
 800727c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800727e:	430b      	orrs	r3, r1
 8007280:	4313      	orrs	r3, r2
 8007282:	68ba      	ldr	r2, [r7, #8]
 8007284:	0151      	lsls	r1, r2, #5
 8007286:	68fa      	ldr	r2, [r7, #12]
 8007288:	440a      	add	r2, r1
 800728a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800728e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007292:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007296:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007298:	2300      	movs	r3, #0
}
 800729a:	4618      	mov	r0, r3
 800729c:	3714      	adds	r7, #20
 800729e:	46bd      	mov	sp, r7
 80072a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a4:	4770      	bx	lr
	...

080072a8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b085      	sub	sp, #20
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	781b      	ldrb	r3, [r3, #0]
 80072ba:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	785b      	ldrb	r3, [r3, #1]
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d161      	bne.n	8007388 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	015a      	lsls	r2, r3, #5
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	4413      	add	r3, r2
 80072cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80072d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80072da:	d11f      	bne.n	800731c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	015a      	lsls	r2, r3, #5
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	4413      	add	r3, r2
 80072e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	68ba      	ldr	r2, [r7, #8]
 80072ec:	0151      	lsls	r1, r2, #5
 80072ee:	68fa      	ldr	r2, [r7, #12]
 80072f0:	440a      	add	r2, r1
 80072f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072f6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80072fa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	015a      	lsls	r2, r3, #5
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	4413      	add	r3, r2
 8007304:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	68ba      	ldr	r2, [r7, #8]
 800730c:	0151      	lsls	r1, r2, #5
 800730e:	68fa      	ldr	r2, [r7, #12]
 8007310:	440a      	add	r2, r1
 8007312:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007316:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800731a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007322:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	781b      	ldrb	r3, [r3, #0]
 8007328:	f003 030f 	and.w	r3, r3, #15
 800732c:	2101      	movs	r1, #1
 800732e:	fa01 f303 	lsl.w	r3, r1, r3
 8007332:	b29b      	uxth	r3, r3
 8007334:	43db      	mvns	r3, r3
 8007336:	68f9      	ldr	r1, [r7, #12]
 8007338:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800733c:	4013      	ands	r3, r2
 800733e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007346:	69da      	ldr	r2, [r3, #28]
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	781b      	ldrb	r3, [r3, #0]
 800734c:	f003 030f 	and.w	r3, r3, #15
 8007350:	2101      	movs	r1, #1
 8007352:	fa01 f303 	lsl.w	r3, r1, r3
 8007356:	b29b      	uxth	r3, r3
 8007358:	43db      	mvns	r3, r3
 800735a:	68f9      	ldr	r1, [r7, #12]
 800735c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007360:	4013      	ands	r3, r2
 8007362:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	015a      	lsls	r2, r3, #5
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	4413      	add	r3, r2
 800736c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007370:	681a      	ldr	r2, [r3, #0]
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	0159      	lsls	r1, r3, #5
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	440b      	add	r3, r1
 800737a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800737e:	4619      	mov	r1, r3
 8007380:	4b35      	ldr	r3, [pc, #212]	@ (8007458 <USB_DeactivateEndpoint+0x1b0>)
 8007382:	4013      	ands	r3, r2
 8007384:	600b      	str	r3, [r1, #0]
 8007386:	e060      	b.n	800744a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	015a      	lsls	r2, r3, #5
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	4413      	add	r3, r2
 8007390:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800739a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800739e:	d11f      	bne.n	80073e0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	015a      	lsls	r2, r3, #5
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	4413      	add	r3, r2
 80073a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	68ba      	ldr	r2, [r7, #8]
 80073b0:	0151      	lsls	r1, r2, #5
 80073b2:	68fa      	ldr	r2, [r7, #12]
 80073b4:	440a      	add	r2, r1
 80073b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80073ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80073be:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	015a      	lsls	r2, r3, #5
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	4413      	add	r3, r2
 80073c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	68ba      	ldr	r2, [r7, #8]
 80073d0:	0151      	lsls	r1, r2, #5
 80073d2:	68fa      	ldr	r2, [r7, #12]
 80073d4:	440a      	add	r2, r1
 80073d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80073da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80073de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	781b      	ldrb	r3, [r3, #0]
 80073ec:	f003 030f 	and.w	r3, r3, #15
 80073f0:	2101      	movs	r1, #1
 80073f2:	fa01 f303 	lsl.w	r3, r1, r3
 80073f6:	041b      	lsls	r3, r3, #16
 80073f8:	43db      	mvns	r3, r3
 80073fa:	68f9      	ldr	r1, [r7, #12]
 80073fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007400:	4013      	ands	r3, r2
 8007402:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800740a:	69da      	ldr	r2, [r3, #28]
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	f003 030f 	and.w	r3, r3, #15
 8007414:	2101      	movs	r1, #1
 8007416:	fa01 f303 	lsl.w	r3, r1, r3
 800741a:	041b      	lsls	r3, r3, #16
 800741c:	43db      	mvns	r3, r3
 800741e:	68f9      	ldr	r1, [r7, #12]
 8007420:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007424:	4013      	ands	r3, r2
 8007426:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	015a      	lsls	r2, r3, #5
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	4413      	add	r3, r2
 8007430:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	0159      	lsls	r1, r3, #5
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	440b      	add	r3, r1
 800743e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007442:	4619      	mov	r1, r3
 8007444:	4b05      	ldr	r3, [pc, #20]	@ (800745c <USB_DeactivateEndpoint+0x1b4>)
 8007446:	4013      	ands	r3, r2
 8007448:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800744a:	2300      	movs	r3, #0
}
 800744c:	4618      	mov	r0, r3
 800744e:	3714      	adds	r7, #20
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr
 8007458:	ec337800 	.word	0xec337800
 800745c:	eff37800 	.word	0xeff37800

08007460 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b08a      	sub	sp, #40	@ 0x28
 8007464:	af02      	add	r7, sp, #8
 8007466:	60f8      	str	r0, [r7, #12]
 8007468:	60b9      	str	r1, [r7, #8]
 800746a:	4613      	mov	r3, r2
 800746c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	781b      	ldrb	r3, [r3, #0]
 8007476:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	785b      	ldrb	r3, [r3, #1]
 800747c:	2b01      	cmp	r3, #1
 800747e:	f040 817f 	bne.w	8007780 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	691b      	ldr	r3, [r3, #16]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d132      	bne.n	80074f0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800748a:	69bb      	ldr	r3, [r7, #24]
 800748c:	015a      	lsls	r2, r3, #5
 800748e:	69fb      	ldr	r3, [r7, #28]
 8007490:	4413      	add	r3, r2
 8007492:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007496:	691b      	ldr	r3, [r3, #16]
 8007498:	69ba      	ldr	r2, [r7, #24]
 800749a:	0151      	lsls	r1, r2, #5
 800749c:	69fa      	ldr	r2, [r7, #28]
 800749e:	440a      	add	r2, r1
 80074a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074a4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80074a8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80074ac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80074ae:	69bb      	ldr	r3, [r7, #24]
 80074b0:	015a      	lsls	r2, r3, #5
 80074b2:	69fb      	ldr	r3, [r7, #28]
 80074b4:	4413      	add	r3, r2
 80074b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074ba:	691b      	ldr	r3, [r3, #16]
 80074bc:	69ba      	ldr	r2, [r7, #24]
 80074be:	0151      	lsls	r1, r2, #5
 80074c0:	69fa      	ldr	r2, [r7, #28]
 80074c2:	440a      	add	r2, r1
 80074c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80074cc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80074ce:	69bb      	ldr	r3, [r7, #24]
 80074d0:	015a      	lsls	r2, r3, #5
 80074d2:	69fb      	ldr	r3, [r7, #28]
 80074d4:	4413      	add	r3, r2
 80074d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074da:	691b      	ldr	r3, [r3, #16]
 80074dc:	69ba      	ldr	r2, [r7, #24]
 80074de:	0151      	lsls	r1, r2, #5
 80074e0:	69fa      	ldr	r2, [r7, #28]
 80074e2:	440a      	add	r2, r1
 80074e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074e8:	0cdb      	lsrs	r3, r3, #19
 80074ea:	04db      	lsls	r3, r3, #19
 80074ec:	6113      	str	r3, [r2, #16]
 80074ee:	e097      	b.n	8007620 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80074f0:	69bb      	ldr	r3, [r7, #24]
 80074f2:	015a      	lsls	r2, r3, #5
 80074f4:	69fb      	ldr	r3, [r7, #28]
 80074f6:	4413      	add	r3, r2
 80074f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074fc:	691b      	ldr	r3, [r3, #16]
 80074fe:	69ba      	ldr	r2, [r7, #24]
 8007500:	0151      	lsls	r1, r2, #5
 8007502:	69fa      	ldr	r2, [r7, #28]
 8007504:	440a      	add	r2, r1
 8007506:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800750a:	0cdb      	lsrs	r3, r3, #19
 800750c:	04db      	lsls	r3, r3, #19
 800750e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007510:	69bb      	ldr	r3, [r7, #24]
 8007512:	015a      	lsls	r2, r3, #5
 8007514:	69fb      	ldr	r3, [r7, #28]
 8007516:	4413      	add	r3, r2
 8007518:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800751c:	691b      	ldr	r3, [r3, #16]
 800751e:	69ba      	ldr	r2, [r7, #24]
 8007520:	0151      	lsls	r1, r2, #5
 8007522:	69fa      	ldr	r2, [r7, #28]
 8007524:	440a      	add	r2, r1
 8007526:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800752a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800752e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007532:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007534:	69bb      	ldr	r3, [r7, #24]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d11a      	bne.n	8007570 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	691a      	ldr	r2, [r3, #16]
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	429a      	cmp	r2, r3
 8007544:	d903      	bls.n	800754e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	689a      	ldr	r2, [r3, #8]
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800754e:	69bb      	ldr	r3, [r7, #24]
 8007550:	015a      	lsls	r2, r3, #5
 8007552:	69fb      	ldr	r3, [r7, #28]
 8007554:	4413      	add	r3, r2
 8007556:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800755a:	691b      	ldr	r3, [r3, #16]
 800755c:	69ba      	ldr	r2, [r7, #24]
 800755e:	0151      	lsls	r1, r2, #5
 8007560:	69fa      	ldr	r2, [r7, #28]
 8007562:	440a      	add	r2, r1
 8007564:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007568:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800756c:	6113      	str	r3, [r2, #16]
 800756e:	e044      	b.n	80075fa <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	691a      	ldr	r2, [r3, #16]
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	4413      	add	r3, r2
 800757a:	1e5a      	subs	r2, r3, #1
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	fbb2 f3f3 	udiv	r3, r2, r3
 8007584:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8007586:	69bb      	ldr	r3, [r7, #24]
 8007588:	015a      	lsls	r2, r3, #5
 800758a:	69fb      	ldr	r3, [r7, #28]
 800758c:	4413      	add	r3, r2
 800758e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007592:	691a      	ldr	r2, [r3, #16]
 8007594:	8afb      	ldrh	r3, [r7, #22]
 8007596:	04d9      	lsls	r1, r3, #19
 8007598:	4ba4      	ldr	r3, [pc, #656]	@ (800782c <USB_EPStartXfer+0x3cc>)
 800759a:	400b      	ands	r3, r1
 800759c:	69b9      	ldr	r1, [r7, #24]
 800759e:	0148      	lsls	r0, r1, #5
 80075a0:	69f9      	ldr	r1, [r7, #28]
 80075a2:	4401      	add	r1, r0
 80075a4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80075a8:	4313      	orrs	r3, r2
 80075aa:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	791b      	ldrb	r3, [r3, #4]
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	d122      	bne.n	80075fa <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80075b4:	69bb      	ldr	r3, [r7, #24]
 80075b6:	015a      	lsls	r2, r3, #5
 80075b8:	69fb      	ldr	r3, [r7, #28]
 80075ba:	4413      	add	r3, r2
 80075bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075c0:	691b      	ldr	r3, [r3, #16]
 80075c2:	69ba      	ldr	r2, [r7, #24]
 80075c4:	0151      	lsls	r1, r2, #5
 80075c6:	69fa      	ldr	r2, [r7, #28]
 80075c8:	440a      	add	r2, r1
 80075ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075ce:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80075d2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80075d4:	69bb      	ldr	r3, [r7, #24]
 80075d6:	015a      	lsls	r2, r3, #5
 80075d8:	69fb      	ldr	r3, [r7, #28]
 80075da:	4413      	add	r3, r2
 80075dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075e0:	691a      	ldr	r2, [r3, #16]
 80075e2:	8afb      	ldrh	r3, [r7, #22]
 80075e4:	075b      	lsls	r3, r3, #29
 80075e6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80075ea:	69b9      	ldr	r1, [r7, #24]
 80075ec:	0148      	lsls	r0, r1, #5
 80075ee:	69f9      	ldr	r1, [r7, #28]
 80075f0:	4401      	add	r1, r0
 80075f2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80075f6:	4313      	orrs	r3, r2
 80075f8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80075fa:	69bb      	ldr	r3, [r7, #24]
 80075fc:	015a      	lsls	r2, r3, #5
 80075fe:	69fb      	ldr	r3, [r7, #28]
 8007600:	4413      	add	r3, r2
 8007602:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007606:	691a      	ldr	r2, [r3, #16]
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	691b      	ldr	r3, [r3, #16]
 800760c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007610:	69b9      	ldr	r1, [r7, #24]
 8007612:	0148      	lsls	r0, r1, #5
 8007614:	69f9      	ldr	r1, [r7, #28]
 8007616:	4401      	add	r1, r0
 8007618:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800761c:	4313      	orrs	r3, r2
 800761e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007620:	79fb      	ldrb	r3, [r7, #7]
 8007622:	2b01      	cmp	r3, #1
 8007624:	d14b      	bne.n	80076be <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	69db      	ldr	r3, [r3, #28]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d009      	beq.n	8007642 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800762e:	69bb      	ldr	r3, [r7, #24]
 8007630:	015a      	lsls	r2, r3, #5
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	4413      	add	r3, r2
 8007636:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800763a:	461a      	mov	r2, r3
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	69db      	ldr	r3, [r3, #28]
 8007640:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	791b      	ldrb	r3, [r3, #4]
 8007646:	2b01      	cmp	r3, #1
 8007648:	d128      	bne.n	800769c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800764a:	69fb      	ldr	r3, [r7, #28]
 800764c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007656:	2b00      	cmp	r3, #0
 8007658:	d110      	bne.n	800767c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800765a:	69bb      	ldr	r3, [r7, #24]
 800765c:	015a      	lsls	r2, r3, #5
 800765e:	69fb      	ldr	r3, [r7, #28]
 8007660:	4413      	add	r3, r2
 8007662:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	69ba      	ldr	r2, [r7, #24]
 800766a:	0151      	lsls	r1, r2, #5
 800766c:	69fa      	ldr	r2, [r7, #28]
 800766e:	440a      	add	r2, r1
 8007670:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007674:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007678:	6013      	str	r3, [r2, #0]
 800767a:	e00f      	b.n	800769c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800767c:	69bb      	ldr	r3, [r7, #24]
 800767e:	015a      	lsls	r2, r3, #5
 8007680:	69fb      	ldr	r3, [r7, #28]
 8007682:	4413      	add	r3, r2
 8007684:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	69ba      	ldr	r2, [r7, #24]
 800768c:	0151      	lsls	r1, r2, #5
 800768e:	69fa      	ldr	r2, [r7, #28]
 8007690:	440a      	add	r2, r1
 8007692:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007696:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800769a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800769c:	69bb      	ldr	r3, [r7, #24]
 800769e:	015a      	lsls	r2, r3, #5
 80076a0:	69fb      	ldr	r3, [r7, #28]
 80076a2:	4413      	add	r3, r2
 80076a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	69ba      	ldr	r2, [r7, #24]
 80076ac:	0151      	lsls	r1, r2, #5
 80076ae:	69fa      	ldr	r2, [r7, #28]
 80076b0:	440a      	add	r2, r1
 80076b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076b6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80076ba:	6013      	str	r3, [r2, #0]
 80076bc:	e166      	b.n	800798c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80076be:	69bb      	ldr	r3, [r7, #24]
 80076c0:	015a      	lsls	r2, r3, #5
 80076c2:	69fb      	ldr	r3, [r7, #28]
 80076c4:	4413      	add	r3, r2
 80076c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	69ba      	ldr	r2, [r7, #24]
 80076ce:	0151      	lsls	r1, r2, #5
 80076d0:	69fa      	ldr	r2, [r7, #28]
 80076d2:	440a      	add	r2, r1
 80076d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076d8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80076dc:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	791b      	ldrb	r3, [r3, #4]
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	d015      	beq.n	8007712 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	691b      	ldr	r3, [r3, #16]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	f000 814e 	beq.w	800798c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80076f0:	69fb      	ldr	r3, [r7, #28]
 80076f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	781b      	ldrb	r3, [r3, #0]
 80076fc:	f003 030f 	and.w	r3, r3, #15
 8007700:	2101      	movs	r1, #1
 8007702:	fa01 f303 	lsl.w	r3, r1, r3
 8007706:	69f9      	ldr	r1, [r7, #28]
 8007708:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800770c:	4313      	orrs	r3, r2
 800770e:	634b      	str	r3, [r1, #52]	@ 0x34
 8007710:	e13c      	b.n	800798c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007712:	69fb      	ldr	r3, [r7, #28]
 8007714:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800771e:	2b00      	cmp	r3, #0
 8007720:	d110      	bne.n	8007744 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007722:	69bb      	ldr	r3, [r7, #24]
 8007724:	015a      	lsls	r2, r3, #5
 8007726:	69fb      	ldr	r3, [r7, #28]
 8007728:	4413      	add	r3, r2
 800772a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	69ba      	ldr	r2, [r7, #24]
 8007732:	0151      	lsls	r1, r2, #5
 8007734:	69fa      	ldr	r2, [r7, #28]
 8007736:	440a      	add	r2, r1
 8007738:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800773c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007740:	6013      	str	r3, [r2, #0]
 8007742:	e00f      	b.n	8007764 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007744:	69bb      	ldr	r3, [r7, #24]
 8007746:	015a      	lsls	r2, r3, #5
 8007748:	69fb      	ldr	r3, [r7, #28]
 800774a:	4413      	add	r3, r2
 800774c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	69ba      	ldr	r2, [r7, #24]
 8007754:	0151      	lsls	r1, r2, #5
 8007756:	69fa      	ldr	r2, [r7, #28]
 8007758:	440a      	add	r2, r1
 800775a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800775e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007762:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	68d9      	ldr	r1, [r3, #12]
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	781a      	ldrb	r2, [r3, #0]
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	691b      	ldr	r3, [r3, #16]
 8007770:	b298      	uxth	r0, r3
 8007772:	79fb      	ldrb	r3, [r7, #7]
 8007774:	9300      	str	r3, [sp, #0]
 8007776:	4603      	mov	r3, r0
 8007778:	68f8      	ldr	r0, [r7, #12]
 800777a:	f000 f9b9 	bl	8007af0 <USB_WritePacket>
 800777e:	e105      	b.n	800798c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007780:	69bb      	ldr	r3, [r7, #24]
 8007782:	015a      	lsls	r2, r3, #5
 8007784:	69fb      	ldr	r3, [r7, #28]
 8007786:	4413      	add	r3, r2
 8007788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800778c:	691b      	ldr	r3, [r3, #16]
 800778e:	69ba      	ldr	r2, [r7, #24]
 8007790:	0151      	lsls	r1, r2, #5
 8007792:	69fa      	ldr	r2, [r7, #28]
 8007794:	440a      	add	r2, r1
 8007796:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800779a:	0cdb      	lsrs	r3, r3, #19
 800779c:	04db      	lsls	r3, r3, #19
 800779e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80077a0:	69bb      	ldr	r3, [r7, #24]
 80077a2:	015a      	lsls	r2, r3, #5
 80077a4:	69fb      	ldr	r3, [r7, #28]
 80077a6:	4413      	add	r3, r2
 80077a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077ac:	691b      	ldr	r3, [r3, #16]
 80077ae:	69ba      	ldr	r2, [r7, #24]
 80077b0:	0151      	lsls	r1, r2, #5
 80077b2:	69fa      	ldr	r2, [r7, #28]
 80077b4:	440a      	add	r2, r1
 80077b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077ba:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80077be:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80077c2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80077c4:	69bb      	ldr	r3, [r7, #24]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d132      	bne.n	8007830 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	691b      	ldr	r3, [r3, #16]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d003      	beq.n	80077da <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	689a      	ldr	r2, [r3, #8]
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	689a      	ldr	r2, [r3, #8]
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80077e2:	69bb      	ldr	r3, [r7, #24]
 80077e4:	015a      	lsls	r2, r3, #5
 80077e6:	69fb      	ldr	r3, [r7, #28]
 80077e8:	4413      	add	r3, r2
 80077ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077ee:	691a      	ldr	r2, [r3, #16]
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	6a1b      	ldr	r3, [r3, #32]
 80077f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077f8:	69b9      	ldr	r1, [r7, #24]
 80077fa:	0148      	lsls	r0, r1, #5
 80077fc:	69f9      	ldr	r1, [r7, #28]
 80077fe:	4401      	add	r1, r0
 8007800:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007804:	4313      	orrs	r3, r2
 8007806:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007808:	69bb      	ldr	r3, [r7, #24]
 800780a:	015a      	lsls	r2, r3, #5
 800780c:	69fb      	ldr	r3, [r7, #28]
 800780e:	4413      	add	r3, r2
 8007810:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007814:	691b      	ldr	r3, [r3, #16]
 8007816:	69ba      	ldr	r2, [r7, #24]
 8007818:	0151      	lsls	r1, r2, #5
 800781a:	69fa      	ldr	r2, [r7, #28]
 800781c:	440a      	add	r2, r1
 800781e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007822:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007826:	6113      	str	r3, [r2, #16]
 8007828:	e062      	b.n	80078f0 <USB_EPStartXfer+0x490>
 800782a:	bf00      	nop
 800782c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	691b      	ldr	r3, [r3, #16]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d123      	bne.n	8007880 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007838:	69bb      	ldr	r3, [r7, #24]
 800783a:	015a      	lsls	r2, r3, #5
 800783c:	69fb      	ldr	r3, [r7, #28]
 800783e:	4413      	add	r3, r2
 8007840:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007844:	691a      	ldr	r2, [r3, #16]
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800784e:	69b9      	ldr	r1, [r7, #24]
 8007850:	0148      	lsls	r0, r1, #5
 8007852:	69f9      	ldr	r1, [r7, #28]
 8007854:	4401      	add	r1, r0
 8007856:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800785a:	4313      	orrs	r3, r2
 800785c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800785e:	69bb      	ldr	r3, [r7, #24]
 8007860:	015a      	lsls	r2, r3, #5
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	4413      	add	r3, r2
 8007866:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800786a:	691b      	ldr	r3, [r3, #16]
 800786c:	69ba      	ldr	r2, [r7, #24]
 800786e:	0151      	lsls	r1, r2, #5
 8007870:	69fa      	ldr	r2, [r7, #28]
 8007872:	440a      	add	r2, r1
 8007874:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007878:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800787c:	6113      	str	r3, [r2, #16]
 800787e:	e037      	b.n	80078f0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	691a      	ldr	r2, [r3, #16]
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	4413      	add	r3, r2
 800788a:	1e5a      	subs	r2, r3, #1
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	fbb2 f3f3 	udiv	r3, r2, r3
 8007894:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	8afa      	ldrh	r2, [r7, #22]
 800789c:	fb03 f202 	mul.w	r2, r3, r2
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80078a4:	69bb      	ldr	r3, [r7, #24]
 80078a6:	015a      	lsls	r2, r3, #5
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	4413      	add	r3, r2
 80078ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078b0:	691a      	ldr	r2, [r3, #16]
 80078b2:	8afb      	ldrh	r3, [r7, #22]
 80078b4:	04d9      	lsls	r1, r3, #19
 80078b6:	4b38      	ldr	r3, [pc, #224]	@ (8007998 <USB_EPStartXfer+0x538>)
 80078b8:	400b      	ands	r3, r1
 80078ba:	69b9      	ldr	r1, [r7, #24]
 80078bc:	0148      	lsls	r0, r1, #5
 80078be:	69f9      	ldr	r1, [r7, #28]
 80078c0:	4401      	add	r1, r0
 80078c2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80078c6:	4313      	orrs	r3, r2
 80078c8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80078ca:	69bb      	ldr	r3, [r7, #24]
 80078cc:	015a      	lsls	r2, r3, #5
 80078ce:	69fb      	ldr	r3, [r7, #28]
 80078d0:	4413      	add	r3, r2
 80078d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078d6:	691a      	ldr	r2, [r3, #16]
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	6a1b      	ldr	r3, [r3, #32]
 80078dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078e0:	69b9      	ldr	r1, [r7, #24]
 80078e2:	0148      	lsls	r0, r1, #5
 80078e4:	69f9      	ldr	r1, [r7, #28]
 80078e6:	4401      	add	r1, r0
 80078e8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80078ec:	4313      	orrs	r3, r2
 80078ee:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80078f0:	79fb      	ldrb	r3, [r7, #7]
 80078f2:	2b01      	cmp	r3, #1
 80078f4:	d10d      	bne.n	8007912 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d009      	beq.n	8007912 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	68d9      	ldr	r1, [r3, #12]
 8007902:	69bb      	ldr	r3, [r7, #24]
 8007904:	015a      	lsls	r2, r3, #5
 8007906:	69fb      	ldr	r3, [r7, #28]
 8007908:	4413      	add	r3, r2
 800790a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800790e:	460a      	mov	r2, r1
 8007910:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	791b      	ldrb	r3, [r3, #4]
 8007916:	2b01      	cmp	r3, #1
 8007918:	d128      	bne.n	800796c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800791a:	69fb      	ldr	r3, [r7, #28]
 800791c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007926:	2b00      	cmp	r3, #0
 8007928:	d110      	bne.n	800794c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800792a:	69bb      	ldr	r3, [r7, #24]
 800792c:	015a      	lsls	r2, r3, #5
 800792e:	69fb      	ldr	r3, [r7, #28]
 8007930:	4413      	add	r3, r2
 8007932:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	69ba      	ldr	r2, [r7, #24]
 800793a:	0151      	lsls	r1, r2, #5
 800793c:	69fa      	ldr	r2, [r7, #28]
 800793e:	440a      	add	r2, r1
 8007940:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007944:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007948:	6013      	str	r3, [r2, #0]
 800794a:	e00f      	b.n	800796c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800794c:	69bb      	ldr	r3, [r7, #24]
 800794e:	015a      	lsls	r2, r3, #5
 8007950:	69fb      	ldr	r3, [r7, #28]
 8007952:	4413      	add	r3, r2
 8007954:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	69ba      	ldr	r2, [r7, #24]
 800795c:	0151      	lsls	r1, r2, #5
 800795e:	69fa      	ldr	r2, [r7, #28]
 8007960:	440a      	add	r2, r1
 8007962:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007966:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800796a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800796c:	69bb      	ldr	r3, [r7, #24]
 800796e:	015a      	lsls	r2, r3, #5
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	4413      	add	r3, r2
 8007974:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	69ba      	ldr	r2, [r7, #24]
 800797c:	0151      	lsls	r1, r2, #5
 800797e:	69fa      	ldr	r2, [r7, #28]
 8007980:	440a      	add	r2, r1
 8007982:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007986:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800798a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800798c:	2300      	movs	r3, #0
}
 800798e:	4618      	mov	r0, r3
 8007990:	3720      	adds	r7, #32
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}
 8007996:	bf00      	nop
 8007998:	1ff80000 	.word	0x1ff80000

0800799c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800799c:	b480      	push	{r7}
 800799e:	b087      	sub	sp, #28
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80079a6:	2300      	movs	r3, #0
 80079a8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80079aa:	2300      	movs	r3, #0
 80079ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	785b      	ldrb	r3, [r3, #1]
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	d14a      	bne.n	8007a50 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	781b      	ldrb	r3, [r3, #0]
 80079be:	015a      	lsls	r2, r3, #5
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	4413      	add	r3, r2
 80079c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079d2:	f040 8086 	bne.w	8007ae2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	781b      	ldrb	r3, [r3, #0]
 80079da:	015a      	lsls	r2, r3, #5
 80079dc:	693b      	ldr	r3, [r7, #16]
 80079de:	4413      	add	r3, r2
 80079e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	683a      	ldr	r2, [r7, #0]
 80079e8:	7812      	ldrb	r2, [r2, #0]
 80079ea:	0151      	lsls	r1, r2, #5
 80079ec:	693a      	ldr	r2, [r7, #16]
 80079ee:	440a      	add	r2, r1
 80079f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079f4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80079f8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	781b      	ldrb	r3, [r3, #0]
 80079fe:	015a      	lsls	r2, r3, #5
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	4413      	add	r3, r2
 8007a04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	683a      	ldr	r2, [r7, #0]
 8007a0c:	7812      	ldrb	r2, [r2, #0]
 8007a0e:	0151      	lsls	r1, r2, #5
 8007a10:	693a      	ldr	r2, [r7, #16]
 8007a12:	440a      	add	r2, r1
 8007a14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a18:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007a1c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	3301      	adds	r3, #1
 8007a22:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d902      	bls.n	8007a34 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	75fb      	strb	r3, [r7, #23]
          break;
 8007a32:	e056      	b.n	8007ae2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	781b      	ldrb	r3, [r3, #0]
 8007a38:	015a      	lsls	r2, r3, #5
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	4413      	add	r3, r2
 8007a3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a48:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a4c:	d0e7      	beq.n	8007a1e <USB_EPStopXfer+0x82>
 8007a4e:	e048      	b.n	8007ae2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	781b      	ldrb	r3, [r3, #0]
 8007a54:	015a      	lsls	r2, r3, #5
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	4413      	add	r3, r2
 8007a5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a68:	d13b      	bne.n	8007ae2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	781b      	ldrb	r3, [r3, #0]
 8007a6e:	015a      	lsls	r2, r3, #5
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	4413      	add	r3, r2
 8007a74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	683a      	ldr	r2, [r7, #0]
 8007a7c:	7812      	ldrb	r2, [r2, #0]
 8007a7e:	0151      	lsls	r1, r2, #5
 8007a80:	693a      	ldr	r2, [r7, #16]
 8007a82:	440a      	add	r2, r1
 8007a84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a88:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007a8c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	781b      	ldrb	r3, [r3, #0]
 8007a92:	015a      	lsls	r2, r3, #5
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	4413      	add	r3, r2
 8007a98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	683a      	ldr	r2, [r7, #0]
 8007aa0:	7812      	ldrb	r2, [r2, #0]
 8007aa2:	0151      	lsls	r1, r2, #5
 8007aa4:	693a      	ldr	r2, [r7, #16]
 8007aa6:	440a      	add	r2, r1
 8007aa8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007aac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ab0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	3301      	adds	r3, #1
 8007ab6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d902      	bls.n	8007ac8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	75fb      	strb	r3, [r7, #23]
          break;
 8007ac6:	e00c      	b.n	8007ae2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	781b      	ldrb	r3, [r3, #0]
 8007acc:	015a      	lsls	r2, r3, #5
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	4413      	add	r3, r2
 8007ad2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007adc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ae0:	d0e7      	beq.n	8007ab2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007ae2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	371c      	adds	r7, #28
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aee:	4770      	bx	lr

08007af0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b089      	sub	sp, #36	@ 0x24
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	60f8      	str	r0, [r7, #12]
 8007af8:	60b9      	str	r1, [r7, #8]
 8007afa:	4611      	mov	r1, r2
 8007afc:	461a      	mov	r2, r3
 8007afe:	460b      	mov	r3, r1
 8007b00:	71fb      	strb	r3, [r7, #7]
 8007b02:	4613      	mov	r3, r2
 8007b04:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007b0e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d123      	bne.n	8007b5e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007b16:	88bb      	ldrh	r3, [r7, #4]
 8007b18:	3303      	adds	r3, #3
 8007b1a:	089b      	lsrs	r3, r3, #2
 8007b1c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007b1e:	2300      	movs	r3, #0
 8007b20:	61bb      	str	r3, [r7, #24]
 8007b22:	e018      	b.n	8007b56 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007b24:	79fb      	ldrb	r3, [r7, #7]
 8007b26:	031a      	lsls	r2, r3, #12
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	4413      	add	r3, r2
 8007b2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b30:	461a      	mov	r2, r3
 8007b32:	69fb      	ldr	r3, [r7, #28]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007b38:	69fb      	ldr	r3, [r7, #28]
 8007b3a:	3301      	adds	r3, #1
 8007b3c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b3e:	69fb      	ldr	r3, [r7, #28]
 8007b40:	3301      	adds	r3, #1
 8007b42:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b44:	69fb      	ldr	r3, [r7, #28]
 8007b46:	3301      	adds	r3, #1
 8007b48:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b4a:	69fb      	ldr	r3, [r7, #28]
 8007b4c:	3301      	adds	r3, #1
 8007b4e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007b50:	69bb      	ldr	r3, [r7, #24]
 8007b52:	3301      	adds	r3, #1
 8007b54:	61bb      	str	r3, [r7, #24]
 8007b56:	69ba      	ldr	r2, [r7, #24]
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d3e2      	bcc.n	8007b24 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007b5e:	2300      	movs	r3, #0
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3724      	adds	r7, #36	@ 0x24
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b08b      	sub	sp, #44	@ 0x2c
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	60b9      	str	r1, [r7, #8]
 8007b76:	4613      	mov	r3, r2
 8007b78:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007b82:	88fb      	ldrh	r3, [r7, #6]
 8007b84:	089b      	lsrs	r3, r3, #2
 8007b86:	b29b      	uxth	r3, r3
 8007b88:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007b8a:	88fb      	ldrh	r3, [r7, #6]
 8007b8c:	f003 0303 	and.w	r3, r3, #3
 8007b90:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007b92:	2300      	movs	r3, #0
 8007b94:	623b      	str	r3, [r7, #32]
 8007b96:	e014      	b.n	8007bc2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007b98:	69bb      	ldr	r3, [r7, #24]
 8007b9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b9e:	681a      	ldr	r2, [r3, #0]
 8007ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba2:	601a      	str	r2, [r3, #0]
    pDest++;
 8007ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bac:	3301      	adds	r3, #1
 8007bae:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb2:	3301      	adds	r3, #1
 8007bb4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb8:	3301      	adds	r3, #1
 8007bba:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007bbc:	6a3b      	ldr	r3, [r7, #32]
 8007bbe:	3301      	adds	r3, #1
 8007bc0:	623b      	str	r3, [r7, #32]
 8007bc2:	6a3a      	ldr	r2, [r7, #32]
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d3e6      	bcc.n	8007b98 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007bca:	8bfb      	ldrh	r3, [r7, #30]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d01e      	beq.n	8007c0e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bda:	461a      	mov	r2, r3
 8007bdc:	f107 0310 	add.w	r3, r7, #16
 8007be0:	6812      	ldr	r2, [r2, #0]
 8007be2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007be4:	693a      	ldr	r2, [r7, #16]
 8007be6:	6a3b      	ldr	r3, [r7, #32]
 8007be8:	b2db      	uxtb	r3, r3
 8007bea:	00db      	lsls	r3, r3, #3
 8007bec:	fa22 f303 	lsr.w	r3, r2, r3
 8007bf0:	b2da      	uxtb	r2, r3
 8007bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf4:	701a      	strb	r2, [r3, #0]
      i++;
 8007bf6:	6a3b      	ldr	r3, [r7, #32]
 8007bf8:	3301      	adds	r3, #1
 8007bfa:	623b      	str	r3, [r7, #32]
      pDest++;
 8007bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bfe:	3301      	adds	r3, #1
 8007c00:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007c02:	8bfb      	ldrh	r3, [r7, #30]
 8007c04:	3b01      	subs	r3, #1
 8007c06:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007c08:	8bfb      	ldrh	r3, [r7, #30]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d1ea      	bne.n	8007be4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	372c      	adds	r7, #44	@ 0x2c
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr

08007c1c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b085      	sub	sp, #20
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	781b      	ldrb	r3, [r3, #0]
 8007c2e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	785b      	ldrb	r3, [r3, #1]
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d12c      	bne.n	8007c92 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	015a      	lsls	r2, r3, #5
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	4413      	add	r3, r2
 8007c40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	db12      	blt.n	8007c70 <USB_EPSetStall+0x54>
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d00f      	beq.n	8007c70 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	015a      	lsls	r2, r3, #5
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	4413      	add	r3, r2
 8007c58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	68ba      	ldr	r2, [r7, #8]
 8007c60:	0151      	lsls	r1, r2, #5
 8007c62:	68fa      	ldr	r2, [r7, #12]
 8007c64:	440a      	add	r2, r1
 8007c66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c6a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007c6e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	015a      	lsls	r2, r3, #5
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	4413      	add	r3, r2
 8007c78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	68ba      	ldr	r2, [r7, #8]
 8007c80:	0151      	lsls	r1, r2, #5
 8007c82:	68fa      	ldr	r2, [r7, #12]
 8007c84:	440a      	add	r2, r1
 8007c86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c8a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007c8e:	6013      	str	r3, [r2, #0]
 8007c90:	e02b      	b.n	8007cea <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	015a      	lsls	r2, r3, #5
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	4413      	add	r3, r2
 8007c9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	db12      	blt.n	8007cca <USB_EPSetStall+0xae>
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d00f      	beq.n	8007cca <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	015a      	lsls	r2, r3, #5
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	4413      	add	r3, r2
 8007cb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	68ba      	ldr	r2, [r7, #8]
 8007cba:	0151      	lsls	r1, r2, #5
 8007cbc:	68fa      	ldr	r2, [r7, #12]
 8007cbe:	440a      	add	r2, r1
 8007cc0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007cc4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007cc8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	015a      	lsls	r2, r3, #5
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	4413      	add	r3, r2
 8007cd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	68ba      	ldr	r2, [r7, #8]
 8007cda:	0151      	lsls	r1, r2, #5
 8007cdc:	68fa      	ldr	r2, [r7, #12]
 8007cde:	440a      	add	r2, r1
 8007ce0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ce4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007ce8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007cea:	2300      	movs	r3, #0
}
 8007cec:	4618      	mov	r0, r3
 8007cee:	3714      	adds	r7, #20
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr

08007cf8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	781b      	ldrb	r3, [r3, #0]
 8007d0a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	785b      	ldrb	r3, [r3, #1]
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	d128      	bne.n	8007d66 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	015a      	lsls	r2, r3, #5
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	4413      	add	r3, r2
 8007d1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	68ba      	ldr	r2, [r7, #8]
 8007d24:	0151      	lsls	r1, r2, #5
 8007d26:	68fa      	ldr	r2, [r7, #12]
 8007d28:	440a      	add	r2, r1
 8007d2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d2e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007d32:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	791b      	ldrb	r3, [r3, #4]
 8007d38:	2b03      	cmp	r3, #3
 8007d3a:	d003      	beq.n	8007d44 <USB_EPClearStall+0x4c>
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	791b      	ldrb	r3, [r3, #4]
 8007d40:	2b02      	cmp	r3, #2
 8007d42:	d138      	bne.n	8007db6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	015a      	lsls	r2, r3, #5
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	4413      	add	r3, r2
 8007d4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	68ba      	ldr	r2, [r7, #8]
 8007d54:	0151      	lsls	r1, r2, #5
 8007d56:	68fa      	ldr	r2, [r7, #12]
 8007d58:	440a      	add	r2, r1
 8007d5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d62:	6013      	str	r3, [r2, #0]
 8007d64:	e027      	b.n	8007db6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	015a      	lsls	r2, r3, #5
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	4413      	add	r3, r2
 8007d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68ba      	ldr	r2, [r7, #8]
 8007d76:	0151      	lsls	r1, r2, #5
 8007d78:	68fa      	ldr	r2, [r7, #12]
 8007d7a:	440a      	add	r2, r1
 8007d7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d80:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007d84:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	791b      	ldrb	r3, [r3, #4]
 8007d8a:	2b03      	cmp	r3, #3
 8007d8c:	d003      	beq.n	8007d96 <USB_EPClearStall+0x9e>
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	791b      	ldrb	r3, [r3, #4]
 8007d92:	2b02      	cmp	r3, #2
 8007d94:	d10f      	bne.n	8007db6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	015a      	lsls	r2, r3, #5
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	4413      	add	r3, r2
 8007d9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	68ba      	ldr	r2, [r7, #8]
 8007da6:	0151      	lsls	r1, r2, #5
 8007da8:	68fa      	ldr	r2, [r7, #12]
 8007daa:	440a      	add	r2, r1
 8007dac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007db0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007db4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007db6:	2300      	movs	r3, #0
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3714      	adds	r7, #20
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr

08007dc4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b085      	sub	sp, #20
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	460b      	mov	r3, r1
 8007dce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	68fa      	ldr	r2, [r7, #12]
 8007dde:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007de2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007de6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	78fb      	ldrb	r3, [r7, #3]
 8007df2:	011b      	lsls	r3, r3, #4
 8007df4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007df8:	68f9      	ldr	r1, [r7, #12]
 8007dfa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007e02:	2300      	movs	r3, #0
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	3714      	adds	r7, #20
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0e:	4770      	bx	lr

08007e10 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b085      	sub	sp, #20
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007e2a:	f023 0303 	bic.w	r3, r3, #3
 8007e2e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e36:	685b      	ldr	r3, [r3, #4]
 8007e38:	68fa      	ldr	r2, [r7, #12]
 8007e3a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e3e:	f023 0302 	bic.w	r3, r3, #2
 8007e42:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007e44:	2300      	movs	r3, #0
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3714      	adds	r7, #20
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e50:	4770      	bx	lr

08007e52 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e52:	b480      	push	{r7}
 8007e54:	b085      	sub	sp, #20
 8007e56:	af00      	add	r7, sp, #0
 8007e58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	68fa      	ldr	r2, [r7, #12]
 8007e68:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007e6c:	f023 0303 	bic.w	r3, r3, #3
 8007e70:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	68fa      	ldr	r2, [r7, #12]
 8007e7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e80:	f043 0302 	orr.w	r3, r3, #2
 8007e84:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007e86:	2300      	movs	r3, #0
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3714      	adds	r7, #20
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr

08007e94 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b085      	sub	sp, #20
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	695b      	ldr	r3, [r3, #20]
 8007ea0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	699b      	ldr	r3, [r3, #24]
 8007ea6:	68fa      	ldr	r2, [r7, #12]
 8007ea8:	4013      	ands	r3, r2
 8007eaa:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007eac:	68fb      	ldr	r3, [r7, #12]
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3714      	adds	r7, #20
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb8:	4770      	bx	lr

08007eba <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007eba:	b480      	push	{r7}
 8007ebc:	b085      	sub	sp, #20
 8007ebe:	af00      	add	r7, sp, #0
 8007ec0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ecc:	699b      	ldr	r3, [r3, #24]
 8007ece:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ed6:	69db      	ldr	r3, [r3, #28]
 8007ed8:	68ba      	ldr	r2, [r7, #8]
 8007eda:	4013      	ands	r3, r2
 8007edc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	0c1b      	lsrs	r3, r3, #16
}
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	3714      	adds	r7, #20
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eec:	4770      	bx	lr

08007eee <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007eee:	b480      	push	{r7}
 8007ef0:	b085      	sub	sp, #20
 8007ef2:	af00      	add	r7, sp, #0
 8007ef4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f00:	699b      	ldr	r3, [r3, #24]
 8007f02:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f0a:	69db      	ldr	r3, [r3, #28]
 8007f0c:	68ba      	ldr	r2, [r7, #8]
 8007f0e:	4013      	ands	r3, r2
 8007f10:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	b29b      	uxth	r3, r3
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3714      	adds	r7, #20
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f20:	4770      	bx	lr

08007f22 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007f22:	b480      	push	{r7}
 8007f24:	b085      	sub	sp, #20
 8007f26:	af00      	add	r7, sp, #0
 8007f28:	6078      	str	r0, [r7, #4]
 8007f2a:	460b      	mov	r3, r1
 8007f2c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007f32:	78fb      	ldrb	r3, [r7, #3]
 8007f34:	015a      	lsls	r2, r3, #5
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	4413      	add	r3, r2
 8007f3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f48:	695b      	ldr	r3, [r3, #20]
 8007f4a:	68ba      	ldr	r2, [r7, #8]
 8007f4c:	4013      	ands	r3, r2
 8007f4e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007f50:	68bb      	ldr	r3, [r7, #8]
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3714      	adds	r7, #20
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr

08007f5e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007f5e:	b480      	push	{r7}
 8007f60:	b087      	sub	sp, #28
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	6078      	str	r0, [r7, #4]
 8007f66:	460b      	mov	r3, r1
 8007f68:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007f6e:	697b      	ldr	r3, [r7, #20]
 8007f70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f74:	691b      	ldr	r3, [r3, #16]
 8007f76:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f80:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007f82:	78fb      	ldrb	r3, [r7, #3]
 8007f84:	f003 030f 	and.w	r3, r3, #15
 8007f88:	68fa      	ldr	r2, [r7, #12]
 8007f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8007f8e:	01db      	lsls	r3, r3, #7
 8007f90:	b2db      	uxtb	r3, r3
 8007f92:	693a      	ldr	r2, [r7, #16]
 8007f94:	4313      	orrs	r3, r2
 8007f96:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007f98:	78fb      	ldrb	r3, [r7, #3]
 8007f9a:	015a      	lsls	r2, r3, #5
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	4413      	add	r3, r2
 8007fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fa4:	689b      	ldr	r3, [r3, #8]
 8007fa6:	693a      	ldr	r2, [r7, #16]
 8007fa8:	4013      	ands	r3, r2
 8007faa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007fac:	68bb      	ldr	r3, [r7, #8]
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	371c      	adds	r7, #28
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb8:	4770      	bx	lr

08007fba <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007fba:	b480      	push	{r7}
 8007fbc:	b083      	sub	sp, #12
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	695b      	ldr	r3, [r3, #20]
 8007fc6:	f003 0301 	and.w	r3, r3, #1
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	370c      	adds	r7, #12
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr

08007fd6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007fd6:	b480      	push	{r7}
 8007fd8:	b085      	sub	sp, #20
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	68fa      	ldr	r2, [r7, #12]
 8007fec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ff0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007ff4:	f023 0307 	bic.w	r3, r3, #7
 8007ff8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	68fa      	ldr	r2, [r7, #12]
 8008004:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008008:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800800c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800800e:	2300      	movs	r3, #0
}
 8008010:	4618      	mov	r0, r3
 8008012:	3714      	adds	r7, #20
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr

0800801c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800801c:	b480      	push	{r7}
 800801e:	b087      	sub	sp, #28
 8008020:	af00      	add	r7, sp, #0
 8008022:	60f8      	str	r0, [r7, #12]
 8008024:	460b      	mov	r3, r1
 8008026:	607a      	str	r2, [r7, #4]
 8008028:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	333c      	adds	r3, #60	@ 0x3c
 8008032:	3304      	adds	r3, #4
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008038:	693b      	ldr	r3, [r7, #16]
 800803a:	4a26      	ldr	r2, [pc, #152]	@ (80080d4 <USB_EP0_OutStart+0xb8>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d90a      	bls.n	8008056 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800804c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008050:	d101      	bne.n	8008056 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008052:	2300      	movs	r3, #0
 8008054:	e037      	b.n	80080c6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800805c:	461a      	mov	r2, r3
 800805e:	2300      	movs	r3, #0
 8008060:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008062:	697b      	ldr	r3, [r7, #20]
 8008064:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008068:	691b      	ldr	r3, [r3, #16]
 800806a:	697a      	ldr	r2, [r7, #20]
 800806c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008070:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008074:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800807c:	691b      	ldr	r3, [r3, #16]
 800807e:	697a      	ldr	r2, [r7, #20]
 8008080:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008084:	f043 0318 	orr.w	r3, r3, #24
 8008088:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008090:	691b      	ldr	r3, [r3, #16]
 8008092:	697a      	ldr	r2, [r7, #20]
 8008094:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008098:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800809c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800809e:	7afb      	ldrb	r3, [r7, #11]
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	d10f      	bne.n	80080c4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080aa:	461a      	mov	r2, r3
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80080b0:	697b      	ldr	r3, [r7, #20]
 80080b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	697a      	ldr	r2, [r7, #20]
 80080ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080be:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80080c2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80080c4:	2300      	movs	r3, #0
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	371c      	adds	r7, #28
 80080ca:	46bd      	mov	sp, r7
 80080cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d0:	4770      	bx	lr
 80080d2:	bf00      	nop
 80080d4:	4f54300a 	.word	0x4f54300a

080080d8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80080d8:	b480      	push	{r7}
 80080da:	b085      	sub	sp, #20
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80080e0:	2300      	movs	r3, #0
 80080e2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	3301      	adds	r3, #1
 80080e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080f0:	d901      	bls.n	80080f6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80080f2:	2303      	movs	r3, #3
 80080f4:	e022      	b.n	800813c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	691b      	ldr	r3, [r3, #16]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	daf2      	bge.n	80080e4 <USB_CoreReset+0xc>

  count = 10U;
 80080fe:	230a      	movs	r3, #10
 8008100:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008102:	e002      	b.n	800810a <USB_CoreReset+0x32>
  {
    count--;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	3b01      	subs	r3, #1
 8008108:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d1f9      	bne.n	8008104 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	691b      	ldr	r3, [r3, #16]
 8008114:	f043 0201 	orr.w	r2, r3, #1
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	3301      	adds	r3, #1
 8008120:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008128:	d901      	bls.n	800812e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800812a:	2303      	movs	r3, #3
 800812c:	e006      	b.n	800813c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	691b      	ldr	r3, [r3, #16]
 8008132:	f003 0301 	and.w	r3, r3, #1
 8008136:	2b01      	cmp	r3, #1
 8008138:	d0f0      	beq.n	800811c <USB_CoreReset+0x44>

  return HAL_OK;
 800813a:	2300      	movs	r3, #0
}
 800813c:	4618      	mov	r0, r3
 800813e:	3714      	adds	r7, #20
 8008140:	46bd      	mov	sp, r7
 8008142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008146:	4770      	bx	lr

08008148 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b084      	sub	sp, #16
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
 8008150:	460b      	mov	r3, r1
 8008152:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008154:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008158:	f002 fcba 	bl	800aad0 <USBD_static_malloc>
 800815c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d109      	bne.n	8008178 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	32b0      	adds	r2, #176	@ 0xb0
 800816e:	2100      	movs	r1, #0
 8008170:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008174:	2302      	movs	r3, #2
 8008176:	e0d4      	b.n	8008322 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008178:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800817c:	2100      	movs	r1, #0
 800817e:	68f8      	ldr	r0, [r7, #12]
 8008180:	f002 fd1e 	bl	800abc0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	32b0      	adds	r2, #176	@ 0xb0
 800818e:	68f9      	ldr	r1, [r7, #12]
 8008190:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	32b0      	adds	r2, #176	@ 0xb0
 800819e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	7c1b      	ldrb	r3, [r3, #16]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d138      	bne.n	8008222 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80081b0:	4b5e      	ldr	r3, [pc, #376]	@ (800832c <USBD_CDC_Init+0x1e4>)
 80081b2:	7819      	ldrb	r1, [r3, #0]
 80081b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80081b8:	2202      	movs	r2, #2
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f002 fb65 	bl	800a88a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80081c0:	4b5a      	ldr	r3, [pc, #360]	@ (800832c <USBD_CDC_Init+0x1e4>)
 80081c2:	781b      	ldrb	r3, [r3, #0]
 80081c4:	f003 020f 	and.w	r2, r3, #15
 80081c8:	6879      	ldr	r1, [r7, #4]
 80081ca:	4613      	mov	r3, r2
 80081cc:	009b      	lsls	r3, r3, #2
 80081ce:	4413      	add	r3, r2
 80081d0:	009b      	lsls	r3, r3, #2
 80081d2:	440b      	add	r3, r1
 80081d4:	3323      	adds	r3, #35	@ 0x23
 80081d6:	2201      	movs	r2, #1
 80081d8:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80081da:	4b55      	ldr	r3, [pc, #340]	@ (8008330 <USBD_CDC_Init+0x1e8>)
 80081dc:	7819      	ldrb	r1, [r3, #0]
 80081de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80081e2:	2202      	movs	r2, #2
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f002 fb50 	bl	800a88a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80081ea:	4b51      	ldr	r3, [pc, #324]	@ (8008330 <USBD_CDC_Init+0x1e8>)
 80081ec:	781b      	ldrb	r3, [r3, #0]
 80081ee:	f003 020f 	and.w	r2, r3, #15
 80081f2:	6879      	ldr	r1, [r7, #4]
 80081f4:	4613      	mov	r3, r2
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	4413      	add	r3, r2
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	440b      	add	r3, r1
 80081fe:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008202:	2201      	movs	r2, #1
 8008204:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008206:	4b4b      	ldr	r3, [pc, #300]	@ (8008334 <USBD_CDC_Init+0x1ec>)
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	f003 020f 	and.w	r2, r3, #15
 800820e:	6879      	ldr	r1, [r7, #4]
 8008210:	4613      	mov	r3, r2
 8008212:	009b      	lsls	r3, r3, #2
 8008214:	4413      	add	r3, r2
 8008216:	009b      	lsls	r3, r3, #2
 8008218:	440b      	add	r3, r1
 800821a:	331c      	adds	r3, #28
 800821c:	2210      	movs	r2, #16
 800821e:	601a      	str	r2, [r3, #0]
 8008220:	e035      	b.n	800828e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008222:	4b42      	ldr	r3, [pc, #264]	@ (800832c <USBD_CDC_Init+0x1e4>)
 8008224:	7819      	ldrb	r1, [r3, #0]
 8008226:	2340      	movs	r3, #64	@ 0x40
 8008228:	2202      	movs	r2, #2
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f002 fb2d 	bl	800a88a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008230:	4b3e      	ldr	r3, [pc, #248]	@ (800832c <USBD_CDC_Init+0x1e4>)
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	f003 020f 	and.w	r2, r3, #15
 8008238:	6879      	ldr	r1, [r7, #4]
 800823a:	4613      	mov	r3, r2
 800823c:	009b      	lsls	r3, r3, #2
 800823e:	4413      	add	r3, r2
 8008240:	009b      	lsls	r3, r3, #2
 8008242:	440b      	add	r3, r1
 8008244:	3323      	adds	r3, #35	@ 0x23
 8008246:	2201      	movs	r2, #1
 8008248:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800824a:	4b39      	ldr	r3, [pc, #228]	@ (8008330 <USBD_CDC_Init+0x1e8>)
 800824c:	7819      	ldrb	r1, [r3, #0]
 800824e:	2340      	movs	r3, #64	@ 0x40
 8008250:	2202      	movs	r2, #2
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f002 fb19 	bl	800a88a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008258:	4b35      	ldr	r3, [pc, #212]	@ (8008330 <USBD_CDC_Init+0x1e8>)
 800825a:	781b      	ldrb	r3, [r3, #0]
 800825c:	f003 020f 	and.w	r2, r3, #15
 8008260:	6879      	ldr	r1, [r7, #4]
 8008262:	4613      	mov	r3, r2
 8008264:	009b      	lsls	r3, r3, #2
 8008266:	4413      	add	r3, r2
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	440b      	add	r3, r1
 800826c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008270:	2201      	movs	r2, #1
 8008272:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008274:	4b2f      	ldr	r3, [pc, #188]	@ (8008334 <USBD_CDC_Init+0x1ec>)
 8008276:	781b      	ldrb	r3, [r3, #0]
 8008278:	f003 020f 	and.w	r2, r3, #15
 800827c:	6879      	ldr	r1, [r7, #4]
 800827e:	4613      	mov	r3, r2
 8008280:	009b      	lsls	r3, r3, #2
 8008282:	4413      	add	r3, r2
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	440b      	add	r3, r1
 8008288:	331c      	adds	r3, #28
 800828a:	2210      	movs	r2, #16
 800828c:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800828e:	4b29      	ldr	r3, [pc, #164]	@ (8008334 <USBD_CDC_Init+0x1ec>)
 8008290:	7819      	ldrb	r1, [r3, #0]
 8008292:	2308      	movs	r3, #8
 8008294:	2203      	movs	r2, #3
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f002 faf7 	bl	800a88a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800829c:	4b25      	ldr	r3, [pc, #148]	@ (8008334 <USBD_CDC_Init+0x1ec>)
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	f003 020f 	and.w	r2, r3, #15
 80082a4:	6879      	ldr	r1, [r7, #4]
 80082a6:	4613      	mov	r3, r2
 80082a8:	009b      	lsls	r3, r3, #2
 80082aa:	4413      	add	r3, r2
 80082ac:	009b      	lsls	r3, r3, #2
 80082ae:	440b      	add	r3, r1
 80082b0:	3323      	adds	r3, #35	@ 0x23
 80082b2:	2201      	movs	r2, #1
 80082b4:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2200      	movs	r2, #0
 80082ba:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80082c4:	687a      	ldr	r2, [r7, #4]
 80082c6:	33b0      	adds	r3, #176	@ 0xb0
 80082c8:	009b      	lsls	r3, r3, #2
 80082ca:	4413      	add	r3, r2
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2200      	movs	r2, #0
 80082d6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2200      	movs	r2, #0
 80082de:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d101      	bne.n	80082f0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80082ec:	2302      	movs	r3, #2
 80082ee:	e018      	b.n	8008322 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	7c1b      	ldrb	r3, [r3, #16]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d10a      	bne.n	800830e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80082f8:	4b0d      	ldr	r3, [pc, #52]	@ (8008330 <USBD_CDC_Init+0x1e8>)
 80082fa:	7819      	ldrb	r1, [r3, #0]
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008302:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f002 fbae 	bl	800aa68 <USBD_LL_PrepareReceive>
 800830c:	e008      	b.n	8008320 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800830e:	4b08      	ldr	r3, [pc, #32]	@ (8008330 <USBD_CDC_Init+0x1e8>)
 8008310:	7819      	ldrb	r1, [r3, #0]
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008318:	2340      	movs	r3, #64	@ 0x40
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f002 fba4 	bl	800aa68 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008320:	2300      	movs	r3, #0
}
 8008322:	4618      	mov	r0, r3
 8008324:	3710      	adds	r7, #16
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}
 800832a:	bf00      	nop
 800832c:	20000093 	.word	0x20000093
 8008330:	20000094 	.word	0x20000094
 8008334:	20000095 	.word	0x20000095

08008338 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b082      	sub	sp, #8
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
 8008340:	460b      	mov	r3, r1
 8008342:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008344:	4b3a      	ldr	r3, [pc, #232]	@ (8008430 <USBD_CDC_DeInit+0xf8>)
 8008346:	781b      	ldrb	r3, [r3, #0]
 8008348:	4619      	mov	r1, r3
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f002 fac3 	bl	800a8d6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008350:	4b37      	ldr	r3, [pc, #220]	@ (8008430 <USBD_CDC_DeInit+0xf8>)
 8008352:	781b      	ldrb	r3, [r3, #0]
 8008354:	f003 020f 	and.w	r2, r3, #15
 8008358:	6879      	ldr	r1, [r7, #4]
 800835a:	4613      	mov	r3, r2
 800835c:	009b      	lsls	r3, r3, #2
 800835e:	4413      	add	r3, r2
 8008360:	009b      	lsls	r3, r3, #2
 8008362:	440b      	add	r3, r1
 8008364:	3323      	adds	r3, #35	@ 0x23
 8008366:	2200      	movs	r2, #0
 8008368:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800836a:	4b32      	ldr	r3, [pc, #200]	@ (8008434 <USBD_CDC_DeInit+0xfc>)
 800836c:	781b      	ldrb	r3, [r3, #0]
 800836e:	4619      	mov	r1, r3
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f002 fab0 	bl	800a8d6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008376:	4b2f      	ldr	r3, [pc, #188]	@ (8008434 <USBD_CDC_DeInit+0xfc>)
 8008378:	781b      	ldrb	r3, [r3, #0]
 800837a:	f003 020f 	and.w	r2, r3, #15
 800837e:	6879      	ldr	r1, [r7, #4]
 8008380:	4613      	mov	r3, r2
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	4413      	add	r3, r2
 8008386:	009b      	lsls	r3, r3, #2
 8008388:	440b      	add	r3, r1
 800838a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800838e:	2200      	movs	r2, #0
 8008390:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008392:	4b29      	ldr	r3, [pc, #164]	@ (8008438 <USBD_CDC_DeInit+0x100>)
 8008394:	781b      	ldrb	r3, [r3, #0]
 8008396:	4619      	mov	r1, r3
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f002 fa9c 	bl	800a8d6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800839e:	4b26      	ldr	r3, [pc, #152]	@ (8008438 <USBD_CDC_DeInit+0x100>)
 80083a0:	781b      	ldrb	r3, [r3, #0]
 80083a2:	f003 020f 	and.w	r2, r3, #15
 80083a6:	6879      	ldr	r1, [r7, #4]
 80083a8:	4613      	mov	r3, r2
 80083aa:	009b      	lsls	r3, r3, #2
 80083ac:	4413      	add	r3, r2
 80083ae:	009b      	lsls	r3, r3, #2
 80083b0:	440b      	add	r3, r1
 80083b2:	3323      	adds	r3, #35	@ 0x23
 80083b4:	2200      	movs	r2, #0
 80083b6:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80083b8:	4b1f      	ldr	r3, [pc, #124]	@ (8008438 <USBD_CDC_DeInit+0x100>)
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	f003 020f 	and.w	r2, r3, #15
 80083c0:	6879      	ldr	r1, [r7, #4]
 80083c2:	4613      	mov	r3, r2
 80083c4:	009b      	lsls	r3, r3, #2
 80083c6:	4413      	add	r3, r2
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	440b      	add	r3, r1
 80083cc:	331c      	adds	r3, #28
 80083ce:	2200      	movs	r2, #0
 80083d0:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	32b0      	adds	r2, #176	@ 0xb0
 80083dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d01f      	beq.n	8008424 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	33b0      	adds	r3, #176	@ 0xb0
 80083ee:	009b      	lsls	r3, r3, #2
 80083f0:	4413      	add	r3, r2
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	32b0      	adds	r2, #176	@ 0xb0
 8008402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008406:	4618      	mov	r0, r3
 8008408:	f002 fb70 	bl	800aaec <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	32b0      	adds	r2, #176	@ 0xb0
 8008416:	2100      	movs	r1, #0
 8008418:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2200      	movs	r2, #0
 8008420:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008424:	2300      	movs	r3, #0
}
 8008426:	4618      	mov	r0, r3
 8008428:	3708      	adds	r7, #8
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}
 800842e:	bf00      	nop
 8008430:	20000093 	.word	0x20000093
 8008434:	20000094 	.word	0x20000094
 8008438:	20000095 	.word	0x20000095

0800843c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b086      	sub	sp, #24
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
 8008444:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	32b0      	adds	r2, #176	@ 0xb0
 8008450:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008454:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008456:	2300      	movs	r3, #0
 8008458:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800845a:	2300      	movs	r3, #0
 800845c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800845e:	2300      	movs	r3, #0
 8008460:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d101      	bne.n	800846c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008468:	2303      	movs	r3, #3
 800846a:	e0bf      	b.n	80085ec <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	781b      	ldrb	r3, [r3, #0]
 8008470:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008474:	2b00      	cmp	r3, #0
 8008476:	d050      	beq.n	800851a <USBD_CDC_Setup+0xde>
 8008478:	2b20      	cmp	r3, #32
 800847a:	f040 80af 	bne.w	80085dc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	88db      	ldrh	r3, [r3, #6]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d03a      	beq.n	80084fc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	b25b      	sxtb	r3, r3
 800848c:	2b00      	cmp	r3, #0
 800848e:	da1b      	bge.n	80084c8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008496:	687a      	ldr	r2, [r7, #4]
 8008498:	33b0      	adds	r3, #176	@ 0xb0
 800849a:	009b      	lsls	r3, r3, #2
 800849c:	4413      	add	r3, r2
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	689b      	ldr	r3, [r3, #8]
 80084a2:	683a      	ldr	r2, [r7, #0]
 80084a4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80084a6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80084a8:	683a      	ldr	r2, [r7, #0]
 80084aa:	88d2      	ldrh	r2, [r2, #6]
 80084ac:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	88db      	ldrh	r3, [r3, #6]
 80084b2:	2b07      	cmp	r3, #7
 80084b4:	bf28      	it	cs
 80084b6:	2307      	movcs	r3, #7
 80084b8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	89fa      	ldrh	r2, [r7, #14]
 80084be:	4619      	mov	r1, r3
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f001 fda7 	bl	800a014 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80084c6:	e090      	b.n	80085ea <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	785a      	ldrb	r2, [r3, #1]
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	88db      	ldrh	r3, [r3, #6]
 80084d6:	2b3f      	cmp	r3, #63	@ 0x3f
 80084d8:	d803      	bhi.n	80084e2 <USBD_CDC_Setup+0xa6>
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	88db      	ldrh	r3, [r3, #6]
 80084de:	b2da      	uxtb	r2, r3
 80084e0:	e000      	b.n	80084e4 <USBD_CDC_Setup+0xa8>
 80084e2:	2240      	movs	r2, #64	@ 0x40
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80084ea:	6939      	ldr	r1, [r7, #16]
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80084f2:	461a      	mov	r2, r3
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f001 fdbc 	bl	800a072 <USBD_CtlPrepareRx>
      break;
 80084fa:	e076      	b.n	80085ea <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008502:	687a      	ldr	r2, [r7, #4]
 8008504:	33b0      	adds	r3, #176	@ 0xb0
 8008506:	009b      	lsls	r3, r3, #2
 8008508:	4413      	add	r3, r2
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	689b      	ldr	r3, [r3, #8]
 800850e:	683a      	ldr	r2, [r7, #0]
 8008510:	7850      	ldrb	r0, [r2, #1]
 8008512:	2200      	movs	r2, #0
 8008514:	6839      	ldr	r1, [r7, #0]
 8008516:	4798      	blx	r3
      break;
 8008518:	e067      	b.n	80085ea <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	785b      	ldrb	r3, [r3, #1]
 800851e:	2b0b      	cmp	r3, #11
 8008520:	d851      	bhi.n	80085c6 <USBD_CDC_Setup+0x18a>
 8008522:	a201      	add	r2, pc, #4	@ (adr r2, 8008528 <USBD_CDC_Setup+0xec>)
 8008524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008528:	08008559 	.word	0x08008559
 800852c:	080085d5 	.word	0x080085d5
 8008530:	080085c7 	.word	0x080085c7
 8008534:	080085c7 	.word	0x080085c7
 8008538:	080085c7 	.word	0x080085c7
 800853c:	080085c7 	.word	0x080085c7
 8008540:	080085c7 	.word	0x080085c7
 8008544:	080085c7 	.word	0x080085c7
 8008548:	080085c7 	.word	0x080085c7
 800854c:	080085c7 	.word	0x080085c7
 8008550:	08008583 	.word	0x08008583
 8008554:	080085ad 	.word	0x080085ad
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800855e:	b2db      	uxtb	r3, r3
 8008560:	2b03      	cmp	r3, #3
 8008562:	d107      	bne.n	8008574 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008564:	f107 030a 	add.w	r3, r7, #10
 8008568:	2202      	movs	r2, #2
 800856a:	4619      	mov	r1, r3
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f001 fd51 	bl	800a014 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008572:	e032      	b.n	80085da <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008574:	6839      	ldr	r1, [r7, #0]
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f001 fccf 	bl	8009f1a <USBD_CtlError>
            ret = USBD_FAIL;
 800857c:	2303      	movs	r3, #3
 800857e:	75fb      	strb	r3, [r7, #23]
          break;
 8008580:	e02b      	b.n	80085da <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008588:	b2db      	uxtb	r3, r3
 800858a:	2b03      	cmp	r3, #3
 800858c:	d107      	bne.n	800859e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800858e:	f107 030d 	add.w	r3, r7, #13
 8008592:	2201      	movs	r2, #1
 8008594:	4619      	mov	r1, r3
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f001 fd3c 	bl	800a014 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800859c:	e01d      	b.n	80085da <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800859e:	6839      	ldr	r1, [r7, #0]
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	f001 fcba 	bl	8009f1a <USBD_CtlError>
            ret = USBD_FAIL;
 80085a6:	2303      	movs	r3, #3
 80085a8:	75fb      	strb	r3, [r7, #23]
          break;
 80085aa:	e016      	b.n	80085da <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085b2:	b2db      	uxtb	r3, r3
 80085b4:	2b03      	cmp	r3, #3
 80085b6:	d00f      	beq.n	80085d8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80085b8:	6839      	ldr	r1, [r7, #0]
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f001 fcad 	bl	8009f1a <USBD_CtlError>
            ret = USBD_FAIL;
 80085c0:	2303      	movs	r3, #3
 80085c2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80085c4:	e008      	b.n	80085d8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80085c6:	6839      	ldr	r1, [r7, #0]
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f001 fca6 	bl	8009f1a <USBD_CtlError>
          ret = USBD_FAIL;
 80085ce:	2303      	movs	r3, #3
 80085d0:	75fb      	strb	r3, [r7, #23]
          break;
 80085d2:	e002      	b.n	80085da <USBD_CDC_Setup+0x19e>
          break;
 80085d4:	bf00      	nop
 80085d6:	e008      	b.n	80085ea <USBD_CDC_Setup+0x1ae>
          break;
 80085d8:	bf00      	nop
      }
      break;
 80085da:	e006      	b.n	80085ea <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80085dc:	6839      	ldr	r1, [r7, #0]
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f001 fc9b 	bl	8009f1a <USBD_CtlError>
      ret = USBD_FAIL;
 80085e4:	2303      	movs	r3, #3
 80085e6:	75fb      	strb	r3, [r7, #23]
      break;
 80085e8:	bf00      	nop
  }

  return (uint8_t)ret;
 80085ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	3718      	adds	r7, #24
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}

080085f4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b084      	sub	sp, #16
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	460b      	mov	r3, r1
 80085fe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008606:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	32b0      	adds	r2, #176	@ 0xb0
 8008612:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d101      	bne.n	800861e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800861a:	2303      	movs	r3, #3
 800861c:	e065      	b.n	80086ea <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	32b0      	adds	r2, #176	@ 0xb0
 8008628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800862c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800862e:	78fb      	ldrb	r3, [r7, #3]
 8008630:	f003 020f 	and.w	r2, r3, #15
 8008634:	6879      	ldr	r1, [r7, #4]
 8008636:	4613      	mov	r3, r2
 8008638:	009b      	lsls	r3, r3, #2
 800863a:	4413      	add	r3, r2
 800863c:	009b      	lsls	r3, r3, #2
 800863e:	440b      	add	r3, r1
 8008640:	3314      	adds	r3, #20
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d02f      	beq.n	80086a8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008648:	78fb      	ldrb	r3, [r7, #3]
 800864a:	f003 020f 	and.w	r2, r3, #15
 800864e:	6879      	ldr	r1, [r7, #4]
 8008650:	4613      	mov	r3, r2
 8008652:	009b      	lsls	r3, r3, #2
 8008654:	4413      	add	r3, r2
 8008656:	009b      	lsls	r3, r3, #2
 8008658:	440b      	add	r3, r1
 800865a:	3314      	adds	r3, #20
 800865c:	681a      	ldr	r2, [r3, #0]
 800865e:	78fb      	ldrb	r3, [r7, #3]
 8008660:	f003 010f 	and.w	r1, r3, #15
 8008664:	68f8      	ldr	r0, [r7, #12]
 8008666:	460b      	mov	r3, r1
 8008668:	00db      	lsls	r3, r3, #3
 800866a:	440b      	add	r3, r1
 800866c:	009b      	lsls	r3, r3, #2
 800866e:	4403      	add	r3, r0
 8008670:	331c      	adds	r3, #28
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	fbb2 f1f3 	udiv	r1, r2, r3
 8008678:	fb01 f303 	mul.w	r3, r1, r3
 800867c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800867e:	2b00      	cmp	r3, #0
 8008680:	d112      	bne.n	80086a8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008682:	78fb      	ldrb	r3, [r7, #3]
 8008684:	f003 020f 	and.w	r2, r3, #15
 8008688:	6879      	ldr	r1, [r7, #4]
 800868a:	4613      	mov	r3, r2
 800868c:	009b      	lsls	r3, r3, #2
 800868e:	4413      	add	r3, r2
 8008690:	009b      	lsls	r3, r3, #2
 8008692:	440b      	add	r3, r1
 8008694:	3314      	adds	r3, #20
 8008696:	2200      	movs	r2, #0
 8008698:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800869a:	78f9      	ldrb	r1, [r7, #3]
 800869c:	2300      	movs	r3, #0
 800869e:	2200      	movs	r2, #0
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f002 f9c0 	bl	800aa26 <USBD_LL_Transmit>
 80086a6:	e01f      	b.n	80086e8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	2200      	movs	r2, #0
 80086ac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80086b6:	687a      	ldr	r2, [r7, #4]
 80086b8:	33b0      	adds	r3, #176	@ 0xb0
 80086ba:	009b      	lsls	r3, r3, #2
 80086bc:	4413      	add	r3, r2
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	691b      	ldr	r3, [r3, #16]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d010      	beq.n	80086e8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80086cc:	687a      	ldr	r2, [r7, #4]
 80086ce:	33b0      	adds	r3, #176	@ 0xb0
 80086d0:	009b      	lsls	r3, r3, #2
 80086d2:	4413      	add	r3, r2
 80086d4:	685b      	ldr	r3, [r3, #4]
 80086d6:	691b      	ldr	r3, [r3, #16]
 80086d8:	68ba      	ldr	r2, [r7, #8]
 80086da:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80086de:	68ba      	ldr	r2, [r7, #8]
 80086e0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80086e4:	78fa      	ldrb	r2, [r7, #3]
 80086e6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80086e8:	2300      	movs	r3, #0
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3710      	adds	r7, #16
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b084      	sub	sp, #16
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
 80086fa:	460b      	mov	r3, r1
 80086fc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	32b0      	adds	r2, #176	@ 0xb0
 8008708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800870c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	32b0      	adds	r2, #176	@ 0xb0
 8008718:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d101      	bne.n	8008724 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008720:	2303      	movs	r3, #3
 8008722:	e01a      	b.n	800875a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008724:	78fb      	ldrb	r3, [r7, #3]
 8008726:	4619      	mov	r1, r3
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f002 f9be 	bl	800aaaa <USBD_LL_GetRxDataSize>
 800872e:	4602      	mov	r2, r0
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800873c:	687a      	ldr	r2, [r7, #4]
 800873e:	33b0      	adds	r3, #176	@ 0xb0
 8008740:	009b      	lsls	r3, r3, #2
 8008742:	4413      	add	r3, r2
 8008744:	685b      	ldr	r3, [r3, #4]
 8008746:	68db      	ldr	r3, [r3, #12]
 8008748:	68fa      	ldr	r2, [r7, #12]
 800874a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800874e:	68fa      	ldr	r2, [r7, #12]
 8008750:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008754:	4611      	mov	r1, r2
 8008756:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008758:	2300      	movs	r3, #0
}
 800875a:	4618      	mov	r0, r3
 800875c:	3710      	adds	r7, #16
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}

08008762 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008762:	b580      	push	{r7, lr}
 8008764:	b084      	sub	sp, #16
 8008766:	af00      	add	r7, sp, #0
 8008768:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	32b0      	adds	r2, #176	@ 0xb0
 8008774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008778:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d101      	bne.n	8008784 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008780:	2303      	movs	r3, #3
 8008782:	e024      	b.n	80087ce <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800878a:	687a      	ldr	r2, [r7, #4]
 800878c:	33b0      	adds	r3, #176	@ 0xb0
 800878e:	009b      	lsls	r3, r3, #2
 8008790:	4413      	add	r3, r2
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d019      	beq.n	80087cc <USBD_CDC_EP0_RxReady+0x6a>
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800879e:	2bff      	cmp	r3, #255	@ 0xff
 80087a0:	d014      	beq.n	80087cc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087a8:	687a      	ldr	r2, [r7, #4]
 80087aa:	33b0      	adds	r3, #176	@ 0xb0
 80087ac:	009b      	lsls	r3, r3, #2
 80087ae:	4413      	add	r3, r2
 80087b0:	685b      	ldr	r3, [r3, #4]
 80087b2:	689b      	ldr	r3, [r3, #8]
 80087b4:	68fa      	ldr	r2, [r7, #12]
 80087b6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80087ba:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80087bc:	68fa      	ldr	r2, [r7, #12]
 80087be:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80087c2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	22ff      	movs	r2, #255	@ 0xff
 80087c8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80087cc:	2300      	movs	r3, #0
}
 80087ce:	4618      	mov	r0, r3
 80087d0:	3710      	adds	r7, #16
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}
	...

080087d8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b086      	sub	sp, #24
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80087e0:	2182      	movs	r1, #130	@ 0x82
 80087e2:	4818      	ldr	r0, [pc, #96]	@ (8008844 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80087e4:	f000 fd62 	bl	80092ac <USBD_GetEpDesc>
 80087e8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80087ea:	2101      	movs	r1, #1
 80087ec:	4815      	ldr	r0, [pc, #84]	@ (8008844 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80087ee:	f000 fd5d 	bl	80092ac <USBD_GetEpDesc>
 80087f2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80087f4:	2181      	movs	r1, #129	@ 0x81
 80087f6:	4813      	ldr	r0, [pc, #76]	@ (8008844 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80087f8:	f000 fd58 	bl	80092ac <USBD_GetEpDesc>
 80087fc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d002      	beq.n	800880a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	2210      	movs	r2, #16
 8008808:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d006      	beq.n	800881e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	2200      	movs	r2, #0
 8008814:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008818:	711a      	strb	r2, [r3, #4]
 800881a:	2200      	movs	r2, #0
 800881c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d006      	beq.n	8008832 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	2200      	movs	r2, #0
 8008828:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800882c:	711a      	strb	r2, [r3, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2243      	movs	r2, #67	@ 0x43
 8008836:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008838:	4b02      	ldr	r3, [pc, #8]	@ (8008844 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800883a:	4618      	mov	r0, r3
 800883c:	3718      	adds	r7, #24
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}
 8008842:	bf00      	nop
 8008844:	20000050 	.word	0x20000050

08008848 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b086      	sub	sp, #24
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008850:	2182      	movs	r1, #130	@ 0x82
 8008852:	4818      	ldr	r0, [pc, #96]	@ (80088b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008854:	f000 fd2a 	bl	80092ac <USBD_GetEpDesc>
 8008858:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800885a:	2101      	movs	r1, #1
 800885c:	4815      	ldr	r0, [pc, #84]	@ (80088b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800885e:	f000 fd25 	bl	80092ac <USBD_GetEpDesc>
 8008862:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008864:	2181      	movs	r1, #129	@ 0x81
 8008866:	4813      	ldr	r0, [pc, #76]	@ (80088b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008868:	f000 fd20 	bl	80092ac <USBD_GetEpDesc>
 800886c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800886e:	697b      	ldr	r3, [r7, #20]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d002      	beq.n	800887a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	2210      	movs	r2, #16
 8008878:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d006      	beq.n	800888e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	2200      	movs	r2, #0
 8008884:	711a      	strb	r2, [r3, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	f042 0202 	orr.w	r2, r2, #2
 800888c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d006      	beq.n	80088a2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	2200      	movs	r2, #0
 8008898:	711a      	strb	r2, [r3, #4]
 800889a:	2200      	movs	r2, #0
 800889c:	f042 0202 	orr.w	r2, r2, #2
 80088a0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2243      	movs	r2, #67	@ 0x43
 80088a6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80088a8:	4b02      	ldr	r3, [pc, #8]	@ (80088b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3718      	adds	r7, #24
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	20000050 	.word	0x20000050

080088b8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b086      	sub	sp, #24
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80088c0:	2182      	movs	r1, #130	@ 0x82
 80088c2:	4818      	ldr	r0, [pc, #96]	@ (8008924 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80088c4:	f000 fcf2 	bl	80092ac <USBD_GetEpDesc>
 80088c8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80088ca:	2101      	movs	r1, #1
 80088cc:	4815      	ldr	r0, [pc, #84]	@ (8008924 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80088ce:	f000 fced 	bl	80092ac <USBD_GetEpDesc>
 80088d2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80088d4:	2181      	movs	r1, #129	@ 0x81
 80088d6:	4813      	ldr	r0, [pc, #76]	@ (8008924 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80088d8:	f000 fce8 	bl	80092ac <USBD_GetEpDesc>
 80088dc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d002      	beq.n	80088ea <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	2210      	movs	r2, #16
 80088e8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d006      	beq.n	80088fe <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	2200      	movs	r2, #0
 80088f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088f8:	711a      	strb	r2, [r3, #4]
 80088fa:	2200      	movs	r2, #0
 80088fc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d006      	beq.n	8008912 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	2200      	movs	r2, #0
 8008908:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800890c:	711a      	strb	r2, [r3, #4]
 800890e:	2200      	movs	r2, #0
 8008910:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2243      	movs	r2, #67	@ 0x43
 8008916:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008918:	4b02      	ldr	r3, [pc, #8]	@ (8008924 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800891a:	4618      	mov	r0, r3
 800891c:	3718      	adds	r7, #24
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}
 8008922:	bf00      	nop
 8008924:	20000050 	.word	0x20000050

08008928 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008928:	b480      	push	{r7}
 800892a:	b083      	sub	sp, #12
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	220a      	movs	r2, #10
 8008934:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008936:	4b03      	ldr	r3, [pc, #12]	@ (8008944 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008938:	4618      	mov	r0, r3
 800893a:	370c      	adds	r7, #12
 800893c:	46bd      	mov	sp, r7
 800893e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008942:	4770      	bx	lr
 8008944:	2000000c 	.word	0x2000000c

08008948 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008948:	b480      	push	{r7}
 800894a:	b083      	sub	sp, #12
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d101      	bne.n	800895c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008958:	2303      	movs	r3, #3
 800895a:	e009      	b.n	8008970 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008962:	687a      	ldr	r2, [r7, #4]
 8008964:	33b0      	adds	r3, #176	@ 0xb0
 8008966:	009b      	lsls	r3, r3, #2
 8008968:	4413      	add	r3, r2
 800896a:	683a      	ldr	r2, [r7, #0]
 800896c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800896e:	2300      	movs	r3, #0
}
 8008970:	4618      	mov	r0, r3
 8008972:	370c      	adds	r7, #12
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr

0800897c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800897c:	b480      	push	{r7}
 800897e:	b087      	sub	sp, #28
 8008980:	af00      	add	r7, sp, #0
 8008982:	60f8      	str	r0, [r7, #12]
 8008984:	60b9      	str	r1, [r7, #8]
 8008986:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	32b0      	adds	r2, #176	@ 0xb0
 8008992:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008996:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d101      	bne.n	80089a2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800899e:	2303      	movs	r3, #3
 80089a0:	e008      	b.n	80089b4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	68ba      	ldr	r2, [r7, #8]
 80089a6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	687a      	ldr	r2, [r7, #4]
 80089ae:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80089b2:	2300      	movs	r3, #0
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	371c      	adds	r7, #28
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr

080089c0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b085      	sub	sp, #20
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	32b0      	adds	r2, #176	@ 0xb0
 80089d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089d8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d101      	bne.n	80089e4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80089e0:	2303      	movs	r3, #3
 80089e2:	e004      	b.n	80089ee <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	683a      	ldr	r2, [r7, #0]
 80089e8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80089ec:	2300      	movs	r3, #0
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3714      	adds	r7, #20
 80089f2:	46bd      	mov	sp, r7
 80089f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f8:	4770      	bx	lr
	...

080089fc <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b084      	sub	sp, #16
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	32b0      	adds	r2, #176	@ 0xb0
 8008a0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a12:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008a14:	2301      	movs	r3, #1
 8008a16:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d101      	bne.n	8008a22 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008a1e:	2303      	movs	r3, #3
 8008a20:	e025      	b.n	8008a6e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d11f      	bne.n	8008a6c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008a34:	4b10      	ldr	r3, [pc, #64]	@ (8008a78 <USBD_CDC_TransmitPacket+0x7c>)
 8008a36:	781b      	ldrb	r3, [r3, #0]
 8008a38:	f003 020f 	and.w	r2, r3, #15
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	4613      	mov	r3, r2
 8008a46:	009b      	lsls	r3, r3, #2
 8008a48:	4413      	add	r3, r2
 8008a4a:	009b      	lsls	r3, r3, #2
 8008a4c:	4403      	add	r3, r0
 8008a4e:	3314      	adds	r3, #20
 8008a50:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008a52:	4b09      	ldr	r3, [pc, #36]	@ (8008a78 <USBD_CDC_TransmitPacket+0x7c>)
 8008a54:	7819      	ldrb	r1, [r3, #0]
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f001 ffdf 	bl	800aa26 <USBD_LL_Transmit>

    ret = USBD_OK;
 8008a68:	2300      	movs	r3, #0
 8008a6a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a6e:	4618      	mov	r0, r3
 8008a70:	3710      	adds	r7, #16
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}
 8008a76:	bf00      	nop
 8008a78:	20000093 	.word	0x20000093

08008a7c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b084      	sub	sp, #16
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	32b0      	adds	r2, #176	@ 0xb0
 8008a8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a92:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	32b0      	adds	r2, #176	@ 0xb0
 8008a9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d101      	bne.n	8008aaa <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008aa6:	2303      	movs	r3, #3
 8008aa8:	e018      	b.n	8008adc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	7c1b      	ldrb	r3, [r3, #16]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d10a      	bne.n	8008ac8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8008ae4 <USBD_CDC_ReceivePacket+0x68>)
 8008ab4:	7819      	ldrb	r1, [r3, #0]
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008abc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f001 ffd1 	bl	800aa68 <USBD_LL_PrepareReceive>
 8008ac6:	e008      	b.n	8008ada <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008ac8:	4b06      	ldr	r3, [pc, #24]	@ (8008ae4 <USBD_CDC_ReceivePacket+0x68>)
 8008aca:	7819      	ldrb	r1, [r3, #0]
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008ad2:	2340      	movs	r3, #64	@ 0x40
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f001 ffc7 	bl	800aa68 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008ada:	2300      	movs	r3, #0
}
 8008adc:	4618      	mov	r0, r3
 8008ade:	3710      	adds	r7, #16
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}
 8008ae4:	20000094 	.word	0x20000094

08008ae8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b086      	sub	sp, #24
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	60f8      	str	r0, [r7, #12]
 8008af0:	60b9      	str	r1, [r7, #8]
 8008af2:	4613      	mov	r3, r2
 8008af4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d101      	bne.n	8008b00 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008afc:	2303      	movs	r3, #3
 8008afe:	e01f      	b.n	8008b40 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2200      	movs	r2, #0
 8008b04:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	2200      	movs	r2, #0
 8008b14:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d003      	beq.n	8008b26 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	68ba      	ldr	r2, [r7, #8]
 8008b22:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2201      	movs	r2, #1
 8008b2a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	79fa      	ldrb	r2, [r7, #7]
 8008b32:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008b34:	68f8      	ldr	r0, [r7, #12]
 8008b36:	f001 fe41 	bl	800a7bc <USBD_LL_Init>
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008b3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	3718      	adds	r7, #24
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}

08008b48 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b084      	sub	sp, #16
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
 8008b50:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008b52:	2300      	movs	r3, #0
 8008b54:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d101      	bne.n	8008b60 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008b5c:	2303      	movs	r3, #3
 8008b5e:	e025      	b.n	8008bac <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	683a      	ldr	r2, [r7, #0]
 8008b64:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	32ae      	adds	r2, #174	@ 0xae
 8008b72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d00f      	beq.n	8008b9c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	32ae      	adds	r2, #174	@ 0xae
 8008b86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b8c:	f107 020e 	add.w	r2, r7, #14
 8008b90:	4610      	mov	r0, r2
 8008b92:	4798      	blx	r3
 8008b94:	4602      	mov	r2, r0
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008ba2:	1c5a      	adds	r2, r3, #1
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008baa:	2300      	movs	r3, #0
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	3710      	adds	r7, #16
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b082      	sub	sp, #8
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f001 fe49 	bl	800a854 <USBD_LL_Start>
 8008bc2:	4603      	mov	r3, r0
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3708      	adds	r7, #8
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}

08008bcc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008bcc:	b480      	push	{r7}
 8008bce:	b083      	sub	sp, #12
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008bd4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	370c      	adds	r7, #12
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be0:	4770      	bx	lr

08008be2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008be2:	b580      	push	{r7, lr}
 8008be4:	b084      	sub	sp, #16
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	6078      	str	r0, [r7, #4]
 8008bea:	460b      	mov	r3, r1
 8008bec:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d009      	beq.n	8008c10 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	78fa      	ldrb	r2, [r7, #3]
 8008c06:	4611      	mov	r1, r2
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	4798      	blx	r3
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3710      	adds	r7, #16
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}

08008c1a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c1a:	b580      	push	{r7, lr}
 8008c1c:	b084      	sub	sp, #16
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
 8008c22:	460b      	mov	r3, r1
 8008c24:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c26:	2300      	movs	r3, #0
 8008c28:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c30:	685b      	ldr	r3, [r3, #4]
 8008c32:	78fa      	ldrb	r2, [r7, #3]
 8008c34:	4611      	mov	r1, r2
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	4798      	blx	r3
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d001      	beq.n	8008c44 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008c40:	2303      	movs	r3, #3
 8008c42:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	3710      	adds	r7, #16
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}

08008c4e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008c4e:	b580      	push	{r7, lr}
 8008c50:	b084      	sub	sp, #16
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	6078      	str	r0, [r7, #4]
 8008c56:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008c5e:	6839      	ldr	r1, [r7, #0]
 8008c60:	4618      	mov	r0, r3
 8008c62:	f001 f920 	bl	8009ea6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2201      	movs	r2, #1
 8008c6a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008c74:	461a      	mov	r2, r3
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008c82:	f003 031f 	and.w	r3, r3, #31
 8008c86:	2b02      	cmp	r3, #2
 8008c88:	d01a      	beq.n	8008cc0 <USBD_LL_SetupStage+0x72>
 8008c8a:	2b02      	cmp	r3, #2
 8008c8c:	d822      	bhi.n	8008cd4 <USBD_LL_SetupStage+0x86>
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d002      	beq.n	8008c98 <USBD_LL_SetupStage+0x4a>
 8008c92:	2b01      	cmp	r3, #1
 8008c94:	d00a      	beq.n	8008cac <USBD_LL_SetupStage+0x5e>
 8008c96:	e01d      	b.n	8008cd4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008c9e:	4619      	mov	r1, r3
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	f000 fb75 	bl	8009390 <USBD_StdDevReq>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	73fb      	strb	r3, [r7, #15]
      break;
 8008caa:	e020      	b.n	8008cee <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f000 fbdd 	bl	8009474 <USBD_StdItfReq>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	73fb      	strb	r3, [r7, #15]
      break;
 8008cbe:	e016      	b.n	8008cee <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008cc6:	4619      	mov	r1, r3
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f000 fc3f 	bl	800954c <USBD_StdEPReq>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	73fb      	strb	r3, [r7, #15]
      break;
 8008cd2:	e00c      	b.n	8008cee <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008cda:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008cde:	b2db      	uxtb	r3, r3
 8008ce0:	4619      	mov	r1, r3
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f001 fe16 	bl	800a914 <USBD_LL_StallEP>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	73fb      	strb	r3, [r7, #15]
      break;
 8008cec:	bf00      	nop
  }

  return ret;
 8008cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3710      	adds	r7, #16
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}

08008cf8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b086      	sub	sp, #24
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	60f8      	str	r0, [r7, #12]
 8008d00:	460b      	mov	r3, r1
 8008d02:	607a      	str	r2, [r7, #4]
 8008d04:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008d06:	2300      	movs	r3, #0
 8008d08:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008d0a:	7afb      	ldrb	r3, [r7, #11]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d177      	bne.n	8008e00 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008d16:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008d1e:	2b03      	cmp	r3, #3
 8008d20:	f040 80a1 	bne.w	8008e66 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	685b      	ldr	r3, [r3, #4]
 8008d28:	693a      	ldr	r2, [r7, #16]
 8008d2a:	8992      	ldrh	r2, [r2, #12]
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d91c      	bls.n	8008d6a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	693a      	ldr	r2, [r7, #16]
 8008d36:	8992      	ldrh	r2, [r2, #12]
 8008d38:	1a9a      	subs	r2, r3, r2
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008d3e:	693b      	ldr	r3, [r7, #16]
 8008d40:	691b      	ldr	r3, [r3, #16]
 8008d42:	693a      	ldr	r2, [r7, #16]
 8008d44:	8992      	ldrh	r2, [r2, #12]
 8008d46:	441a      	add	r2, r3
 8008d48:	693b      	ldr	r3, [r7, #16]
 8008d4a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	6919      	ldr	r1, [r3, #16]
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	899b      	ldrh	r3, [r3, #12]
 8008d54:	461a      	mov	r2, r3
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	685b      	ldr	r3, [r3, #4]
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	bf38      	it	cc
 8008d5e:	4613      	movcc	r3, r2
 8008d60:	461a      	mov	r2, r3
 8008d62:	68f8      	ldr	r0, [r7, #12]
 8008d64:	f001 f9a6 	bl	800a0b4 <USBD_CtlContinueRx>
 8008d68:	e07d      	b.n	8008e66 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008d70:	f003 031f 	and.w	r3, r3, #31
 8008d74:	2b02      	cmp	r3, #2
 8008d76:	d014      	beq.n	8008da2 <USBD_LL_DataOutStage+0xaa>
 8008d78:	2b02      	cmp	r3, #2
 8008d7a:	d81d      	bhi.n	8008db8 <USBD_LL_DataOutStage+0xc0>
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d002      	beq.n	8008d86 <USBD_LL_DataOutStage+0x8e>
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d003      	beq.n	8008d8c <USBD_LL_DataOutStage+0x94>
 8008d84:	e018      	b.n	8008db8 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008d86:	2300      	movs	r3, #0
 8008d88:	75bb      	strb	r3, [r7, #22]
            break;
 8008d8a:	e018      	b.n	8008dbe <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008d92:	b2db      	uxtb	r3, r3
 8008d94:	4619      	mov	r1, r3
 8008d96:	68f8      	ldr	r0, [r7, #12]
 8008d98:	f000 fa6e 	bl	8009278 <USBD_CoreFindIF>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	75bb      	strb	r3, [r7, #22]
            break;
 8008da0:	e00d      	b.n	8008dbe <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008da8:	b2db      	uxtb	r3, r3
 8008daa:	4619      	mov	r1, r3
 8008dac:	68f8      	ldr	r0, [r7, #12]
 8008dae:	f000 fa70 	bl	8009292 <USBD_CoreFindEP>
 8008db2:	4603      	mov	r3, r0
 8008db4:	75bb      	strb	r3, [r7, #22]
            break;
 8008db6:	e002      	b.n	8008dbe <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008db8:	2300      	movs	r3, #0
 8008dba:	75bb      	strb	r3, [r7, #22]
            break;
 8008dbc:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008dbe:	7dbb      	ldrb	r3, [r7, #22]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d119      	bne.n	8008df8 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dca:	b2db      	uxtb	r3, r3
 8008dcc:	2b03      	cmp	r3, #3
 8008dce:	d113      	bne.n	8008df8 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008dd0:	7dba      	ldrb	r2, [r7, #22]
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	32ae      	adds	r2, #174	@ 0xae
 8008dd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dda:	691b      	ldr	r3, [r3, #16]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d00b      	beq.n	8008df8 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8008de0:	7dba      	ldrb	r2, [r7, #22]
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008de8:	7dba      	ldrb	r2, [r7, #22]
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	32ae      	adds	r2, #174	@ 0xae
 8008dee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008df2:	691b      	ldr	r3, [r3, #16]
 8008df4:	68f8      	ldr	r0, [r7, #12]
 8008df6:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008df8:	68f8      	ldr	r0, [r7, #12]
 8008dfa:	f001 f96c 	bl	800a0d6 <USBD_CtlSendStatus>
 8008dfe:	e032      	b.n	8008e66 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008e00:	7afb      	ldrb	r3, [r7, #11]
 8008e02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	4619      	mov	r1, r3
 8008e0a:	68f8      	ldr	r0, [r7, #12]
 8008e0c:	f000 fa41 	bl	8009292 <USBD_CoreFindEP>
 8008e10:	4603      	mov	r3, r0
 8008e12:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008e14:	7dbb      	ldrb	r3, [r7, #22]
 8008e16:	2bff      	cmp	r3, #255	@ 0xff
 8008e18:	d025      	beq.n	8008e66 <USBD_LL_DataOutStage+0x16e>
 8008e1a:	7dbb      	ldrb	r3, [r7, #22]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d122      	bne.n	8008e66 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e26:	b2db      	uxtb	r3, r3
 8008e28:	2b03      	cmp	r3, #3
 8008e2a:	d117      	bne.n	8008e5c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008e2c:	7dba      	ldrb	r2, [r7, #22]
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	32ae      	adds	r2, #174	@ 0xae
 8008e32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e36:	699b      	ldr	r3, [r3, #24]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d00f      	beq.n	8008e5c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008e3c:	7dba      	ldrb	r2, [r7, #22]
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008e44:	7dba      	ldrb	r2, [r7, #22]
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	32ae      	adds	r2, #174	@ 0xae
 8008e4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e4e:	699b      	ldr	r3, [r3, #24]
 8008e50:	7afa      	ldrb	r2, [r7, #11]
 8008e52:	4611      	mov	r1, r2
 8008e54:	68f8      	ldr	r0, [r7, #12]
 8008e56:	4798      	blx	r3
 8008e58:	4603      	mov	r3, r0
 8008e5a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008e5c:	7dfb      	ldrb	r3, [r7, #23]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d001      	beq.n	8008e66 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8008e62:	7dfb      	ldrb	r3, [r7, #23]
 8008e64:	e000      	b.n	8008e68 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8008e66:	2300      	movs	r3, #0
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3718      	adds	r7, #24
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b086      	sub	sp, #24
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	60f8      	str	r0, [r7, #12]
 8008e78:	460b      	mov	r3, r1
 8008e7a:	607a      	str	r2, [r7, #4]
 8008e7c:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008e7e:	7afb      	ldrb	r3, [r7, #11]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d178      	bne.n	8008f76 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	3314      	adds	r3, #20
 8008e88:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008e90:	2b02      	cmp	r3, #2
 8008e92:	d163      	bne.n	8008f5c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	685b      	ldr	r3, [r3, #4]
 8008e98:	693a      	ldr	r2, [r7, #16]
 8008e9a:	8992      	ldrh	r2, [r2, #12]
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d91c      	bls.n	8008eda <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	685b      	ldr	r3, [r3, #4]
 8008ea4:	693a      	ldr	r2, [r7, #16]
 8008ea6:	8992      	ldrh	r2, [r2, #12]
 8008ea8:	1a9a      	subs	r2, r3, r2
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008eae:	693b      	ldr	r3, [r7, #16]
 8008eb0:	691b      	ldr	r3, [r3, #16]
 8008eb2:	693a      	ldr	r2, [r7, #16]
 8008eb4:	8992      	ldrh	r2, [r2, #12]
 8008eb6:	441a      	add	r2, r3
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8008ebc:	693b      	ldr	r3, [r7, #16]
 8008ebe:	6919      	ldr	r1, [r3, #16]
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	685b      	ldr	r3, [r3, #4]
 8008ec4:	461a      	mov	r2, r3
 8008ec6:	68f8      	ldr	r0, [r7, #12]
 8008ec8:	f001 f8c2 	bl	800a050 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ecc:	2300      	movs	r3, #0
 8008ece:	2200      	movs	r2, #0
 8008ed0:	2100      	movs	r1, #0
 8008ed2:	68f8      	ldr	r0, [r7, #12]
 8008ed4:	f001 fdc8 	bl	800aa68 <USBD_LL_PrepareReceive>
 8008ed8:	e040      	b.n	8008f5c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008eda:	693b      	ldr	r3, [r7, #16]
 8008edc:	899b      	ldrh	r3, [r3, #12]
 8008ede:	461a      	mov	r2, r3
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	685b      	ldr	r3, [r3, #4]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d11c      	bne.n	8008f22 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	693a      	ldr	r2, [r7, #16]
 8008eee:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d316      	bcc.n	8008f22 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008efe:	429a      	cmp	r2, r3
 8008f00:	d20f      	bcs.n	8008f22 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008f02:	2200      	movs	r2, #0
 8008f04:	2100      	movs	r1, #0
 8008f06:	68f8      	ldr	r0, [r7, #12]
 8008f08:	f001 f8a2 	bl	800a050 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f14:	2300      	movs	r3, #0
 8008f16:	2200      	movs	r2, #0
 8008f18:	2100      	movs	r1, #0
 8008f1a:	68f8      	ldr	r0, [r7, #12]
 8008f1c:	f001 fda4 	bl	800aa68 <USBD_LL_PrepareReceive>
 8008f20:	e01c      	b.n	8008f5c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f28:	b2db      	uxtb	r3, r3
 8008f2a:	2b03      	cmp	r3, #3
 8008f2c:	d10f      	bne.n	8008f4e <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f34:	68db      	ldr	r3, [r3, #12]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d009      	beq.n	8008f4e <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f48:	68db      	ldr	r3, [r3, #12]
 8008f4a:	68f8      	ldr	r0, [r7, #12]
 8008f4c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f4e:	2180      	movs	r1, #128	@ 0x80
 8008f50:	68f8      	ldr	r0, [r7, #12]
 8008f52:	f001 fcdf 	bl	800a914 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008f56:	68f8      	ldr	r0, [r7, #12]
 8008f58:	f001 f8d0 	bl	800a0fc <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d03a      	beq.n	8008fdc <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8008f66:	68f8      	ldr	r0, [r7, #12]
 8008f68:	f7ff fe30 	bl	8008bcc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008f74:	e032      	b.n	8008fdc <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008f76:	7afb      	ldrb	r3, [r7, #11]
 8008f78:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008f7c:	b2db      	uxtb	r3, r3
 8008f7e:	4619      	mov	r1, r3
 8008f80:	68f8      	ldr	r0, [r7, #12]
 8008f82:	f000 f986 	bl	8009292 <USBD_CoreFindEP>
 8008f86:	4603      	mov	r3, r0
 8008f88:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f8a:	7dfb      	ldrb	r3, [r7, #23]
 8008f8c:	2bff      	cmp	r3, #255	@ 0xff
 8008f8e:	d025      	beq.n	8008fdc <USBD_LL_DataInStage+0x16c>
 8008f90:	7dfb      	ldrb	r3, [r7, #23]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d122      	bne.n	8008fdc <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f9c:	b2db      	uxtb	r3, r3
 8008f9e:	2b03      	cmp	r3, #3
 8008fa0:	d11c      	bne.n	8008fdc <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008fa2:	7dfa      	ldrb	r2, [r7, #23]
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	32ae      	adds	r2, #174	@ 0xae
 8008fa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fac:	695b      	ldr	r3, [r3, #20]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d014      	beq.n	8008fdc <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8008fb2:	7dfa      	ldrb	r2, [r7, #23]
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008fba:	7dfa      	ldrb	r2, [r7, #23]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	32ae      	adds	r2, #174	@ 0xae
 8008fc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fc4:	695b      	ldr	r3, [r3, #20]
 8008fc6:	7afa      	ldrb	r2, [r7, #11]
 8008fc8:	4611      	mov	r1, r2
 8008fca:	68f8      	ldr	r0, [r7, #12]
 8008fcc:	4798      	blx	r3
 8008fce:	4603      	mov	r3, r0
 8008fd0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008fd2:	7dbb      	ldrb	r3, [r7, #22]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d001      	beq.n	8008fdc <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8008fd8:	7dbb      	ldrb	r3, [r7, #22]
 8008fda:	e000      	b.n	8008fde <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8008fdc:	2300      	movs	r3, #0
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3718      	adds	r7, #24
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}

08008fe6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008fe6:	b580      	push	{r7, lr}
 8008fe8:	b084      	sub	sp, #16
 8008fea:	af00      	add	r7, sp, #0
 8008fec:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2201      	movs	r2, #1
 8008ff6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2200      	movs	r2, #0
 8009006:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2200      	movs	r2, #0
 800900c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2200      	movs	r2, #0
 8009014:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800901e:	2b00      	cmp	r3, #0
 8009020:	d014      	beq.n	800904c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009028:	685b      	ldr	r3, [r3, #4]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d00e      	beq.n	800904c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	687a      	ldr	r2, [r7, #4]
 8009038:	6852      	ldr	r2, [r2, #4]
 800903a:	b2d2      	uxtb	r2, r2
 800903c:	4611      	mov	r1, r2
 800903e:	6878      	ldr	r0, [r7, #4]
 8009040:	4798      	blx	r3
 8009042:	4603      	mov	r3, r0
 8009044:	2b00      	cmp	r3, #0
 8009046:	d001      	beq.n	800904c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009048:	2303      	movs	r3, #3
 800904a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800904c:	2340      	movs	r3, #64	@ 0x40
 800904e:	2200      	movs	r2, #0
 8009050:	2100      	movs	r1, #0
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f001 fc19 	bl	800a88a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2201      	movs	r2, #1
 800905c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2240      	movs	r2, #64	@ 0x40
 8009064:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009068:	2340      	movs	r3, #64	@ 0x40
 800906a:	2200      	movs	r2, #0
 800906c:	2180      	movs	r1, #128	@ 0x80
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f001 fc0b 	bl	800a88a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2201      	movs	r2, #1
 8009078:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2240      	movs	r2, #64	@ 0x40
 8009080:	841a      	strh	r2, [r3, #32]

  return ret;
 8009082:	7bfb      	ldrb	r3, [r7, #15]
}
 8009084:	4618      	mov	r0, r3
 8009086:	3710      	adds	r7, #16
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}

0800908c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800908c:	b480      	push	{r7}
 800908e:	b083      	sub	sp, #12
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
 8009094:	460b      	mov	r3, r1
 8009096:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	78fa      	ldrb	r2, [r7, #3]
 800909c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800909e:	2300      	movs	r3, #0
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	370c      	adds	r7, #12
 80090a4:	46bd      	mov	sp, r7
 80090a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090aa:	4770      	bx	lr

080090ac <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b083      	sub	sp, #12
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090ba:	b2db      	uxtb	r3, r3
 80090bc:	2b04      	cmp	r3, #4
 80090be:	d006      	beq.n	80090ce <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090c6:	b2da      	uxtb	r2, r3
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2204      	movs	r2, #4
 80090d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80090d6:	2300      	movs	r3, #0
}
 80090d8:	4618      	mov	r0, r3
 80090da:	370c      	adds	r7, #12
 80090dc:	46bd      	mov	sp, r7
 80090de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e2:	4770      	bx	lr

080090e4 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80090e4:	b480      	push	{r7}
 80090e6:	b083      	sub	sp, #12
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090f2:	b2db      	uxtb	r3, r3
 80090f4:	2b04      	cmp	r3, #4
 80090f6:	d106      	bne.n	8009106 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80090fe:	b2da      	uxtb	r2, r3
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009106:	2300      	movs	r3, #0
}
 8009108:	4618      	mov	r0, r3
 800910a:	370c      	adds	r7, #12
 800910c:	46bd      	mov	sp, r7
 800910e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009112:	4770      	bx	lr

08009114 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b082      	sub	sp, #8
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009122:	b2db      	uxtb	r3, r3
 8009124:	2b03      	cmp	r3, #3
 8009126:	d110      	bne.n	800914a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800912e:	2b00      	cmp	r3, #0
 8009130:	d00b      	beq.n	800914a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009138:	69db      	ldr	r3, [r3, #28]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d005      	beq.n	800914a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009144:	69db      	ldr	r3, [r3, #28]
 8009146:	6878      	ldr	r0, [r7, #4]
 8009148:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800914a:	2300      	movs	r3, #0
}
 800914c:	4618      	mov	r0, r3
 800914e:	3708      	adds	r7, #8
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}

08009154 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b082      	sub	sp, #8
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
 800915c:	460b      	mov	r3, r1
 800915e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	32ae      	adds	r2, #174	@ 0xae
 800916a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d101      	bne.n	8009176 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009172:	2303      	movs	r3, #3
 8009174:	e01c      	b.n	80091b0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800917c:	b2db      	uxtb	r3, r3
 800917e:	2b03      	cmp	r3, #3
 8009180:	d115      	bne.n	80091ae <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	32ae      	adds	r2, #174	@ 0xae
 800918c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009190:	6a1b      	ldr	r3, [r3, #32]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d00b      	beq.n	80091ae <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	32ae      	adds	r2, #174	@ 0xae
 80091a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091a4:	6a1b      	ldr	r3, [r3, #32]
 80091a6:	78fa      	ldrb	r2, [r7, #3]
 80091a8:	4611      	mov	r1, r2
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80091ae:	2300      	movs	r3, #0
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	3708      	adds	r7, #8
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}

080091b8 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b082      	sub	sp, #8
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
 80091c0:	460b      	mov	r3, r1
 80091c2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	32ae      	adds	r2, #174	@ 0xae
 80091ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d101      	bne.n	80091da <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80091d6:	2303      	movs	r3, #3
 80091d8:	e01c      	b.n	8009214 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091e0:	b2db      	uxtb	r3, r3
 80091e2:	2b03      	cmp	r3, #3
 80091e4:	d115      	bne.n	8009212 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	32ae      	adds	r2, #174	@ 0xae
 80091f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d00b      	beq.n	8009212 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	32ae      	adds	r2, #174	@ 0xae
 8009204:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800920a:	78fa      	ldrb	r2, [r7, #3]
 800920c:	4611      	mov	r1, r2
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009212:	2300      	movs	r3, #0
}
 8009214:	4618      	mov	r0, r3
 8009216:	3708      	adds	r7, #8
 8009218:	46bd      	mov	sp, r7
 800921a:	bd80      	pop	{r7, pc}

0800921c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800921c:	b480      	push	{r7}
 800921e:	b083      	sub	sp, #12
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009224:	2300      	movs	r3, #0
}
 8009226:	4618      	mov	r0, r3
 8009228:	370c      	adds	r7, #12
 800922a:	46bd      	mov	sp, r7
 800922c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009230:	4770      	bx	lr

08009232 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009232:	b580      	push	{r7, lr}
 8009234:	b084      	sub	sp, #16
 8009236:	af00      	add	r7, sp, #0
 8009238:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800923a:	2300      	movs	r3, #0
 800923c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2201      	movs	r2, #1
 8009242:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800924c:	2b00      	cmp	r3, #0
 800924e:	d00e      	beq.n	800926e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009256:	685b      	ldr	r3, [r3, #4]
 8009258:	687a      	ldr	r2, [r7, #4]
 800925a:	6852      	ldr	r2, [r2, #4]
 800925c:	b2d2      	uxtb	r2, r2
 800925e:	4611      	mov	r1, r2
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	4798      	blx	r3
 8009264:	4603      	mov	r3, r0
 8009266:	2b00      	cmp	r3, #0
 8009268:	d001      	beq.n	800926e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800926a:	2303      	movs	r3, #3
 800926c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800926e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009270:	4618      	mov	r0, r3
 8009272:	3710      	adds	r7, #16
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}

08009278 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009278:	b480      	push	{r7}
 800927a:	b083      	sub	sp, #12
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
 8009280:	460b      	mov	r3, r1
 8009282:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009284:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009286:	4618      	mov	r0, r3
 8009288:	370c      	adds	r7, #12
 800928a:	46bd      	mov	sp, r7
 800928c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009290:	4770      	bx	lr

08009292 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009292:	b480      	push	{r7}
 8009294:	b083      	sub	sp, #12
 8009296:	af00      	add	r7, sp, #0
 8009298:	6078      	str	r0, [r7, #4]
 800929a:	460b      	mov	r3, r1
 800929c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800929e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80092a0:	4618      	mov	r0, r3
 80092a2:	370c      	adds	r7, #12
 80092a4:	46bd      	mov	sp, r7
 80092a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092aa:	4770      	bx	lr

080092ac <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b086      	sub	sp, #24
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
 80092b4:	460b      	mov	r3, r1
 80092b6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80092c0:	2300      	movs	r3, #0
 80092c2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	885b      	ldrh	r3, [r3, #2]
 80092c8:	b29b      	uxth	r3, r3
 80092ca:	68fa      	ldr	r2, [r7, #12]
 80092cc:	7812      	ldrb	r2, [r2, #0]
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d91f      	bls.n	8009312 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80092d8:	e013      	b.n	8009302 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80092da:	f107 030a 	add.w	r3, r7, #10
 80092de:	4619      	mov	r1, r3
 80092e0:	6978      	ldr	r0, [r7, #20]
 80092e2:	f000 f81b 	bl	800931c <USBD_GetNextDesc>
 80092e6:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	785b      	ldrb	r3, [r3, #1]
 80092ec:	2b05      	cmp	r3, #5
 80092ee:	d108      	bne.n	8009302 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80092f0:	697b      	ldr	r3, [r7, #20]
 80092f2:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80092f4:	693b      	ldr	r3, [r7, #16]
 80092f6:	789b      	ldrb	r3, [r3, #2]
 80092f8:	78fa      	ldrb	r2, [r7, #3]
 80092fa:	429a      	cmp	r2, r3
 80092fc:	d008      	beq.n	8009310 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80092fe:	2300      	movs	r3, #0
 8009300:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	885b      	ldrh	r3, [r3, #2]
 8009306:	b29a      	uxth	r2, r3
 8009308:	897b      	ldrh	r3, [r7, #10]
 800930a:	429a      	cmp	r2, r3
 800930c:	d8e5      	bhi.n	80092da <USBD_GetEpDesc+0x2e>
 800930e:	e000      	b.n	8009312 <USBD_GetEpDesc+0x66>
          break;
 8009310:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009312:	693b      	ldr	r3, [r7, #16]
}
 8009314:	4618      	mov	r0, r3
 8009316:	3718      	adds	r7, #24
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}

0800931c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800931c:	b480      	push	{r7}
 800931e:	b085      	sub	sp, #20
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
 8009324:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	881b      	ldrh	r3, [r3, #0]
 800932e:	68fa      	ldr	r2, [r7, #12]
 8009330:	7812      	ldrb	r2, [r2, #0]
 8009332:	4413      	add	r3, r2
 8009334:	b29a      	uxth	r2, r3
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	781b      	ldrb	r3, [r3, #0]
 800933e:	461a      	mov	r2, r3
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	4413      	add	r3, r2
 8009344:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009346:	68fb      	ldr	r3, [r7, #12]
}
 8009348:	4618      	mov	r0, r3
 800934a:	3714      	adds	r7, #20
 800934c:	46bd      	mov	sp, r7
 800934e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009352:	4770      	bx	lr

08009354 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009354:	b480      	push	{r7}
 8009356:	b087      	sub	sp, #28
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	3301      	adds	r3, #1
 800936a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	781b      	ldrb	r3, [r3, #0]
 8009370:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009372:	8a3b      	ldrh	r3, [r7, #16]
 8009374:	021b      	lsls	r3, r3, #8
 8009376:	b21a      	sxth	r2, r3
 8009378:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800937c:	4313      	orrs	r3, r2
 800937e:	b21b      	sxth	r3, r3
 8009380:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009382:	89fb      	ldrh	r3, [r7, #14]
}
 8009384:	4618      	mov	r0, r3
 8009386:	371c      	adds	r7, #28
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr

08009390 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b084      	sub	sp, #16
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
 8009398:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800939a:	2300      	movs	r3, #0
 800939c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	781b      	ldrb	r3, [r3, #0]
 80093a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80093a6:	2b40      	cmp	r3, #64	@ 0x40
 80093a8:	d005      	beq.n	80093b6 <USBD_StdDevReq+0x26>
 80093aa:	2b40      	cmp	r3, #64	@ 0x40
 80093ac:	d857      	bhi.n	800945e <USBD_StdDevReq+0xce>
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d00f      	beq.n	80093d2 <USBD_StdDevReq+0x42>
 80093b2:	2b20      	cmp	r3, #32
 80093b4:	d153      	bne.n	800945e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	32ae      	adds	r2, #174	@ 0xae
 80093c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093c4:	689b      	ldr	r3, [r3, #8]
 80093c6:	6839      	ldr	r1, [r7, #0]
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	4798      	blx	r3
 80093cc:	4603      	mov	r3, r0
 80093ce:	73fb      	strb	r3, [r7, #15]
      break;
 80093d0:	e04a      	b.n	8009468 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	785b      	ldrb	r3, [r3, #1]
 80093d6:	2b09      	cmp	r3, #9
 80093d8:	d83b      	bhi.n	8009452 <USBD_StdDevReq+0xc2>
 80093da:	a201      	add	r2, pc, #4	@ (adr r2, 80093e0 <USBD_StdDevReq+0x50>)
 80093dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093e0:	08009435 	.word	0x08009435
 80093e4:	08009449 	.word	0x08009449
 80093e8:	08009453 	.word	0x08009453
 80093ec:	0800943f 	.word	0x0800943f
 80093f0:	08009453 	.word	0x08009453
 80093f4:	08009413 	.word	0x08009413
 80093f8:	08009409 	.word	0x08009409
 80093fc:	08009453 	.word	0x08009453
 8009400:	0800942b 	.word	0x0800942b
 8009404:	0800941d 	.word	0x0800941d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009408:	6839      	ldr	r1, [r7, #0]
 800940a:	6878      	ldr	r0, [r7, #4]
 800940c:	f000 fa3e 	bl	800988c <USBD_GetDescriptor>
          break;
 8009410:	e024      	b.n	800945c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009412:	6839      	ldr	r1, [r7, #0]
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	f000 fba3 	bl	8009b60 <USBD_SetAddress>
          break;
 800941a:	e01f      	b.n	800945c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800941c:	6839      	ldr	r1, [r7, #0]
 800941e:	6878      	ldr	r0, [r7, #4]
 8009420:	f000 fbe2 	bl	8009be8 <USBD_SetConfig>
 8009424:	4603      	mov	r3, r0
 8009426:	73fb      	strb	r3, [r7, #15]
          break;
 8009428:	e018      	b.n	800945c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800942a:	6839      	ldr	r1, [r7, #0]
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f000 fc85 	bl	8009d3c <USBD_GetConfig>
          break;
 8009432:	e013      	b.n	800945c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009434:	6839      	ldr	r1, [r7, #0]
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f000 fcb6 	bl	8009da8 <USBD_GetStatus>
          break;
 800943c:	e00e      	b.n	800945c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800943e:	6839      	ldr	r1, [r7, #0]
 8009440:	6878      	ldr	r0, [r7, #4]
 8009442:	f000 fce5 	bl	8009e10 <USBD_SetFeature>
          break;
 8009446:	e009      	b.n	800945c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009448:	6839      	ldr	r1, [r7, #0]
 800944a:	6878      	ldr	r0, [r7, #4]
 800944c:	f000 fd09 	bl	8009e62 <USBD_ClrFeature>
          break;
 8009450:	e004      	b.n	800945c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009452:	6839      	ldr	r1, [r7, #0]
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 fd60 	bl	8009f1a <USBD_CtlError>
          break;
 800945a:	bf00      	nop
      }
      break;
 800945c:	e004      	b.n	8009468 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800945e:	6839      	ldr	r1, [r7, #0]
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f000 fd5a 	bl	8009f1a <USBD_CtlError>
      break;
 8009466:	bf00      	nop
  }

  return ret;
 8009468:	7bfb      	ldrb	r3, [r7, #15]
}
 800946a:	4618      	mov	r0, r3
 800946c:	3710      	adds	r7, #16
 800946e:	46bd      	mov	sp, r7
 8009470:	bd80      	pop	{r7, pc}
 8009472:	bf00      	nop

08009474 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b084      	sub	sp, #16
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800947e:	2300      	movs	r3, #0
 8009480:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	781b      	ldrb	r3, [r3, #0]
 8009486:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800948a:	2b40      	cmp	r3, #64	@ 0x40
 800948c:	d005      	beq.n	800949a <USBD_StdItfReq+0x26>
 800948e:	2b40      	cmp	r3, #64	@ 0x40
 8009490:	d852      	bhi.n	8009538 <USBD_StdItfReq+0xc4>
 8009492:	2b00      	cmp	r3, #0
 8009494:	d001      	beq.n	800949a <USBD_StdItfReq+0x26>
 8009496:	2b20      	cmp	r3, #32
 8009498:	d14e      	bne.n	8009538 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094a0:	b2db      	uxtb	r3, r3
 80094a2:	3b01      	subs	r3, #1
 80094a4:	2b02      	cmp	r3, #2
 80094a6:	d840      	bhi.n	800952a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	889b      	ldrh	r3, [r3, #4]
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d836      	bhi.n	8009520 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	889b      	ldrh	r3, [r3, #4]
 80094b6:	b2db      	uxtb	r3, r3
 80094b8:	4619      	mov	r1, r3
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	f7ff fedc 	bl	8009278 <USBD_CoreFindIF>
 80094c0:	4603      	mov	r3, r0
 80094c2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80094c4:	7bbb      	ldrb	r3, [r7, #14]
 80094c6:	2bff      	cmp	r3, #255	@ 0xff
 80094c8:	d01d      	beq.n	8009506 <USBD_StdItfReq+0x92>
 80094ca:	7bbb      	ldrb	r3, [r7, #14]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d11a      	bne.n	8009506 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80094d0:	7bba      	ldrb	r2, [r7, #14]
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	32ae      	adds	r2, #174	@ 0xae
 80094d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094da:	689b      	ldr	r3, [r3, #8]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d00f      	beq.n	8009500 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80094e0:	7bba      	ldrb	r2, [r7, #14]
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80094e8:	7bba      	ldrb	r2, [r7, #14]
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	32ae      	adds	r2, #174	@ 0xae
 80094ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094f2:	689b      	ldr	r3, [r3, #8]
 80094f4:	6839      	ldr	r1, [r7, #0]
 80094f6:	6878      	ldr	r0, [r7, #4]
 80094f8:	4798      	blx	r3
 80094fa:	4603      	mov	r3, r0
 80094fc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80094fe:	e004      	b.n	800950a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009500:	2303      	movs	r3, #3
 8009502:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009504:	e001      	b.n	800950a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009506:	2303      	movs	r3, #3
 8009508:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	88db      	ldrh	r3, [r3, #6]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d110      	bne.n	8009534 <USBD_StdItfReq+0xc0>
 8009512:	7bfb      	ldrb	r3, [r7, #15]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d10d      	bne.n	8009534 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009518:	6878      	ldr	r0, [r7, #4]
 800951a:	f000 fddc 	bl	800a0d6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800951e:	e009      	b.n	8009534 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009520:	6839      	ldr	r1, [r7, #0]
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f000 fcf9 	bl	8009f1a <USBD_CtlError>
          break;
 8009528:	e004      	b.n	8009534 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800952a:	6839      	ldr	r1, [r7, #0]
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f000 fcf4 	bl	8009f1a <USBD_CtlError>
          break;
 8009532:	e000      	b.n	8009536 <USBD_StdItfReq+0xc2>
          break;
 8009534:	bf00      	nop
      }
      break;
 8009536:	e004      	b.n	8009542 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009538:	6839      	ldr	r1, [r7, #0]
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	f000 fced 	bl	8009f1a <USBD_CtlError>
      break;
 8009540:	bf00      	nop
  }

  return ret;
 8009542:	7bfb      	ldrb	r3, [r7, #15]
}
 8009544:	4618      	mov	r0, r3
 8009546:	3710      	adds	r7, #16
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}

0800954c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b084      	sub	sp, #16
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
 8009554:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009556:	2300      	movs	r3, #0
 8009558:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	889b      	ldrh	r3, [r3, #4]
 800955e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	781b      	ldrb	r3, [r3, #0]
 8009564:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009568:	2b40      	cmp	r3, #64	@ 0x40
 800956a:	d007      	beq.n	800957c <USBD_StdEPReq+0x30>
 800956c:	2b40      	cmp	r3, #64	@ 0x40
 800956e:	f200 8181 	bhi.w	8009874 <USBD_StdEPReq+0x328>
 8009572:	2b00      	cmp	r3, #0
 8009574:	d02a      	beq.n	80095cc <USBD_StdEPReq+0x80>
 8009576:	2b20      	cmp	r3, #32
 8009578:	f040 817c 	bne.w	8009874 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800957c:	7bbb      	ldrb	r3, [r7, #14]
 800957e:	4619      	mov	r1, r3
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f7ff fe86 	bl	8009292 <USBD_CoreFindEP>
 8009586:	4603      	mov	r3, r0
 8009588:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800958a:	7b7b      	ldrb	r3, [r7, #13]
 800958c:	2bff      	cmp	r3, #255	@ 0xff
 800958e:	f000 8176 	beq.w	800987e <USBD_StdEPReq+0x332>
 8009592:	7b7b      	ldrb	r3, [r7, #13]
 8009594:	2b00      	cmp	r3, #0
 8009596:	f040 8172 	bne.w	800987e <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800959a:	7b7a      	ldrb	r2, [r7, #13]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80095a2:	7b7a      	ldrb	r2, [r7, #13]
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	32ae      	adds	r2, #174	@ 0xae
 80095a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095ac:	689b      	ldr	r3, [r3, #8]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	f000 8165 	beq.w	800987e <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80095b4:	7b7a      	ldrb	r2, [r7, #13]
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	32ae      	adds	r2, #174	@ 0xae
 80095ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095be:	689b      	ldr	r3, [r3, #8]
 80095c0:	6839      	ldr	r1, [r7, #0]
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	4798      	blx	r3
 80095c6:	4603      	mov	r3, r0
 80095c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80095ca:	e158      	b.n	800987e <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	785b      	ldrb	r3, [r3, #1]
 80095d0:	2b03      	cmp	r3, #3
 80095d2:	d008      	beq.n	80095e6 <USBD_StdEPReq+0x9a>
 80095d4:	2b03      	cmp	r3, #3
 80095d6:	f300 8147 	bgt.w	8009868 <USBD_StdEPReq+0x31c>
 80095da:	2b00      	cmp	r3, #0
 80095dc:	f000 809b 	beq.w	8009716 <USBD_StdEPReq+0x1ca>
 80095e0:	2b01      	cmp	r3, #1
 80095e2:	d03c      	beq.n	800965e <USBD_StdEPReq+0x112>
 80095e4:	e140      	b.n	8009868 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095ec:	b2db      	uxtb	r3, r3
 80095ee:	2b02      	cmp	r3, #2
 80095f0:	d002      	beq.n	80095f8 <USBD_StdEPReq+0xac>
 80095f2:	2b03      	cmp	r3, #3
 80095f4:	d016      	beq.n	8009624 <USBD_StdEPReq+0xd8>
 80095f6:	e02c      	b.n	8009652 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80095f8:	7bbb      	ldrb	r3, [r7, #14]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d00d      	beq.n	800961a <USBD_StdEPReq+0xce>
 80095fe:	7bbb      	ldrb	r3, [r7, #14]
 8009600:	2b80      	cmp	r3, #128	@ 0x80
 8009602:	d00a      	beq.n	800961a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009604:	7bbb      	ldrb	r3, [r7, #14]
 8009606:	4619      	mov	r1, r3
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	f001 f983 	bl	800a914 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800960e:	2180      	movs	r1, #128	@ 0x80
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f001 f97f 	bl	800a914 <USBD_LL_StallEP>
 8009616:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009618:	e020      	b.n	800965c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800961a:	6839      	ldr	r1, [r7, #0]
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 fc7c 	bl	8009f1a <USBD_CtlError>
              break;
 8009622:	e01b      	b.n	800965c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	885b      	ldrh	r3, [r3, #2]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d10e      	bne.n	800964a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800962c:	7bbb      	ldrb	r3, [r7, #14]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d00b      	beq.n	800964a <USBD_StdEPReq+0xfe>
 8009632:	7bbb      	ldrb	r3, [r7, #14]
 8009634:	2b80      	cmp	r3, #128	@ 0x80
 8009636:	d008      	beq.n	800964a <USBD_StdEPReq+0xfe>
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	88db      	ldrh	r3, [r3, #6]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d104      	bne.n	800964a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009640:	7bbb      	ldrb	r3, [r7, #14]
 8009642:	4619      	mov	r1, r3
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f001 f965 	bl	800a914 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	f000 fd43 	bl	800a0d6 <USBD_CtlSendStatus>

              break;
 8009650:	e004      	b.n	800965c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009652:	6839      	ldr	r1, [r7, #0]
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f000 fc60 	bl	8009f1a <USBD_CtlError>
              break;
 800965a:	bf00      	nop
          }
          break;
 800965c:	e109      	b.n	8009872 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009664:	b2db      	uxtb	r3, r3
 8009666:	2b02      	cmp	r3, #2
 8009668:	d002      	beq.n	8009670 <USBD_StdEPReq+0x124>
 800966a:	2b03      	cmp	r3, #3
 800966c:	d016      	beq.n	800969c <USBD_StdEPReq+0x150>
 800966e:	e04b      	b.n	8009708 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009670:	7bbb      	ldrb	r3, [r7, #14]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d00d      	beq.n	8009692 <USBD_StdEPReq+0x146>
 8009676:	7bbb      	ldrb	r3, [r7, #14]
 8009678:	2b80      	cmp	r3, #128	@ 0x80
 800967a:	d00a      	beq.n	8009692 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800967c:	7bbb      	ldrb	r3, [r7, #14]
 800967e:	4619      	mov	r1, r3
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f001 f947 	bl	800a914 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009686:	2180      	movs	r1, #128	@ 0x80
 8009688:	6878      	ldr	r0, [r7, #4]
 800968a:	f001 f943 	bl	800a914 <USBD_LL_StallEP>
 800968e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009690:	e040      	b.n	8009714 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009692:	6839      	ldr	r1, [r7, #0]
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f000 fc40 	bl	8009f1a <USBD_CtlError>
              break;
 800969a:	e03b      	b.n	8009714 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	885b      	ldrh	r3, [r3, #2]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d136      	bne.n	8009712 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80096a4:	7bbb      	ldrb	r3, [r7, #14]
 80096a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d004      	beq.n	80096b8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80096ae:	7bbb      	ldrb	r3, [r7, #14]
 80096b0:	4619      	mov	r1, r3
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f001 f94d 	bl	800a952 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f000 fd0c 	bl	800a0d6 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80096be:	7bbb      	ldrb	r3, [r7, #14]
 80096c0:	4619      	mov	r1, r3
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f7ff fde5 	bl	8009292 <USBD_CoreFindEP>
 80096c8:	4603      	mov	r3, r0
 80096ca:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80096cc:	7b7b      	ldrb	r3, [r7, #13]
 80096ce:	2bff      	cmp	r3, #255	@ 0xff
 80096d0:	d01f      	beq.n	8009712 <USBD_StdEPReq+0x1c6>
 80096d2:	7b7b      	ldrb	r3, [r7, #13]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d11c      	bne.n	8009712 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80096d8:	7b7a      	ldrb	r2, [r7, #13]
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80096e0:	7b7a      	ldrb	r2, [r7, #13]
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	32ae      	adds	r2, #174	@ 0xae
 80096e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096ea:	689b      	ldr	r3, [r3, #8]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d010      	beq.n	8009712 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80096f0:	7b7a      	ldrb	r2, [r7, #13]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	32ae      	adds	r2, #174	@ 0xae
 80096f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096fa:	689b      	ldr	r3, [r3, #8]
 80096fc:	6839      	ldr	r1, [r7, #0]
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	4798      	blx	r3
 8009702:	4603      	mov	r3, r0
 8009704:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009706:	e004      	b.n	8009712 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009708:	6839      	ldr	r1, [r7, #0]
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f000 fc05 	bl	8009f1a <USBD_CtlError>
              break;
 8009710:	e000      	b.n	8009714 <USBD_StdEPReq+0x1c8>
              break;
 8009712:	bf00      	nop
          }
          break;
 8009714:	e0ad      	b.n	8009872 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800971c:	b2db      	uxtb	r3, r3
 800971e:	2b02      	cmp	r3, #2
 8009720:	d002      	beq.n	8009728 <USBD_StdEPReq+0x1dc>
 8009722:	2b03      	cmp	r3, #3
 8009724:	d033      	beq.n	800978e <USBD_StdEPReq+0x242>
 8009726:	e099      	b.n	800985c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009728:	7bbb      	ldrb	r3, [r7, #14]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d007      	beq.n	800973e <USBD_StdEPReq+0x1f2>
 800972e:	7bbb      	ldrb	r3, [r7, #14]
 8009730:	2b80      	cmp	r3, #128	@ 0x80
 8009732:	d004      	beq.n	800973e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009734:	6839      	ldr	r1, [r7, #0]
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f000 fbef 	bl	8009f1a <USBD_CtlError>
                break;
 800973c:	e093      	b.n	8009866 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800973e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009742:	2b00      	cmp	r3, #0
 8009744:	da0b      	bge.n	800975e <USBD_StdEPReq+0x212>
 8009746:	7bbb      	ldrb	r3, [r7, #14]
 8009748:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800974c:	4613      	mov	r3, r2
 800974e:	009b      	lsls	r3, r3, #2
 8009750:	4413      	add	r3, r2
 8009752:	009b      	lsls	r3, r3, #2
 8009754:	3310      	adds	r3, #16
 8009756:	687a      	ldr	r2, [r7, #4]
 8009758:	4413      	add	r3, r2
 800975a:	3304      	adds	r3, #4
 800975c:	e00b      	b.n	8009776 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800975e:	7bbb      	ldrb	r3, [r7, #14]
 8009760:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009764:	4613      	mov	r3, r2
 8009766:	009b      	lsls	r3, r3, #2
 8009768:	4413      	add	r3, r2
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009770:	687a      	ldr	r2, [r7, #4]
 8009772:	4413      	add	r3, r2
 8009774:	3304      	adds	r3, #4
 8009776:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009778:	68bb      	ldr	r3, [r7, #8]
 800977a:	2200      	movs	r2, #0
 800977c:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	330e      	adds	r3, #14
 8009782:	2202      	movs	r2, #2
 8009784:	4619      	mov	r1, r3
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f000 fc44 	bl	800a014 <USBD_CtlSendData>
              break;
 800978c:	e06b      	b.n	8009866 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800978e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009792:	2b00      	cmp	r3, #0
 8009794:	da11      	bge.n	80097ba <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009796:	7bbb      	ldrb	r3, [r7, #14]
 8009798:	f003 020f 	and.w	r2, r3, #15
 800979c:	6879      	ldr	r1, [r7, #4]
 800979e:	4613      	mov	r3, r2
 80097a0:	009b      	lsls	r3, r3, #2
 80097a2:	4413      	add	r3, r2
 80097a4:	009b      	lsls	r3, r3, #2
 80097a6:	440b      	add	r3, r1
 80097a8:	3323      	adds	r3, #35	@ 0x23
 80097aa:	781b      	ldrb	r3, [r3, #0]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d117      	bne.n	80097e0 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80097b0:	6839      	ldr	r1, [r7, #0]
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f000 fbb1 	bl	8009f1a <USBD_CtlError>
                  break;
 80097b8:	e055      	b.n	8009866 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80097ba:	7bbb      	ldrb	r3, [r7, #14]
 80097bc:	f003 020f 	and.w	r2, r3, #15
 80097c0:	6879      	ldr	r1, [r7, #4]
 80097c2:	4613      	mov	r3, r2
 80097c4:	009b      	lsls	r3, r3, #2
 80097c6:	4413      	add	r3, r2
 80097c8:	009b      	lsls	r3, r3, #2
 80097ca:	440b      	add	r3, r1
 80097cc:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80097d0:	781b      	ldrb	r3, [r3, #0]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d104      	bne.n	80097e0 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80097d6:	6839      	ldr	r1, [r7, #0]
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f000 fb9e 	bl	8009f1a <USBD_CtlError>
                  break;
 80097de:	e042      	b.n	8009866 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	da0b      	bge.n	8009800 <USBD_StdEPReq+0x2b4>
 80097e8:	7bbb      	ldrb	r3, [r7, #14]
 80097ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80097ee:	4613      	mov	r3, r2
 80097f0:	009b      	lsls	r3, r3, #2
 80097f2:	4413      	add	r3, r2
 80097f4:	009b      	lsls	r3, r3, #2
 80097f6:	3310      	adds	r3, #16
 80097f8:	687a      	ldr	r2, [r7, #4]
 80097fa:	4413      	add	r3, r2
 80097fc:	3304      	adds	r3, #4
 80097fe:	e00b      	b.n	8009818 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009800:	7bbb      	ldrb	r3, [r7, #14]
 8009802:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009806:	4613      	mov	r3, r2
 8009808:	009b      	lsls	r3, r3, #2
 800980a:	4413      	add	r3, r2
 800980c:	009b      	lsls	r3, r3, #2
 800980e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009812:	687a      	ldr	r2, [r7, #4]
 8009814:	4413      	add	r3, r2
 8009816:	3304      	adds	r3, #4
 8009818:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800981a:	7bbb      	ldrb	r3, [r7, #14]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d002      	beq.n	8009826 <USBD_StdEPReq+0x2da>
 8009820:	7bbb      	ldrb	r3, [r7, #14]
 8009822:	2b80      	cmp	r3, #128	@ 0x80
 8009824:	d103      	bne.n	800982e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	2200      	movs	r2, #0
 800982a:	739a      	strb	r2, [r3, #14]
 800982c:	e00e      	b.n	800984c <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800982e:	7bbb      	ldrb	r3, [r7, #14]
 8009830:	4619      	mov	r1, r3
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f001 f8ac 	bl	800a990 <USBD_LL_IsStallEP>
 8009838:	4603      	mov	r3, r0
 800983a:	2b00      	cmp	r3, #0
 800983c:	d003      	beq.n	8009846 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	2201      	movs	r2, #1
 8009842:	739a      	strb	r2, [r3, #14]
 8009844:	e002      	b.n	800984c <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8009846:	68bb      	ldr	r3, [r7, #8]
 8009848:	2200      	movs	r2, #0
 800984a:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	330e      	adds	r3, #14
 8009850:	2202      	movs	r2, #2
 8009852:	4619      	mov	r1, r3
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f000 fbdd 	bl	800a014 <USBD_CtlSendData>
              break;
 800985a:	e004      	b.n	8009866 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800985c:	6839      	ldr	r1, [r7, #0]
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f000 fb5b 	bl	8009f1a <USBD_CtlError>
              break;
 8009864:	bf00      	nop
          }
          break;
 8009866:	e004      	b.n	8009872 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009868:	6839      	ldr	r1, [r7, #0]
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f000 fb55 	bl	8009f1a <USBD_CtlError>
          break;
 8009870:	bf00      	nop
      }
      break;
 8009872:	e005      	b.n	8009880 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8009874:	6839      	ldr	r1, [r7, #0]
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f000 fb4f 	bl	8009f1a <USBD_CtlError>
      break;
 800987c:	e000      	b.n	8009880 <USBD_StdEPReq+0x334>
      break;
 800987e:	bf00      	nop
  }

  return ret;
 8009880:	7bfb      	ldrb	r3, [r7, #15]
}
 8009882:	4618      	mov	r0, r3
 8009884:	3710      	adds	r7, #16
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}
	...

0800988c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009896:	2300      	movs	r3, #0
 8009898:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800989a:	2300      	movs	r3, #0
 800989c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800989e:	2300      	movs	r3, #0
 80098a0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	885b      	ldrh	r3, [r3, #2]
 80098a6:	0a1b      	lsrs	r3, r3, #8
 80098a8:	b29b      	uxth	r3, r3
 80098aa:	3b01      	subs	r3, #1
 80098ac:	2b06      	cmp	r3, #6
 80098ae:	f200 8128 	bhi.w	8009b02 <USBD_GetDescriptor+0x276>
 80098b2:	a201      	add	r2, pc, #4	@ (adr r2, 80098b8 <USBD_GetDescriptor+0x2c>)
 80098b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098b8:	080098d5 	.word	0x080098d5
 80098bc:	080098ed 	.word	0x080098ed
 80098c0:	0800992d 	.word	0x0800992d
 80098c4:	08009b03 	.word	0x08009b03
 80098c8:	08009b03 	.word	0x08009b03
 80098cc:	08009aa3 	.word	0x08009aa3
 80098d0:	08009acf 	.word	0x08009acf
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	687a      	ldr	r2, [r7, #4]
 80098de:	7c12      	ldrb	r2, [r2, #16]
 80098e0:	f107 0108 	add.w	r1, r7, #8
 80098e4:	4610      	mov	r0, r2
 80098e6:	4798      	blx	r3
 80098e8:	60f8      	str	r0, [r7, #12]
      break;
 80098ea:	e112      	b.n	8009b12 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	7c1b      	ldrb	r3, [r3, #16]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d10d      	bne.n	8009910 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098fc:	f107 0208 	add.w	r2, r7, #8
 8009900:	4610      	mov	r0, r2
 8009902:	4798      	blx	r3
 8009904:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	3301      	adds	r3, #1
 800990a:	2202      	movs	r2, #2
 800990c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800990e:	e100      	b.n	8009b12 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009918:	f107 0208 	add.w	r2, r7, #8
 800991c:	4610      	mov	r0, r2
 800991e:	4798      	blx	r3
 8009920:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	3301      	adds	r3, #1
 8009926:	2202      	movs	r2, #2
 8009928:	701a      	strb	r2, [r3, #0]
      break;
 800992a:	e0f2      	b.n	8009b12 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	885b      	ldrh	r3, [r3, #2]
 8009930:	b2db      	uxtb	r3, r3
 8009932:	2b05      	cmp	r3, #5
 8009934:	f200 80ac 	bhi.w	8009a90 <USBD_GetDescriptor+0x204>
 8009938:	a201      	add	r2, pc, #4	@ (adr r2, 8009940 <USBD_GetDescriptor+0xb4>)
 800993a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800993e:	bf00      	nop
 8009940:	08009959 	.word	0x08009959
 8009944:	0800998d 	.word	0x0800998d
 8009948:	080099c1 	.word	0x080099c1
 800994c:	080099f5 	.word	0x080099f5
 8009950:	08009a29 	.word	0x08009a29
 8009954:	08009a5d 	.word	0x08009a5d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800995e:	685b      	ldr	r3, [r3, #4]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d00b      	beq.n	800997c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800996a:	685b      	ldr	r3, [r3, #4]
 800996c:	687a      	ldr	r2, [r7, #4]
 800996e:	7c12      	ldrb	r2, [r2, #16]
 8009970:	f107 0108 	add.w	r1, r7, #8
 8009974:	4610      	mov	r0, r2
 8009976:	4798      	blx	r3
 8009978:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800997a:	e091      	b.n	8009aa0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800997c:	6839      	ldr	r1, [r7, #0]
 800997e:	6878      	ldr	r0, [r7, #4]
 8009980:	f000 facb 	bl	8009f1a <USBD_CtlError>
            err++;
 8009984:	7afb      	ldrb	r3, [r7, #11]
 8009986:	3301      	adds	r3, #1
 8009988:	72fb      	strb	r3, [r7, #11]
          break;
 800998a:	e089      	b.n	8009aa0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009992:	689b      	ldr	r3, [r3, #8]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d00b      	beq.n	80099b0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800999e:	689b      	ldr	r3, [r3, #8]
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	7c12      	ldrb	r2, [r2, #16]
 80099a4:	f107 0108 	add.w	r1, r7, #8
 80099a8:	4610      	mov	r0, r2
 80099aa:	4798      	blx	r3
 80099ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099ae:	e077      	b.n	8009aa0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099b0:	6839      	ldr	r1, [r7, #0]
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f000 fab1 	bl	8009f1a <USBD_CtlError>
            err++;
 80099b8:	7afb      	ldrb	r3, [r7, #11]
 80099ba:	3301      	adds	r3, #1
 80099bc:	72fb      	strb	r3, [r7, #11]
          break;
 80099be:	e06f      	b.n	8009aa0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099c6:	68db      	ldr	r3, [r3, #12]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d00b      	beq.n	80099e4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099d2:	68db      	ldr	r3, [r3, #12]
 80099d4:	687a      	ldr	r2, [r7, #4]
 80099d6:	7c12      	ldrb	r2, [r2, #16]
 80099d8:	f107 0108 	add.w	r1, r7, #8
 80099dc:	4610      	mov	r0, r2
 80099de:	4798      	blx	r3
 80099e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099e2:	e05d      	b.n	8009aa0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099e4:	6839      	ldr	r1, [r7, #0]
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f000 fa97 	bl	8009f1a <USBD_CtlError>
            err++;
 80099ec:	7afb      	ldrb	r3, [r7, #11]
 80099ee:	3301      	adds	r3, #1
 80099f0:	72fb      	strb	r3, [r7, #11]
          break;
 80099f2:	e055      	b.n	8009aa0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099fa:	691b      	ldr	r3, [r3, #16]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d00b      	beq.n	8009a18 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a06:	691b      	ldr	r3, [r3, #16]
 8009a08:	687a      	ldr	r2, [r7, #4]
 8009a0a:	7c12      	ldrb	r2, [r2, #16]
 8009a0c:	f107 0108 	add.w	r1, r7, #8
 8009a10:	4610      	mov	r0, r2
 8009a12:	4798      	blx	r3
 8009a14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a16:	e043      	b.n	8009aa0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a18:	6839      	ldr	r1, [r7, #0]
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f000 fa7d 	bl	8009f1a <USBD_CtlError>
            err++;
 8009a20:	7afb      	ldrb	r3, [r7, #11]
 8009a22:	3301      	adds	r3, #1
 8009a24:	72fb      	strb	r3, [r7, #11]
          break;
 8009a26:	e03b      	b.n	8009aa0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a2e:	695b      	ldr	r3, [r3, #20]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d00b      	beq.n	8009a4c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a3a:	695b      	ldr	r3, [r3, #20]
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	7c12      	ldrb	r2, [r2, #16]
 8009a40:	f107 0108 	add.w	r1, r7, #8
 8009a44:	4610      	mov	r0, r2
 8009a46:	4798      	blx	r3
 8009a48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a4a:	e029      	b.n	8009aa0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a4c:	6839      	ldr	r1, [r7, #0]
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f000 fa63 	bl	8009f1a <USBD_CtlError>
            err++;
 8009a54:	7afb      	ldrb	r3, [r7, #11]
 8009a56:	3301      	adds	r3, #1
 8009a58:	72fb      	strb	r3, [r7, #11]
          break;
 8009a5a:	e021      	b.n	8009aa0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a62:	699b      	ldr	r3, [r3, #24]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d00b      	beq.n	8009a80 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a6e:	699b      	ldr	r3, [r3, #24]
 8009a70:	687a      	ldr	r2, [r7, #4]
 8009a72:	7c12      	ldrb	r2, [r2, #16]
 8009a74:	f107 0108 	add.w	r1, r7, #8
 8009a78:	4610      	mov	r0, r2
 8009a7a:	4798      	blx	r3
 8009a7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a7e:	e00f      	b.n	8009aa0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a80:	6839      	ldr	r1, [r7, #0]
 8009a82:	6878      	ldr	r0, [r7, #4]
 8009a84:	f000 fa49 	bl	8009f1a <USBD_CtlError>
            err++;
 8009a88:	7afb      	ldrb	r3, [r7, #11]
 8009a8a:	3301      	adds	r3, #1
 8009a8c:	72fb      	strb	r3, [r7, #11]
          break;
 8009a8e:	e007      	b.n	8009aa0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009a90:	6839      	ldr	r1, [r7, #0]
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f000 fa41 	bl	8009f1a <USBD_CtlError>
          err++;
 8009a98:	7afb      	ldrb	r3, [r7, #11]
 8009a9a:	3301      	adds	r3, #1
 8009a9c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009a9e:	bf00      	nop
      }
      break;
 8009aa0:	e037      	b.n	8009b12 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	7c1b      	ldrb	r3, [r3, #16]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d109      	bne.n	8009abe <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ab2:	f107 0208 	add.w	r2, r7, #8
 8009ab6:	4610      	mov	r0, r2
 8009ab8:	4798      	blx	r3
 8009aba:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009abc:	e029      	b.n	8009b12 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009abe:	6839      	ldr	r1, [r7, #0]
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	f000 fa2a 	bl	8009f1a <USBD_CtlError>
        err++;
 8009ac6:	7afb      	ldrb	r3, [r7, #11]
 8009ac8:	3301      	adds	r3, #1
 8009aca:	72fb      	strb	r3, [r7, #11]
      break;
 8009acc:	e021      	b.n	8009b12 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	7c1b      	ldrb	r3, [r3, #16]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d10d      	bne.n	8009af2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ade:	f107 0208 	add.w	r2, r7, #8
 8009ae2:	4610      	mov	r0, r2
 8009ae4:	4798      	blx	r3
 8009ae6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	3301      	adds	r3, #1
 8009aec:	2207      	movs	r2, #7
 8009aee:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009af0:	e00f      	b.n	8009b12 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009af2:	6839      	ldr	r1, [r7, #0]
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f000 fa10 	bl	8009f1a <USBD_CtlError>
        err++;
 8009afa:	7afb      	ldrb	r3, [r7, #11]
 8009afc:	3301      	adds	r3, #1
 8009afe:	72fb      	strb	r3, [r7, #11]
      break;
 8009b00:	e007      	b.n	8009b12 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009b02:	6839      	ldr	r1, [r7, #0]
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f000 fa08 	bl	8009f1a <USBD_CtlError>
      err++;
 8009b0a:	7afb      	ldrb	r3, [r7, #11]
 8009b0c:	3301      	adds	r3, #1
 8009b0e:	72fb      	strb	r3, [r7, #11]
      break;
 8009b10:	bf00      	nop
  }

  if (err != 0U)
 8009b12:	7afb      	ldrb	r3, [r7, #11]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d11e      	bne.n	8009b56 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	88db      	ldrh	r3, [r3, #6]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d016      	beq.n	8009b4e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009b20:	893b      	ldrh	r3, [r7, #8]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d00e      	beq.n	8009b44 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	88da      	ldrh	r2, [r3, #6]
 8009b2a:	893b      	ldrh	r3, [r7, #8]
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	bf28      	it	cs
 8009b30:	4613      	movcs	r3, r2
 8009b32:	b29b      	uxth	r3, r3
 8009b34:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009b36:	893b      	ldrh	r3, [r7, #8]
 8009b38:	461a      	mov	r2, r3
 8009b3a:	68f9      	ldr	r1, [r7, #12]
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	f000 fa69 	bl	800a014 <USBD_CtlSendData>
 8009b42:	e009      	b.n	8009b58 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009b44:	6839      	ldr	r1, [r7, #0]
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f000 f9e7 	bl	8009f1a <USBD_CtlError>
 8009b4c:	e004      	b.n	8009b58 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f000 fac1 	bl	800a0d6 <USBD_CtlSendStatus>
 8009b54:	e000      	b.n	8009b58 <USBD_GetDescriptor+0x2cc>
    return;
 8009b56:	bf00      	nop
  }
}
 8009b58:	3710      	adds	r7, #16
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bd80      	pop	{r7, pc}
 8009b5e:	bf00      	nop

08009b60 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b084      	sub	sp, #16
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	889b      	ldrh	r3, [r3, #4]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d131      	bne.n	8009bd6 <USBD_SetAddress+0x76>
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	88db      	ldrh	r3, [r3, #6]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d12d      	bne.n	8009bd6 <USBD_SetAddress+0x76>
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	885b      	ldrh	r3, [r3, #2]
 8009b7e:	2b7f      	cmp	r3, #127	@ 0x7f
 8009b80:	d829      	bhi.n	8009bd6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	885b      	ldrh	r3, [r3, #2]
 8009b86:	b2db      	uxtb	r3, r3
 8009b88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b8c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b94:	b2db      	uxtb	r3, r3
 8009b96:	2b03      	cmp	r3, #3
 8009b98:	d104      	bne.n	8009ba4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009b9a:	6839      	ldr	r1, [r7, #0]
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f000 f9bc 	bl	8009f1a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ba2:	e01d      	b.n	8009be0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	7bfa      	ldrb	r2, [r7, #15]
 8009ba8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009bac:	7bfb      	ldrb	r3, [r7, #15]
 8009bae:	4619      	mov	r1, r3
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f000 ff19 	bl	800a9e8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	f000 fa8d 	bl	800a0d6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009bbc:	7bfb      	ldrb	r3, [r7, #15]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d004      	beq.n	8009bcc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2202      	movs	r2, #2
 8009bc6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bca:	e009      	b.n	8009be0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2201      	movs	r2, #1
 8009bd0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bd4:	e004      	b.n	8009be0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009bd6:	6839      	ldr	r1, [r7, #0]
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f000 f99e 	bl	8009f1a <USBD_CtlError>
  }
}
 8009bde:	bf00      	nop
 8009be0:	bf00      	nop
 8009be2:	3710      	adds	r7, #16
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}

08009be8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b084      	sub	sp, #16
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
 8009bf0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	885b      	ldrh	r3, [r3, #2]
 8009bfa:	b2da      	uxtb	r2, r3
 8009bfc:	4b4e      	ldr	r3, [pc, #312]	@ (8009d38 <USBD_SetConfig+0x150>)
 8009bfe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009c00:	4b4d      	ldr	r3, [pc, #308]	@ (8009d38 <USBD_SetConfig+0x150>)
 8009c02:	781b      	ldrb	r3, [r3, #0]
 8009c04:	2b01      	cmp	r3, #1
 8009c06:	d905      	bls.n	8009c14 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009c08:	6839      	ldr	r1, [r7, #0]
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f000 f985 	bl	8009f1a <USBD_CtlError>
    return USBD_FAIL;
 8009c10:	2303      	movs	r3, #3
 8009c12:	e08c      	b.n	8009d2e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c1a:	b2db      	uxtb	r3, r3
 8009c1c:	2b02      	cmp	r3, #2
 8009c1e:	d002      	beq.n	8009c26 <USBD_SetConfig+0x3e>
 8009c20:	2b03      	cmp	r3, #3
 8009c22:	d029      	beq.n	8009c78 <USBD_SetConfig+0x90>
 8009c24:	e075      	b.n	8009d12 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009c26:	4b44      	ldr	r3, [pc, #272]	@ (8009d38 <USBD_SetConfig+0x150>)
 8009c28:	781b      	ldrb	r3, [r3, #0]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d020      	beq.n	8009c70 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009c2e:	4b42      	ldr	r3, [pc, #264]	@ (8009d38 <USBD_SetConfig+0x150>)
 8009c30:	781b      	ldrb	r3, [r3, #0]
 8009c32:	461a      	mov	r2, r3
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009c38:	4b3f      	ldr	r3, [pc, #252]	@ (8009d38 <USBD_SetConfig+0x150>)
 8009c3a:	781b      	ldrb	r3, [r3, #0]
 8009c3c:	4619      	mov	r1, r3
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	f7fe ffcf 	bl	8008be2 <USBD_SetClassConfig>
 8009c44:	4603      	mov	r3, r0
 8009c46:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009c48:	7bfb      	ldrb	r3, [r7, #15]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d008      	beq.n	8009c60 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009c4e:	6839      	ldr	r1, [r7, #0]
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f000 f962 	bl	8009f1a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2202      	movs	r2, #2
 8009c5a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009c5e:	e065      	b.n	8009d2c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	f000 fa38 	bl	800a0d6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2203      	movs	r2, #3
 8009c6a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009c6e:	e05d      	b.n	8009d2c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f000 fa30 	bl	800a0d6 <USBD_CtlSendStatus>
      break;
 8009c76:	e059      	b.n	8009d2c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009c78:	4b2f      	ldr	r3, [pc, #188]	@ (8009d38 <USBD_SetConfig+0x150>)
 8009c7a:	781b      	ldrb	r3, [r3, #0]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d112      	bne.n	8009ca6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2202      	movs	r2, #2
 8009c84:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009c88:	4b2b      	ldr	r3, [pc, #172]	@ (8009d38 <USBD_SetConfig+0x150>)
 8009c8a:	781b      	ldrb	r3, [r3, #0]
 8009c8c:	461a      	mov	r2, r3
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009c92:	4b29      	ldr	r3, [pc, #164]	@ (8009d38 <USBD_SetConfig+0x150>)
 8009c94:	781b      	ldrb	r3, [r3, #0]
 8009c96:	4619      	mov	r1, r3
 8009c98:	6878      	ldr	r0, [r7, #4]
 8009c9a:	f7fe ffbe 	bl	8008c1a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f000 fa19 	bl	800a0d6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009ca4:	e042      	b.n	8009d2c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009ca6:	4b24      	ldr	r3, [pc, #144]	@ (8009d38 <USBD_SetConfig+0x150>)
 8009ca8:	781b      	ldrb	r3, [r3, #0]
 8009caa:	461a      	mov	r2, r3
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	685b      	ldr	r3, [r3, #4]
 8009cb0:	429a      	cmp	r2, r3
 8009cb2:	d02a      	beq.n	8009d0a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	685b      	ldr	r3, [r3, #4]
 8009cb8:	b2db      	uxtb	r3, r3
 8009cba:	4619      	mov	r1, r3
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f7fe ffac 	bl	8008c1a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8009d38 <USBD_SetConfig+0x150>)
 8009cc4:	781b      	ldrb	r3, [r3, #0]
 8009cc6:	461a      	mov	r2, r3
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8009d38 <USBD_SetConfig+0x150>)
 8009cce:	781b      	ldrb	r3, [r3, #0]
 8009cd0:	4619      	mov	r1, r3
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f7fe ff85 	bl	8008be2 <USBD_SetClassConfig>
 8009cd8:	4603      	mov	r3, r0
 8009cda:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009cdc:	7bfb      	ldrb	r3, [r7, #15]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d00f      	beq.n	8009d02 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009ce2:	6839      	ldr	r1, [r7, #0]
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f000 f918 	bl	8009f1a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	685b      	ldr	r3, [r3, #4]
 8009cee:	b2db      	uxtb	r3, r3
 8009cf0:	4619      	mov	r1, r3
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f7fe ff91 	bl	8008c1a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2202      	movs	r2, #2
 8009cfc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009d00:	e014      	b.n	8009d2c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f000 f9e7 	bl	800a0d6 <USBD_CtlSendStatus>
      break;
 8009d08:	e010      	b.n	8009d2c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009d0a:	6878      	ldr	r0, [r7, #4]
 8009d0c:	f000 f9e3 	bl	800a0d6 <USBD_CtlSendStatus>
      break;
 8009d10:	e00c      	b.n	8009d2c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009d12:	6839      	ldr	r1, [r7, #0]
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 f900 	bl	8009f1a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009d1a:	4b07      	ldr	r3, [pc, #28]	@ (8009d38 <USBD_SetConfig+0x150>)
 8009d1c:	781b      	ldrb	r3, [r3, #0]
 8009d1e:	4619      	mov	r1, r3
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	f7fe ff7a 	bl	8008c1a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009d26:	2303      	movs	r3, #3
 8009d28:	73fb      	strb	r3, [r7, #15]
      break;
 8009d2a:	bf00      	nop
  }

  return ret;
 8009d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d2e:	4618      	mov	r0, r3
 8009d30:	3710      	adds	r7, #16
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}
 8009d36:	bf00      	nop
 8009d38:	20000428 	.word	0x20000428

08009d3c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b082      	sub	sp, #8
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
 8009d44:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	88db      	ldrh	r3, [r3, #6]
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d004      	beq.n	8009d58 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009d4e:	6839      	ldr	r1, [r7, #0]
 8009d50:	6878      	ldr	r0, [r7, #4]
 8009d52:	f000 f8e2 	bl	8009f1a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009d56:	e023      	b.n	8009da0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d5e:	b2db      	uxtb	r3, r3
 8009d60:	2b02      	cmp	r3, #2
 8009d62:	dc02      	bgt.n	8009d6a <USBD_GetConfig+0x2e>
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	dc03      	bgt.n	8009d70 <USBD_GetConfig+0x34>
 8009d68:	e015      	b.n	8009d96 <USBD_GetConfig+0x5a>
 8009d6a:	2b03      	cmp	r3, #3
 8009d6c:	d00b      	beq.n	8009d86 <USBD_GetConfig+0x4a>
 8009d6e:	e012      	b.n	8009d96 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	2200      	movs	r2, #0
 8009d74:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	3308      	adds	r3, #8
 8009d7a:	2201      	movs	r2, #1
 8009d7c:	4619      	mov	r1, r3
 8009d7e:	6878      	ldr	r0, [r7, #4]
 8009d80:	f000 f948 	bl	800a014 <USBD_CtlSendData>
        break;
 8009d84:	e00c      	b.n	8009da0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	3304      	adds	r3, #4
 8009d8a:	2201      	movs	r2, #1
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 f940 	bl	800a014 <USBD_CtlSendData>
        break;
 8009d94:	e004      	b.n	8009da0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009d96:	6839      	ldr	r1, [r7, #0]
 8009d98:	6878      	ldr	r0, [r7, #4]
 8009d9a:	f000 f8be 	bl	8009f1a <USBD_CtlError>
        break;
 8009d9e:	bf00      	nop
}
 8009da0:	bf00      	nop
 8009da2:	3708      	adds	r7, #8
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}

08009da8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b082      	sub	sp, #8
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
 8009db0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009db8:	b2db      	uxtb	r3, r3
 8009dba:	3b01      	subs	r3, #1
 8009dbc:	2b02      	cmp	r3, #2
 8009dbe:	d81e      	bhi.n	8009dfe <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	88db      	ldrh	r3, [r3, #6]
 8009dc4:	2b02      	cmp	r3, #2
 8009dc6:	d004      	beq.n	8009dd2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009dc8:	6839      	ldr	r1, [r7, #0]
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f000 f8a5 	bl	8009f1a <USBD_CtlError>
        break;
 8009dd0:	e01a      	b.n	8009e08 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2201      	movs	r2, #1
 8009dd6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d005      	beq.n	8009dee <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	68db      	ldr	r3, [r3, #12]
 8009de6:	f043 0202 	orr.w	r2, r3, #2
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	330c      	adds	r3, #12
 8009df2:	2202      	movs	r2, #2
 8009df4:	4619      	mov	r1, r3
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f000 f90c 	bl	800a014 <USBD_CtlSendData>
      break;
 8009dfc:	e004      	b.n	8009e08 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009dfe:	6839      	ldr	r1, [r7, #0]
 8009e00:	6878      	ldr	r0, [r7, #4]
 8009e02:	f000 f88a 	bl	8009f1a <USBD_CtlError>
      break;
 8009e06:	bf00      	nop
  }
}
 8009e08:	bf00      	nop
 8009e0a:	3708      	adds	r7, #8
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	bd80      	pop	{r7, pc}

08009e10 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b082      	sub	sp, #8
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
 8009e18:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	885b      	ldrh	r3, [r3, #2]
 8009e1e:	2b01      	cmp	r3, #1
 8009e20:	d107      	bne.n	8009e32 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2201      	movs	r2, #1
 8009e26:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f000 f953 	bl	800a0d6 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009e30:	e013      	b.n	8009e5a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	885b      	ldrh	r3, [r3, #2]
 8009e36:	2b02      	cmp	r3, #2
 8009e38:	d10b      	bne.n	8009e52 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	889b      	ldrh	r3, [r3, #4]
 8009e3e:	0a1b      	lsrs	r3, r3, #8
 8009e40:	b29b      	uxth	r3, r3
 8009e42:	b2da      	uxtb	r2, r3
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009e4a:	6878      	ldr	r0, [r7, #4]
 8009e4c:	f000 f943 	bl	800a0d6 <USBD_CtlSendStatus>
}
 8009e50:	e003      	b.n	8009e5a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009e52:	6839      	ldr	r1, [r7, #0]
 8009e54:	6878      	ldr	r0, [r7, #4]
 8009e56:	f000 f860 	bl	8009f1a <USBD_CtlError>
}
 8009e5a:	bf00      	nop
 8009e5c:	3708      	adds	r7, #8
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}

08009e62 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e62:	b580      	push	{r7, lr}
 8009e64:	b082      	sub	sp, #8
 8009e66:	af00      	add	r7, sp, #0
 8009e68:	6078      	str	r0, [r7, #4]
 8009e6a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e72:	b2db      	uxtb	r3, r3
 8009e74:	3b01      	subs	r3, #1
 8009e76:	2b02      	cmp	r3, #2
 8009e78:	d80b      	bhi.n	8009e92 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	885b      	ldrh	r3, [r3, #2]
 8009e7e:	2b01      	cmp	r3, #1
 8009e80:	d10c      	bne.n	8009e9c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2200      	movs	r2, #0
 8009e86:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f000 f923 	bl	800a0d6 <USBD_CtlSendStatus>
      }
      break;
 8009e90:	e004      	b.n	8009e9c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009e92:	6839      	ldr	r1, [r7, #0]
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	f000 f840 	bl	8009f1a <USBD_CtlError>
      break;
 8009e9a:	e000      	b.n	8009e9e <USBD_ClrFeature+0x3c>
      break;
 8009e9c:	bf00      	nop
  }
}
 8009e9e:	bf00      	nop
 8009ea0:	3708      	adds	r7, #8
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bd80      	pop	{r7, pc}

08009ea6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009ea6:	b580      	push	{r7, lr}
 8009ea8:	b084      	sub	sp, #16
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	6078      	str	r0, [r7, #4]
 8009eae:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	781a      	ldrb	r2, [r3, #0]
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	781a      	ldrb	r2, [r3, #0]
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	3301      	adds	r3, #1
 8009ece:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009ed0:	68f8      	ldr	r0, [r7, #12]
 8009ed2:	f7ff fa3f 	bl	8009354 <SWAPBYTE>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	461a      	mov	r2, r3
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	3301      	adds	r3, #1
 8009ee2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009eea:	68f8      	ldr	r0, [r7, #12]
 8009eec:	f7ff fa32 	bl	8009354 <SWAPBYTE>
 8009ef0:	4603      	mov	r3, r0
 8009ef2:	461a      	mov	r2, r3
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	3301      	adds	r3, #1
 8009efc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	3301      	adds	r3, #1
 8009f02:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009f04:	68f8      	ldr	r0, [r7, #12]
 8009f06:	f7ff fa25 	bl	8009354 <SWAPBYTE>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	461a      	mov	r2, r3
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	80da      	strh	r2, [r3, #6]
}
 8009f12:	bf00      	nop
 8009f14:	3710      	adds	r7, #16
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}

08009f1a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f1a:	b580      	push	{r7, lr}
 8009f1c:	b082      	sub	sp, #8
 8009f1e:	af00      	add	r7, sp, #0
 8009f20:	6078      	str	r0, [r7, #4]
 8009f22:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009f24:	2180      	movs	r1, #128	@ 0x80
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f000 fcf4 	bl	800a914 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009f2c:	2100      	movs	r1, #0
 8009f2e:	6878      	ldr	r0, [r7, #4]
 8009f30:	f000 fcf0 	bl	800a914 <USBD_LL_StallEP>
}
 8009f34:	bf00      	nop
 8009f36:	3708      	adds	r7, #8
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	bd80      	pop	{r7, pc}

08009f3c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b086      	sub	sp, #24
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	60f8      	str	r0, [r7, #12]
 8009f44:	60b9      	str	r1, [r7, #8]
 8009f46:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009f48:	2300      	movs	r3, #0
 8009f4a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d042      	beq.n	8009fd8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009f56:	6938      	ldr	r0, [r7, #16]
 8009f58:	f000 f842 	bl	8009fe0 <USBD_GetLen>
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	3301      	adds	r3, #1
 8009f60:	005b      	lsls	r3, r3, #1
 8009f62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f66:	d808      	bhi.n	8009f7a <USBD_GetString+0x3e>
 8009f68:	6938      	ldr	r0, [r7, #16]
 8009f6a:	f000 f839 	bl	8009fe0 <USBD_GetLen>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	3301      	adds	r3, #1
 8009f72:	b29b      	uxth	r3, r3
 8009f74:	005b      	lsls	r3, r3, #1
 8009f76:	b29a      	uxth	r2, r3
 8009f78:	e001      	b.n	8009f7e <USBD_GetString+0x42>
 8009f7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009f82:	7dfb      	ldrb	r3, [r7, #23]
 8009f84:	68ba      	ldr	r2, [r7, #8]
 8009f86:	4413      	add	r3, r2
 8009f88:	687a      	ldr	r2, [r7, #4]
 8009f8a:	7812      	ldrb	r2, [r2, #0]
 8009f8c:	701a      	strb	r2, [r3, #0]
  idx++;
 8009f8e:	7dfb      	ldrb	r3, [r7, #23]
 8009f90:	3301      	adds	r3, #1
 8009f92:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009f94:	7dfb      	ldrb	r3, [r7, #23]
 8009f96:	68ba      	ldr	r2, [r7, #8]
 8009f98:	4413      	add	r3, r2
 8009f9a:	2203      	movs	r2, #3
 8009f9c:	701a      	strb	r2, [r3, #0]
  idx++;
 8009f9e:	7dfb      	ldrb	r3, [r7, #23]
 8009fa0:	3301      	adds	r3, #1
 8009fa2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009fa4:	e013      	b.n	8009fce <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009fa6:	7dfb      	ldrb	r3, [r7, #23]
 8009fa8:	68ba      	ldr	r2, [r7, #8]
 8009faa:	4413      	add	r3, r2
 8009fac:	693a      	ldr	r2, [r7, #16]
 8009fae:	7812      	ldrb	r2, [r2, #0]
 8009fb0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009fb2:	693b      	ldr	r3, [r7, #16]
 8009fb4:	3301      	adds	r3, #1
 8009fb6:	613b      	str	r3, [r7, #16]
    idx++;
 8009fb8:	7dfb      	ldrb	r3, [r7, #23]
 8009fba:	3301      	adds	r3, #1
 8009fbc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009fbe:	7dfb      	ldrb	r3, [r7, #23]
 8009fc0:	68ba      	ldr	r2, [r7, #8]
 8009fc2:	4413      	add	r3, r2
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	701a      	strb	r2, [r3, #0]
    idx++;
 8009fc8:	7dfb      	ldrb	r3, [r7, #23]
 8009fca:	3301      	adds	r3, #1
 8009fcc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009fce:	693b      	ldr	r3, [r7, #16]
 8009fd0:	781b      	ldrb	r3, [r3, #0]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d1e7      	bne.n	8009fa6 <USBD_GetString+0x6a>
 8009fd6:	e000      	b.n	8009fda <USBD_GetString+0x9e>
    return;
 8009fd8:	bf00      	nop
  }
}
 8009fda:	3718      	adds	r7, #24
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bd80      	pop	{r7, pc}

08009fe0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009fe0:	b480      	push	{r7}
 8009fe2:	b085      	sub	sp, #20
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009ff0:	e005      	b.n	8009ffe <USBD_GetLen+0x1e>
  {
    len++;
 8009ff2:	7bfb      	ldrb	r3, [r7, #15]
 8009ff4:	3301      	adds	r3, #1
 8009ff6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009ff8:	68bb      	ldr	r3, [r7, #8]
 8009ffa:	3301      	adds	r3, #1
 8009ffc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	781b      	ldrb	r3, [r3, #0]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d1f5      	bne.n	8009ff2 <USBD_GetLen+0x12>
  }

  return len;
 800a006:	7bfb      	ldrb	r3, [r7, #15]
}
 800a008:	4618      	mov	r0, r3
 800a00a:	3714      	adds	r7, #20
 800a00c:	46bd      	mov	sp, r7
 800a00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a012:	4770      	bx	lr

0800a014 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b084      	sub	sp, #16
 800a018:	af00      	add	r7, sp, #0
 800a01a:	60f8      	str	r0, [r7, #12]
 800a01c:	60b9      	str	r1, [r7, #8]
 800a01e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	2202      	movs	r2, #2
 800a024:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	687a      	ldr	r2, [r7, #4]
 800a02c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	68ba      	ldr	r2, [r7, #8]
 800a032:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	687a      	ldr	r2, [r7, #4]
 800a038:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	68ba      	ldr	r2, [r7, #8]
 800a03e:	2100      	movs	r1, #0
 800a040:	68f8      	ldr	r0, [r7, #12]
 800a042:	f000 fcf0 	bl	800aa26 <USBD_LL_Transmit>

  return USBD_OK;
 800a046:	2300      	movs	r3, #0
}
 800a048:	4618      	mov	r0, r3
 800a04a:	3710      	adds	r7, #16
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b084      	sub	sp, #16
 800a054:	af00      	add	r7, sp, #0
 800a056:	60f8      	str	r0, [r7, #12]
 800a058:	60b9      	str	r1, [r7, #8]
 800a05a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	68ba      	ldr	r2, [r7, #8]
 800a060:	2100      	movs	r1, #0
 800a062:	68f8      	ldr	r0, [r7, #12]
 800a064:	f000 fcdf 	bl	800aa26 <USBD_LL_Transmit>

  return USBD_OK;
 800a068:	2300      	movs	r3, #0
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	3710      	adds	r7, #16
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}

0800a072 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a072:	b580      	push	{r7, lr}
 800a074:	b084      	sub	sp, #16
 800a076:	af00      	add	r7, sp, #0
 800a078:	60f8      	str	r0, [r7, #12]
 800a07a:	60b9      	str	r1, [r7, #8]
 800a07c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	2203      	movs	r2, #3
 800a082:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	687a      	ldr	r2, [r7, #4]
 800a08a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	68ba      	ldr	r2, [r7, #8]
 800a092:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	687a      	ldr	r2, [r7, #4]
 800a09a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	68ba      	ldr	r2, [r7, #8]
 800a0a2:	2100      	movs	r1, #0
 800a0a4:	68f8      	ldr	r0, [r7, #12]
 800a0a6:	f000 fcdf 	bl	800aa68 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a0aa:	2300      	movs	r3, #0
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	3710      	adds	r7, #16
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd80      	pop	{r7, pc}

0800a0b4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b084      	sub	sp, #16
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	60f8      	str	r0, [r7, #12]
 800a0bc:	60b9      	str	r1, [r7, #8]
 800a0be:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	68ba      	ldr	r2, [r7, #8]
 800a0c4:	2100      	movs	r1, #0
 800a0c6:	68f8      	ldr	r0, [r7, #12]
 800a0c8:	f000 fcce 	bl	800aa68 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a0cc:	2300      	movs	r3, #0
}
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	3710      	adds	r7, #16
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bd80      	pop	{r7, pc}

0800a0d6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a0d6:	b580      	push	{r7, lr}
 800a0d8:	b082      	sub	sp, #8
 800a0da:	af00      	add	r7, sp, #0
 800a0dc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	2204      	movs	r2, #4
 800a0e2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	2100      	movs	r1, #0
 800a0ec:	6878      	ldr	r0, [r7, #4]
 800a0ee:	f000 fc9a 	bl	800aa26 <USBD_LL_Transmit>

  return USBD_OK;
 800a0f2:	2300      	movs	r3, #0
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	3708      	adds	r7, #8
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}

0800a0fc <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b082      	sub	sp, #8
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2205      	movs	r2, #5
 800a108:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a10c:	2300      	movs	r3, #0
 800a10e:	2200      	movs	r2, #0
 800a110:	2100      	movs	r1, #0
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f000 fca8 	bl	800aa68 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a118:	2300      	movs	r3, #0
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	3708      	adds	r7, #8
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}
	...

0800a124 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a128:	2200      	movs	r2, #0
 800a12a:	4912      	ldr	r1, [pc, #72]	@ (800a174 <MX_USB_DEVICE_Init+0x50>)
 800a12c:	4812      	ldr	r0, [pc, #72]	@ (800a178 <MX_USB_DEVICE_Init+0x54>)
 800a12e:	f7fe fcdb 	bl	8008ae8 <USBD_Init>
 800a132:	4603      	mov	r3, r0
 800a134:	2b00      	cmp	r3, #0
 800a136:	d001      	beq.n	800a13c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a138:	f7f7 f8ca 	bl	80012d0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a13c:	490f      	ldr	r1, [pc, #60]	@ (800a17c <MX_USB_DEVICE_Init+0x58>)
 800a13e:	480e      	ldr	r0, [pc, #56]	@ (800a178 <MX_USB_DEVICE_Init+0x54>)
 800a140:	f7fe fd02 	bl	8008b48 <USBD_RegisterClass>
 800a144:	4603      	mov	r3, r0
 800a146:	2b00      	cmp	r3, #0
 800a148:	d001      	beq.n	800a14e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a14a:	f7f7 f8c1 	bl	80012d0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a14e:	490c      	ldr	r1, [pc, #48]	@ (800a180 <MX_USB_DEVICE_Init+0x5c>)
 800a150:	4809      	ldr	r0, [pc, #36]	@ (800a178 <MX_USB_DEVICE_Init+0x54>)
 800a152:	f7fe fbf9 	bl	8008948 <USBD_CDC_RegisterInterface>
 800a156:	4603      	mov	r3, r0
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d001      	beq.n	800a160 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a15c:	f7f7 f8b8 	bl	80012d0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a160:	4805      	ldr	r0, [pc, #20]	@ (800a178 <MX_USB_DEVICE_Init+0x54>)
 800a162:	f7fe fd27 	bl	8008bb4 <USBD_Start>
 800a166:	4603      	mov	r3, r0
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d001      	beq.n	800a170 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a16c:	f7f7 f8b0 	bl	80012d0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a170:	bf00      	nop
 800a172:	bd80      	pop	{r7, pc}
 800a174:	200000ac 	.word	0x200000ac
 800a178:	2000042c 	.word	0x2000042c
 800a17c:	20000018 	.word	0x20000018
 800a180:	20000098 	.word	0x20000098

0800a184 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a188:	2200      	movs	r2, #0
 800a18a:	4905      	ldr	r1, [pc, #20]	@ (800a1a0 <CDC_Init_FS+0x1c>)
 800a18c:	4805      	ldr	r0, [pc, #20]	@ (800a1a4 <CDC_Init_FS+0x20>)
 800a18e:	f7fe fbf5 	bl	800897c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a192:	4905      	ldr	r1, [pc, #20]	@ (800a1a8 <CDC_Init_FS+0x24>)
 800a194:	4803      	ldr	r0, [pc, #12]	@ (800a1a4 <CDC_Init_FS+0x20>)
 800a196:	f7fe fc13 	bl	80089c0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a19a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a19c:	4618      	mov	r0, r3
 800a19e:	bd80      	pop	{r7, pc}
 800a1a0:	20000f08 	.word	0x20000f08
 800a1a4:	2000042c 	.word	0x2000042c
 800a1a8:	20000708 	.word	0x20000708

0800a1ac <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a1b0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ba:	4770      	bx	lr

0800a1bc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a1bc:	b480      	push	{r7}
 800a1be:	b083      	sub	sp, #12
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	6039      	str	r1, [r7, #0]
 800a1c6:	71fb      	strb	r3, [r7, #7]
 800a1c8:	4613      	mov	r3, r2
 800a1ca:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a1cc:	79fb      	ldrb	r3, [r7, #7]
 800a1ce:	2b23      	cmp	r3, #35	@ 0x23
 800a1d0:	d84a      	bhi.n	800a268 <CDC_Control_FS+0xac>
 800a1d2:	a201      	add	r2, pc, #4	@ (adr r2, 800a1d8 <CDC_Control_FS+0x1c>)
 800a1d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1d8:	0800a269 	.word	0x0800a269
 800a1dc:	0800a269 	.word	0x0800a269
 800a1e0:	0800a269 	.word	0x0800a269
 800a1e4:	0800a269 	.word	0x0800a269
 800a1e8:	0800a269 	.word	0x0800a269
 800a1ec:	0800a269 	.word	0x0800a269
 800a1f0:	0800a269 	.word	0x0800a269
 800a1f4:	0800a269 	.word	0x0800a269
 800a1f8:	0800a269 	.word	0x0800a269
 800a1fc:	0800a269 	.word	0x0800a269
 800a200:	0800a269 	.word	0x0800a269
 800a204:	0800a269 	.word	0x0800a269
 800a208:	0800a269 	.word	0x0800a269
 800a20c:	0800a269 	.word	0x0800a269
 800a210:	0800a269 	.word	0x0800a269
 800a214:	0800a269 	.word	0x0800a269
 800a218:	0800a269 	.word	0x0800a269
 800a21c:	0800a269 	.word	0x0800a269
 800a220:	0800a269 	.word	0x0800a269
 800a224:	0800a269 	.word	0x0800a269
 800a228:	0800a269 	.word	0x0800a269
 800a22c:	0800a269 	.word	0x0800a269
 800a230:	0800a269 	.word	0x0800a269
 800a234:	0800a269 	.word	0x0800a269
 800a238:	0800a269 	.word	0x0800a269
 800a23c:	0800a269 	.word	0x0800a269
 800a240:	0800a269 	.word	0x0800a269
 800a244:	0800a269 	.word	0x0800a269
 800a248:	0800a269 	.word	0x0800a269
 800a24c:	0800a269 	.word	0x0800a269
 800a250:	0800a269 	.word	0x0800a269
 800a254:	0800a269 	.word	0x0800a269
 800a258:	0800a269 	.word	0x0800a269
 800a25c:	0800a269 	.word	0x0800a269
 800a260:	0800a269 	.word	0x0800a269
 800a264:	0800a269 	.word	0x0800a269
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a268:	bf00      	nop
  }

  return (USBD_OK);
 800a26a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a26c:	4618      	mov	r0, r3
 800a26e:	370c      	adds	r7, #12
 800a270:	46bd      	mov	sp, r7
 800a272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a276:	4770      	bx	lr

0800a278 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b082      	sub	sp, #8
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
 800a280:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a282:	6879      	ldr	r1, [r7, #4]
 800a284:	4805      	ldr	r0, [pc, #20]	@ (800a29c <CDC_Receive_FS+0x24>)
 800a286:	f7fe fb9b 	bl	80089c0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a28a:	4804      	ldr	r0, [pc, #16]	@ (800a29c <CDC_Receive_FS+0x24>)
 800a28c:	f7fe fbf6 	bl	8008a7c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a290:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a292:	4618      	mov	r0, r3
 800a294:	3708      	adds	r7, #8
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}
 800a29a:	bf00      	nop
 800a29c:	2000042c 	.word	0x2000042c

0800a2a0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b084      	sub	sp, #16
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
 800a2a8:	460b      	mov	r3, r1
 800a2aa:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a2b0:	4b0d      	ldr	r3, [pc, #52]	@ (800a2e8 <CDC_Transmit_FS+0x48>)
 800a2b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a2b6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d001      	beq.n	800a2c6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	e00b      	b.n	800a2de <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a2c6:	887b      	ldrh	r3, [r7, #2]
 800a2c8:	461a      	mov	r2, r3
 800a2ca:	6879      	ldr	r1, [r7, #4]
 800a2cc:	4806      	ldr	r0, [pc, #24]	@ (800a2e8 <CDC_Transmit_FS+0x48>)
 800a2ce:	f7fe fb55 	bl	800897c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a2d2:	4805      	ldr	r0, [pc, #20]	@ (800a2e8 <CDC_Transmit_FS+0x48>)
 800a2d4:	f7fe fb92 	bl	80089fc <USBD_CDC_TransmitPacket>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a2dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3710      	adds	r7, #16
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	2000042c 	.word	0x2000042c

0800a2ec <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	b087      	sub	sp, #28
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	60f8      	str	r0, [r7, #12]
 800a2f4:	60b9      	str	r1, [r7, #8]
 800a2f6:	4613      	mov	r3, r2
 800a2f8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a2fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a302:	4618      	mov	r0, r3
 800a304:	371c      	adds	r7, #28
 800a306:	46bd      	mov	sp, r7
 800a308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30c:	4770      	bx	lr
	...

0800a310 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a310:	b480      	push	{r7}
 800a312:	b083      	sub	sp, #12
 800a314:	af00      	add	r7, sp, #0
 800a316:	4603      	mov	r3, r0
 800a318:	6039      	str	r1, [r7, #0]
 800a31a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	2212      	movs	r2, #18
 800a320:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a322:	4b03      	ldr	r3, [pc, #12]	@ (800a330 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a324:	4618      	mov	r0, r3
 800a326:	370c      	adds	r7, #12
 800a328:	46bd      	mov	sp, r7
 800a32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32e:	4770      	bx	lr
 800a330:	200000c8 	.word	0x200000c8

0800a334 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a334:	b480      	push	{r7}
 800a336:	b083      	sub	sp, #12
 800a338:	af00      	add	r7, sp, #0
 800a33a:	4603      	mov	r3, r0
 800a33c:	6039      	str	r1, [r7, #0]
 800a33e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	2204      	movs	r2, #4
 800a344:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a346:	4b03      	ldr	r3, [pc, #12]	@ (800a354 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a348:	4618      	mov	r0, r3
 800a34a:	370c      	adds	r7, #12
 800a34c:	46bd      	mov	sp, r7
 800a34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a352:	4770      	bx	lr
 800a354:	200000dc 	.word	0x200000dc

0800a358 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b082      	sub	sp, #8
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	4603      	mov	r3, r0
 800a360:	6039      	str	r1, [r7, #0]
 800a362:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a364:	79fb      	ldrb	r3, [r7, #7]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d105      	bne.n	800a376 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a36a:	683a      	ldr	r2, [r7, #0]
 800a36c:	4907      	ldr	r1, [pc, #28]	@ (800a38c <USBD_FS_ProductStrDescriptor+0x34>)
 800a36e:	4808      	ldr	r0, [pc, #32]	@ (800a390 <USBD_FS_ProductStrDescriptor+0x38>)
 800a370:	f7ff fde4 	bl	8009f3c <USBD_GetString>
 800a374:	e004      	b.n	800a380 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a376:	683a      	ldr	r2, [r7, #0]
 800a378:	4904      	ldr	r1, [pc, #16]	@ (800a38c <USBD_FS_ProductStrDescriptor+0x34>)
 800a37a:	4805      	ldr	r0, [pc, #20]	@ (800a390 <USBD_FS_ProductStrDescriptor+0x38>)
 800a37c:	f7ff fdde 	bl	8009f3c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a380:	4b02      	ldr	r3, [pc, #8]	@ (800a38c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a382:	4618      	mov	r0, r3
 800a384:	3708      	adds	r7, #8
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}
 800a38a:	bf00      	nop
 800a38c:	20001708 	.word	0x20001708
 800a390:	0800b6e4 	.word	0x0800b6e4

0800a394 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b082      	sub	sp, #8
 800a398:	af00      	add	r7, sp, #0
 800a39a:	4603      	mov	r3, r0
 800a39c:	6039      	str	r1, [r7, #0]
 800a39e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a3a0:	683a      	ldr	r2, [r7, #0]
 800a3a2:	4904      	ldr	r1, [pc, #16]	@ (800a3b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a3a4:	4804      	ldr	r0, [pc, #16]	@ (800a3b8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a3a6:	f7ff fdc9 	bl	8009f3c <USBD_GetString>
  return USBD_StrDesc;
 800a3aa:	4b02      	ldr	r3, [pc, #8]	@ (800a3b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	3708      	adds	r7, #8
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	bd80      	pop	{r7, pc}
 800a3b4:	20001708 	.word	0x20001708
 800a3b8:	0800b6fc 	.word	0x0800b6fc

0800a3bc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b082      	sub	sp, #8
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	6039      	str	r1, [r7, #0]
 800a3c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	221a      	movs	r2, #26
 800a3cc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a3ce:	f000 f843 	bl	800a458 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a3d2:	4b02      	ldr	r3, [pc, #8]	@ (800a3dc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	3708      	adds	r7, #8
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bd80      	pop	{r7, pc}
 800a3dc:	200000e0 	.word	0x200000e0

0800a3e0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b082      	sub	sp, #8
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	6039      	str	r1, [r7, #0]
 800a3ea:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a3ec:	79fb      	ldrb	r3, [r7, #7]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d105      	bne.n	800a3fe <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a3f2:	683a      	ldr	r2, [r7, #0]
 800a3f4:	4907      	ldr	r1, [pc, #28]	@ (800a414 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a3f6:	4808      	ldr	r0, [pc, #32]	@ (800a418 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a3f8:	f7ff fda0 	bl	8009f3c <USBD_GetString>
 800a3fc:	e004      	b.n	800a408 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a3fe:	683a      	ldr	r2, [r7, #0]
 800a400:	4904      	ldr	r1, [pc, #16]	@ (800a414 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a402:	4805      	ldr	r0, [pc, #20]	@ (800a418 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a404:	f7ff fd9a 	bl	8009f3c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a408:	4b02      	ldr	r3, [pc, #8]	@ (800a414 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a40a:	4618      	mov	r0, r3
 800a40c:	3708      	adds	r7, #8
 800a40e:	46bd      	mov	sp, r7
 800a410:	bd80      	pop	{r7, pc}
 800a412:	bf00      	nop
 800a414:	20001708 	.word	0x20001708
 800a418:	0800b710 	.word	0x0800b710

0800a41c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b082      	sub	sp, #8
 800a420:	af00      	add	r7, sp, #0
 800a422:	4603      	mov	r3, r0
 800a424:	6039      	str	r1, [r7, #0]
 800a426:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a428:	79fb      	ldrb	r3, [r7, #7]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d105      	bne.n	800a43a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a42e:	683a      	ldr	r2, [r7, #0]
 800a430:	4907      	ldr	r1, [pc, #28]	@ (800a450 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a432:	4808      	ldr	r0, [pc, #32]	@ (800a454 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a434:	f7ff fd82 	bl	8009f3c <USBD_GetString>
 800a438:	e004      	b.n	800a444 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a43a:	683a      	ldr	r2, [r7, #0]
 800a43c:	4904      	ldr	r1, [pc, #16]	@ (800a450 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a43e:	4805      	ldr	r0, [pc, #20]	@ (800a454 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a440:	f7ff fd7c 	bl	8009f3c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a444:	4b02      	ldr	r3, [pc, #8]	@ (800a450 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a446:	4618      	mov	r0, r3
 800a448:	3708      	adds	r7, #8
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bd80      	pop	{r7, pc}
 800a44e:	bf00      	nop
 800a450:	20001708 	.word	0x20001708
 800a454:	0800b71c 	.word	0x0800b71c

0800a458 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b084      	sub	sp, #16
 800a45c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a45e:	4b0f      	ldr	r3, [pc, #60]	@ (800a49c <Get_SerialNum+0x44>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a464:	4b0e      	ldr	r3, [pc, #56]	@ (800a4a0 <Get_SerialNum+0x48>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a46a:	4b0e      	ldr	r3, [pc, #56]	@ (800a4a4 <Get_SerialNum+0x4c>)
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a470:	68fa      	ldr	r2, [r7, #12]
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	4413      	add	r3, r2
 800a476:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d009      	beq.n	800a492 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a47e:	2208      	movs	r2, #8
 800a480:	4909      	ldr	r1, [pc, #36]	@ (800a4a8 <Get_SerialNum+0x50>)
 800a482:	68f8      	ldr	r0, [r7, #12]
 800a484:	f000 f814 	bl	800a4b0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a488:	2204      	movs	r2, #4
 800a48a:	4908      	ldr	r1, [pc, #32]	@ (800a4ac <Get_SerialNum+0x54>)
 800a48c:	68b8      	ldr	r0, [r7, #8]
 800a48e:	f000 f80f 	bl	800a4b0 <IntToUnicode>
  }
}
 800a492:	bf00      	nop
 800a494:	3710      	adds	r7, #16
 800a496:	46bd      	mov	sp, r7
 800a498:	bd80      	pop	{r7, pc}
 800a49a:	bf00      	nop
 800a49c:	1fff7a10 	.word	0x1fff7a10
 800a4a0:	1fff7a14 	.word	0x1fff7a14
 800a4a4:	1fff7a18 	.word	0x1fff7a18
 800a4a8:	200000e2 	.word	0x200000e2
 800a4ac:	200000f2 	.word	0x200000f2

0800a4b0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a4b0:	b480      	push	{r7}
 800a4b2:	b087      	sub	sp, #28
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	60f8      	str	r0, [r7, #12]
 800a4b8:	60b9      	str	r1, [r7, #8]
 800a4ba:	4613      	mov	r3, r2
 800a4bc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	75fb      	strb	r3, [r7, #23]
 800a4c6:	e027      	b.n	800a518 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	0f1b      	lsrs	r3, r3, #28
 800a4cc:	2b09      	cmp	r3, #9
 800a4ce:	d80b      	bhi.n	800a4e8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	0f1b      	lsrs	r3, r3, #28
 800a4d4:	b2da      	uxtb	r2, r3
 800a4d6:	7dfb      	ldrb	r3, [r7, #23]
 800a4d8:	005b      	lsls	r3, r3, #1
 800a4da:	4619      	mov	r1, r3
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	440b      	add	r3, r1
 800a4e0:	3230      	adds	r2, #48	@ 0x30
 800a4e2:	b2d2      	uxtb	r2, r2
 800a4e4:	701a      	strb	r2, [r3, #0]
 800a4e6:	e00a      	b.n	800a4fe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	0f1b      	lsrs	r3, r3, #28
 800a4ec:	b2da      	uxtb	r2, r3
 800a4ee:	7dfb      	ldrb	r3, [r7, #23]
 800a4f0:	005b      	lsls	r3, r3, #1
 800a4f2:	4619      	mov	r1, r3
 800a4f4:	68bb      	ldr	r3, [r7, #8]
 800a4f6:	440b      	add	r3, r1
 800a4f8:	3237      	adds	r2, #55	@ 0x37
 800a4fa:	b2d2      	uxtb	r2, r2
 800a4fc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	011b      	lsls	r3, r3, #4
 800a502:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a504:	7dfb      	ldrb	r3, [r7, #23]
 800a506:	005b      	lsls	r3, r3, #1
 800a508:	3301      	adds	r3, #1
 800a50a:	68ba      	ldr	r2, [r7, #8]
 800a50c:	4413      	add	r3, r2
 800a50e:	2200      	movs	r2, #0
 800a510:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a512:	7dfb      	ldrb	r3, [r7, #23]
 800a514:	3301      	adds	r3, #1
 800a516:	75fb      	strb	r3, [r7, #23]
 800a518:	7dfa      	ldrb	r2, [r7, #23]
 800a51a:	79fb      	ldrb	r3, [r7, #7]
 800a51c:	429a      	cmp	r2, r3
 800a51e:	d3d3      	bcc.n	800a4c8 <IntToUnicode+0x18>
  }
}
 800a520:	bf00      	nop
 800a522:	bf00      	nop
 800a524:	371c      	adds	r7, #28
 800a526:	46bd      	mov	sp, r7
 800a528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52c:	4770      	bx	lr
	...

0800a530 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b08a      	sub	sp, #40	@ 0x28
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a538:	f107 0314 	add.w	r3, r7, #20
 800a53c:	2200      	movs	r2, #0
 800a53e:	601a      	str	r2, [r3, #0]
 800a540:	605a      	str	r2, [r3, #4]
 800a542:	609a      	str	r2, [r3, #8]
 800a544:	60da      	str	r2, [r3, #12]
 800a546:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a550:	d13a      	bne.n	800a5c8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a552:	2300      	movs	r3, #0
 800a554:	613b      	str	r3, [r7, #16]
 800a556:	4b1e      	ldr	r3, [pc, #120]	@ (800a5d0 <HAL_PCD_MspInit+0xa0>)
 800a558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a55a:	4a1d      	ldr	r2, [pc, #116]	@ (800a5d0 <HAL_PCD_MspInit+0xa0>)
 800a55c:	f043 0301 	orr.w	r3, r3, #1
 800a560:	6313      	str	r3, [r2, #48]	@ 0x30
 800a562:	4b1b      	ldr	r3, [pc, #108]	@ (800a5d0 <HAL_PCD_MspInit+0xa0>)
 800a564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a566:	f003 0301 	and.w	r3, r3, #1
 800a56a:	613b      	str	r3, [r7, #16]
 800a56c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a56e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a572:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a574:	2302      	movs	r3, #2
 800a576:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a578:	2300      	movs	r3, #0
 800a57a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a57c:	2300      	movs	r3, #0
 800a57e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a580:	230a      	movs	r3, #10
 800a582:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a584:	f107 0314 	add.w	r3, r7, #20
 800a588:	4619      	mov	r1, r3
 800a58a:	4812      	ldr	r0, [pc, #72]	@ (800a5d4 <HAL_PCD_MspInit+0xa4>)
 800a58c:	f7f7 fe68 	bl	8002260 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a590:	4b0f      	ldr	r3, [pc, #60]	@ (800a5d0 <HAL_PCD_MspInit+0xa0>)
 800a592:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a594:	4a0e      	ldr	r2, [pc, #56]	@ (800a5d0 <HAL_PCD_MspInit+0xa0>)
 800a596:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a59a:	6353      	str	r3, [r2, #52]	@ 0x34
 800a59c:	2300      	movs	r3, #0
 800a59e:	60fb      	str	r3, [r7, #12]
 800a5a0:	4b0b      	ldr	r3, [pc, #44]	@ (800a5d0 <HAL_PCD_MspInit+0xa0>)
 800a5a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5a4:	4a0a      	ldr	r2, [pc, #40]	@ (800a5d0 <HAL_PCD_MspInit+0xa0>)
 800a5a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a5aa:	6453      	str	r3, [r2, #68]	@ 0x44
 800a5ac:	4b08      	ldr	r3, [pc, #32]	@ (800a5d0 <HAL_PCD_MspInit+0xa0>)
 800a5ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a5b4:	60fb      	str	r3, [r7, #12]
 800a5b6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	2100      	movs	r1, #0
 800a5bc:	2043      	movs	r0, #67	@ 0x43
 800a5be:	f7f7 fd86 	bl	80020ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a5c2:	2043      	movs	r0, #67	@ 0x43
 800a5c4:	f7f7 fd9f 	bl	8002106 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a5c8:	bf00      	nop
 800a5ca:	3728      	adds	r7, #40	@ 0x28
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	bd80      	pop	{r7, pc}
 800a5d0:	40023800 	.word	0x40023800
 800a5d4:	40020000 	.word	0x40020000

0800a5d8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b082      	sub	sp, #8
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a5ec:	4619      	mov	r1, r3
 800a5ee:	4610      	mov	r0, r2
 800a5f0:	f7fe fb2d 	bl	8008c4e <USBD_LL_SetupStage>
}
 800a5f4:	bf00      	nop
 800a5f6:	3708      	adds	r7, #8
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}

0800a5fc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b082      	sub	sp, #8
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
 800a604:	460b      	mov	r3, r1
 800a606:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a60e:	78fa      	ldrb	r2, [r7, #3]
 800a610:	6879      	ldr	r1, [r7, #4]
 800a612:	4613      	mov	r3, r2
 800a614:	00db      	lsls	r3, r3, #3
 800a616:	4413      	add	r3, r2
 800a618:	009b      	lsls	r3, r3, #2
 800a61a:	440b      	add	r3, r1
 800a61c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a620:	681a      	ldr	r2, [r3, #0]
 800a622:	78fb      	ldrb	r3, [r7, #3]
 800a624:	4619      	mov	r1, r3
 800a626:	f7fe fb67 	bl	8008cf8 <USBD_LL_DataOutStage>
}
 800a62a:	bf00      	nop
 800a62c:	3708      	adds	r7, #8
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}

0800a632 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a632:	b580      	push	{r7, lr}
 800a634:	b082      	sub	sp, #8
 800a636:	af00      	add	r7, sp, #0
 800a638:	6078      	str	r0, [r7, #4]
 800a63a:	460b      	mov	r3, r1
 800a63c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a644:	78fa      	ldrb	r2, [r7, #3]
 800a646:	6879      	ldr	r1, [r7, #4]
 800a648:	4613      	mov	r3, r2
 800a64a:	00db      	lsls	r3, r3, #3
 800a64c:	4413      	add	r3, r2
 800a64e:	009b      	lsls	r3, r3, #2
 800a650:	440b      	add	r3, r1
 800a652:	3320      	adds	r3, #32
 800a654:	681a      	ldr	r2, [r3, #0]
 800a656:	78fb      	ldrb	r3, [r7, #3]
 800a658:	4619      	mov	r1, r3
 800a65a:	f7fe fc09 	bl	8008e70 <USBD_LL_DataInStage>
}
 800a65e:	bf00      	nop
 800a660:	3708      	adds	r7, #8
 800a662:	46bd      	mov	sp, r7
 800a664:	bd80      	pop	{r7, pc}

0800a666 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a666:	b580      	push	{r7, lr}
 800a668:	b082      	sub	sp, #8
 800a66a:	af00      	add	r7, sp, #0
 800a66c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a674:	4618      	mov	r0, r3
 800a676:	f7fe fd4d 	bl	8009114 <USBD_LL_SOF>
}
 800a67a:	bf00      	nop
 800a67c:	3708      	adds	r7, #8
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}

0800a682 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a682:	b580      	push	{r7, lr}
 800a684:	b084      	sub	sp, #16
 800a686:	af00      	add	r7, sp, #0
 800a688:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a68a:	2301      	movs	r3, #1
 800a68c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	79db      	ldrb	r3, [r3, #7]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d102      	bne.n	800a69c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a696:	2300      	movs	r3, #0
 800a698:	73fb      	strb	r3, [r7, #15]
 800a69a:	e008      	b.n	800a6ae <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	79db      	ldrb	r3, [r3, #7]
 800a6a0:	2b02      	cmp	r3, #2
 800a6a2:	d102      	bne.n	800a6aa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a6a4:	2301      	movs	r3, #1
 800a6a6:	73fb      	strb	r3, [r7, #15]
 800a6a8:	e001      	b.n	800a6ae <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a6aa:	f7f6 fe11 	bl	80012d0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a6b4:	7bfa      	ldrb	r2, [r7, #15]
 800a6b6:	4611      	mov	r1, r2
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	f7fe fce7 	bl	800908c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	f7fe fc8e 	bl	8008fe6 <USBD_LL_Reset>
}
 800a6ca:	bf00      	nop
 800a6cc:	3710      	adds	r7, #16
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	bd80      	pop	{r7, pc}
	...

0800a6d4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b082      	sub	sp, #8
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f7fe fce2 	bl	80090ac <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	687a      	ldr	r2, [r7, #4]
 800a6f4:	6812      	ldr	r2, [r2, #0]
 800a6f6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a6fa:	f043 0301 	orr.w	r3, r3, #1
 800a6fe:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	7adb      	ldrb	r3, [r3, #11]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d005      	beq.n	800a714 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a708:	4b04      	ldr	r3, [pc, #16]	@ (800a71c <HAL_PCD_SuspendCallback+0x48>)
 800a70a:	691b      	ldr	r3, [r3, #16]
 800a70c:	4a03      	ldr	r2, [pc, #12]	@ (800a71c <HAL_PCD_SuspendCallback+0x48>)
 800a70e:	f043 0306 	orr.w	r3, r3, #6
 800a712:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a714:	bf00      	nop
 800a716:	3708      	adds	r7, #8
 800a718:	46bd      	mov	sp, r7
 800a71a:	bd80      	pop	{r7, pc}
 800a71c:	e000ed00 	.word	0xe000ed00

0800a720 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b082      	sub	sp, #8
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a72e:	4618      	mov	r0, r3
 800a730:	f7fe fcd8 	bl	80090e4 <USBD_LL_Resume>
}
 800a734:	bf00      	nop
 800a736:	3708      	adds	r7, #8
 800a738:	46bd      	mov	sp, r7
 800a73a:	bd80      	pop	{r7, pc}

0800a73c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b082      	sub	sp, #8
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
 800a744:	460b      	mov	r3, r1
 800a746:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a74e:	78fa      	ldrb	r2, [r7, #3]
 800a750:	4611      	mov	r1, r2
 800a752:	4618      	mov	r0, r3
 800a754:	f7fe fd30 	bl	80091b8 <USBD_LL_IsoOUTIncomplete>
}
 800a758:	bf00      	nop
 800a75a:	3708      	adds	r7, #8
 800a75c:	46bd      	mov	sp, r7
 800a75e:	bd80      	pop	{r7, pc}

0800a760 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b082      	sub	sp, #8
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
 800a768:	460b      	mov	r3, r1
 800a76a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a772:	78fa      	ldrb	r2, [r7, #3]
 800a774:	4611      	mov	r1, r2
 800a776:	4618      	mov	r0, r3
 800a778:	f7fe fcec 	bl	8009154 <USBD_LL_IsoINIncomplete>
}
 800a77c:	bf00      	nop
 800a77e:	3708      	adds	r7, #8
 800a780:	46bd      	mov	sp, r7
 800a782:	bd80      	pop	{r7, pc}

0800a784 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b082      	sub	sp, #8
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a792:	4618      	mov	r0, r3
 800a794:	f7fe fd42 	bl	800921c <USBD_LL_DevConnected>
}
 800a798:	bf00      	nop
 800a79a:	3708      	adds	r7, #8
 800a79c:	46bd      	mov	sp, r7
 800a79e:	bd80      	pop	{r7, pc}

0800a7a0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b082      	sub	sp, #8
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	f7fe fd3f 	bl	8009232 <USBD_LL_DevDisconnected>
}
 800a7b4:	bf00      	nop
 800a7b6:	3708      	adds	r7, #8
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	bd80      	pop	{r7, pc}

0800a7bc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b082      	sub	sp, #8
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	781b      	ldrb	r3, [r3, #0]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d13c      	bne.n	800a846 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a7cc:	4a20      	ldr	r2, [pc, #128]	@ (800a850 <USBD_LL_Init+0x94>)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	4a1e      	ldr	r2, [pc, #120]	@ (800a850 <USBD_LL_Init+0x94>)
 800a7d8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a7dc:	4b1c      	ldr	r3, [pc, #112]	@ (800a850 <USBD_LL_Init+0x94>)
 800a7de:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a7e2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a7e4:	4b1a      	ldr	r3, [pc, #104]	@ (800a850 <USBD_LL_Init+0x94>)
 800a7e6:	2204      	movs	r2, #4
 800a7e8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a7ea:	4b19      	ldr	r3, [pc, #100]	@ (800a850 <USBD_LL_Init+0x94>)
 800a7ec:	2202      	movs	r2, #2
 800a7ee:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a7f0:	4b17      	ldr	r3, [pc, #92]	@ (800a850 <USBD_LL_Init+0x94>)
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a7f6:	4b16      	ldr	r3, [pc, #88]	@ (800a850 <USBD_LL_Init+0x94>)
 800a7f8:	2202      	movs	r2, #2
 800a7fa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a7fc:	4b14      	ldr	r3, [pc, #80]	@ (800a850 <USBD_LL_Init+0x94>)
 800a7fe:	2200      	movs	r2, #0
 800a800:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a802:	4b13      	ldr	r3, [pc, #76]	@ (800a850 <USBD_LL_Init+0x94>)
 800a804:	2200      	movs	r2, #0
 800a806:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a808:	4b11      	ldr	r3, [pc, #68]	@ (800a850 <USBD_LL_Init+0x94>)
 800a80a:	2200      	movs	r2, #0
 800a80c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a80e:	4b10      	ldr	r3, [pc, #64]	@ (800a850 <USBD_LL_Init+0x94>)
 800a810:	2200      	movs	r2, #0
 800a812:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a814:	4b0e      	ldr	r3, [pc, #56]	@ (800a850 <USBD_LL_Init+0x94>)
 800a816:	2200      	movs	r2, #0
 800a818:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a81a:	480d      	ldr	r0, [pc, #52]	@ (800a850 <USBD_LL_Init+0x94>)
 800a81c:	f7f8 fb76 	bl	8002f0c <HAL_PCD_Init>
 800a820:	4603      	mov	r3, r0
 800a822:	2b00      	cmp	r3, #0
 800a824:	d001      	beq.n	800a82a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a826:	f7f6 fd53 	bl	80012d0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a82a:	2180      	movs	r1, #128	@ 0x80
 800a82c:	4808      	ldr	r0, [pc, #32]	@ (800a850 <USBD_LL_Init+0x94>)
 800a82e:	f7f9 fda2 	bl	8004376 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a832:	2240      	movs	r2, #64	@ 0x40
 800a834:	2100      	movs	r1, #0
 800a836:	4806      	ldr	r0, [pc, #24]	@ (800a850 <USBD_LL_Init+0x94>)
 800a838:	f7f9 fd56 	bl	80042e8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a83c:	2280      	movs	r2, #128	@ 0x80
 800a83e:	2101      	movs	r1, #1
 800a840:	4803      	ldr	r0, [pc, #12]	@ (800a850 <USBD_LL_Init+0x94>)
 800a842:	f7f9 fd51 	bl	80042e8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a846:	2300      	movs	r3, #0
}
 800a848:	4618      	mov	r0, r3
 800a84a:	3708      	adds	r7, #8
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}
 800a850:	20001908 	.word	0x20001908

0800a854 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b084      	sub	sp, #16
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a85c:	2300      	movs	r3, #0
 800a85e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a860:	2300      	movs	r3, #0
 800a862:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a86a:	4618      	mov	r0, r3
 800a86c:	f7f8 fc5d 	bl	800312a <HAL_PCD_Start>
 800a870:	4603      	mov	r3, r0
 800a872:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a874:	7bfb      	ldrb	r3, [r7, #15]
 800a876:	4618      	mov	r0, r3
 800a878:	f000 f942 	bl	800ab00 <USBD_Get_USB_Status>
 800a87c:	4603      	mov	r3, r0
 800a87e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a880:	7bbb      	ldrb	r3, [r7, #14]
}
 800a882:	4618      	mov	r0, r3
 800a884:	3710      	adds	r7, #16
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}

0800a88a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a88a:	b580      	push	{r7, lr}
 800a88c:	b084      	sub	sp, #16
 800a88e:	af00      	add	r7, sp, #0
 800a890:	6078      	str	r0, [r7, #4]
 800a892:	4608      	mov	r0, r1
 800a894:	4611      	mov	r1, r2
 800a896:	461a      	mov	r2, r3
 800a898:	4603      	mov	r3, r0
 800a89a:	70fb      	strb	r3, [r7, #3]
 800a89c:	460b      	mov	r3, r1
 800a89e:	70bb      	strb	r3, [r7, #2]
 800a8a0:	4613      	mov	r3, r2
 800a8a2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a8b2:	78bb      	ldrb	r3, [r7, #2]
 800a8b4:	883a      	ldrh	r2, [r7, #0]
 800a8b6:	78f9      	ldrb	r1, [r7, #3]
 800a8b8:	f7f9 f931 	bl	8003b1e <HAL_PCD_EP_Open>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8c0:	7bfb      	ldrb	r3, [r7, #15]
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	f000 f91c 	bl	800ab00 <USBD_Get_USB_Status>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8cc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	3710      	adds	r7, #16
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	bd80      	pop	{r7, pc}

0800a8d6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a8d6:	b580      	push	{r7, lr}
 800a8d8:	b084      	sub	sp, #16
 800a8da:	af00      	add	r7, sp, #0
 800a8dc:	6078      	str	r0, [r7, #4]
 800a8de:	460b      	mov	r3, r1
 800a8e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a8f0:	78fa      	ldrb	r2, [r7, #3]
 800a8f2:	4611      	mov	r1, r2
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f7f9 f97c 	bl	8003bf2 <HAL_PCD_EP_Close>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8fe:	7bfb      	ldrb	r3, [r7, #15]
 800a900:	4618      	mov	r0, r3
 800a902:	f000 f8fd 	bl	800ab00 <USBD_Get_USB_Status>
 800a906:	4603      	mov	r3, r0
 800a908:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a90a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a90c:	4618      	mov	r0, r3
 800a90e:	3710      	adds	r7, #16
 800a910:	46bd      	mov	sp, r7
 800a912:	bd80      	pop	{r7, pc}

0800a914 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b084      	sub	sp, #16
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
 800a91c:	460b      	mov	r3, r1
 800a91e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a920:	2300      	movs	r3, #0
 800a922:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a924:	2300      	movs	r3, #0
 800a926:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a92e:	78fa      	ldrb	r2, [r7, #3]
 800a930:	4611      	mov	r1, r2
 800a932:	4618      	mov	r0, r3
 800a934:	f7f9 fa34 	bl	8003da0 <HAL_PCD_EP_SetStall>
 800a938:	4603      	mov	r3, r0
 800a93a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a93c:	7bfb      	ldrb	r3, [r7, #15]
 800a93e:	4618      	mov	r0, r3
 800a940:	f000 f8de 	bl	800ab00 <USBD_Get_USB_Status>
 800a944:	4603      	mov	r3, r0
 800a946:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a948:	7bbb      	ldrb	r3, [r7, #14]
}
 800a94a:	4618      	mov	r0, r3
 800a94c:	3710      	adds	r7, #16
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}

0800a952 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a952:	b580      	push	{r7, lr}
 800a954:	b084      	sub	sp, #16
 800a956:	af00      	add	r7, sp, #0
 800a958:	6078      	str	r0, [r7, #4]
 800a95a:	460b      	mov	r3, r1
 800a95c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a95e:	2300      	movs	r3, #0
 800a960:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a962:	2300      	movs	r3, #0
 800a964:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a96c:	78fa      	ldrb	r2, [r7, #3]
 800a96e:	4611      	mov	r1, r2
 800a970:	4618      	mov	r0, r3
 800a972:	f7f9 fa78 	bl	8003e66 <HAL_PCD_EP_ClrStall>
 800a976:	4603      	mov	r3, r0
 800a978:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a97a:	7bfb      	ldrb	r3, [r7, #15]
 800a97c:	4618      	mov	r0, r3
 800a97e:	f000 f8bf 	bl	800ab00 <USBD_Get_USB_Status>
 800a982:	4603      	mov	r3, r0
 800a984:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a986:	7bbb      	ldrb	r3, [r7, #14]
}
 800a988:	4618      	mov	r0, r3
 800a98a:	3710      	adds	r7, #16
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}

0800a990 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a990:	b480      	push	{r7}
 800a992:	b085      	sub	sp, #20
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
 800a998:	460b      	mov	r3, r1
 800a99a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a9a2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a9a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	da0b      	bge.n	800a9c4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a9ac:	78fb      	ldrb	r3, [r7, #3]
 800a9ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a9b2:	68f9      	ldr	r1, [r7, #12]
 800a9b4:	4613      	mov	r3, r2
 800a9b6:	00db      	lsls	r3, r3, #3
 800a9b8:	4413      	add	r3, r2
 800a9ba:	009b      	lsls	r3, r3, #2
 800a9bc:	440b      	add	r3, r1
 800a9be:	3316      	adds	r3, #22
 800a9c0:	781b      	ldrb	r3, [r3, #0]
 800a9c2:	e00b      	b.n	800a9dc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a9c4:	78fb      	ldrb	r3, [r7, #3]
 800a9c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a9ca:	68f9      	ldr	r1, [r7, #12]
 800a9cc:	4613      	mov	r3, r2
 800a9ce:	00db      	lsls	r3, r3, #3
 800a9d0:	4413      	add	r3, r2
 800a9d2:	009b      	lsls	r3, r3, #2
 800a9d4:	440b      	add	r3, r1
 800a9d6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a9da:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	3714      	adds	r7, #20
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e6:	4770      	bx	lr

0800a9e8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b084      	sub	sp, #16
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
 800a9f0:	460b      	mov	r3, r1
 800a9f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa02:	78fa      	ldrb	r2, [r7, #3]
 800aa04:	4611      	mov	r1, r2
 800aa06:	4618      	mov	r0, r3
 800aa08:	f7f9 f865 	bl	8003ad6 <HAL_PCD_SetAddress>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa10:	7bfb      	ldrb	r3, [r7, #15]
 800aa12:	4618      	mov	r0, r3
 800aa14:	f000 f874 	bl	800ab00 <USBD_Get_USB_Status>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa1c:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa1e:	4618      	mov	r0, r3
 800aa20:	3710      	adds	r7, #16
 800aa22:	46bd      	mov	sp, r7
 800aa24:	bd80      	pop	{r7, pc}

0800aa26 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aa26:	b580      	push	{r7, lr}
 800aa28:	b086      	sub	sp, #24
 800aa2a:	af00      	add	r7, sp, #0
 800aa2c:	60f8      	str	r0, [r7, #12]
 800aa2e:	607a      	str	r2, [r7, #4]
 800aa30:	603b      	str	r3, [r7, #0]
 800aa32:	460b      	mov	r3, r1
 800aa34:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa36:	2300      	movs	r3, #0
 800aa38:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aa44:	7af9      	ldrb	r1, [r7, #11]
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	687a      	ldr	r2, [r7, #4]
 800aa4a:	f7f9 f96f 	bl	8003d2c <HAL_PCD_EP_Transmit>
 800aa4e:	4603      	mov	r3, r0
 800aa50:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa52:	7dfb      	ldrb	r3, [r7, #23]
 800aa54:	4618      	mov	r0, r3
 800aa56:	f000 f853 	bl	800ab00 <USBD_Get_USB_Status>
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aa5e:	7dbb      	ldrb	r3, [r7, #22]
}
 800aa60:	4618      	mov	r0, r3
 800aa62:	3718      	adds	r7, #24
 800aa64:	46bd      	mov	sp, r7
 800aa66:	bd80      	pop	{r7, pc}

0800aa68 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b086      	sub	sp, #24
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	60f8      	str	r0, [r7, #12]
 800aa70:	607a      	str	r2, [r7, #4]
 800aa72:	603b      	str	r3, [r7, #0]
 800aa74:	460b      	mov	r3, r1
 800aa76:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa78:	2300      	movs	r3, #0
 800aa7a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aa86:	7af9      	ldrb	r1, [r7, #11]
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	687a      	ldr	r2, [r7, #4]
 800aa8c:	f7f9 f8fb 	bl	8003c86 <HAL_PCD_EP_Receive>
 800aa90:	4603      	mov	r3, r0
 800aa92:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa94:	7dfb      	ldrb	r3, [r7, #23]
 800aa96:	4618      	mov	r0, r3
 800aa98:	f000 f832 	bl	800ab00 <USBD_Get_USB_Status>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aaa0:	7dbb      	ldrb	r3, [r7, #22]
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3718      	adds	r7, #24
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}

0800aaaa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aaaa:	b580      	push	{r7, lr}
 800aaac:	b082      	sub	sp, #8
 800aaae:	af00      	add	r7, sp, #0
 800aab0:	6078      	str	r0, [r7, #4]
 800aab2:	460b      	mov	r3, r1
 800aab4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aabc:	78fa      	ldrb	r2, [r7, #3]
 800aabe:	4611      	mov	r1, r2
 800aac0:	4618      	mov	r0, r3
 800aac2:	f7f9 f91b 	bl	8003cfc <HAL_PCD_EP_GetRxCount>
 800aac6:	4603      	mov	r3, r0
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3708      	adds	r7, #8
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}

0800aad0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b083      	sub	sp, #12
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800aad8:	4b03      	ldr	r3, [pc, #12]	@ (800aae8 <USBD_static_malloc+0x18>)
}
 800aada:	4618      	mov	r0, r3
 800aadc:	370c      	adds	r7, #12
 800aade:	46bd      	mov	sp, r7
 800aae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae4:	4770      	bx	lr
 800aae6:	bf00      	nop
 800aae8:	20001dec 	.word	0x20001dec

0800aaec <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800aaec:	b480      	push	{r7}
 800aaee:	b083      	sub	sp, #12
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]

}
 800aaf4:	bf00      	nop
 800aaf6:	370c      	adds	r7, #12
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafe:	4770      	bx	lr

0800ab00 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ab00:	b480      	push	{r7}
 800ab02:	b085      	sub	sp, #20
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	4603      	mov	r3, r0
 800ab08:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ab0e:	79fb      	ldrb	r3, [r7, #7]
 800ab10:	2b03      	cmp	r3, #3
 800ab12:	d817      	bhi.n	800ab44 <USBD_Get_USB_Status+0x44>
 800ab14:	a201      	add	r2, pc, #4	@ (adr r2, 800ab1c <USBD_Get_USB_Status+0x1c>)
 800ab16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab1a:	bf00      	nop
 800ab1c:	0800ab2d 	.word	0x0800ab2d
 800ab20:	0800ab33 	.word	0x0800ab33
 800ab24:	0800ab39 	.word	0x0800ab39
 800ab28:	0800ab3f 	.word	0x0800ab3f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	73fb      	strb	r3, [r7, #15]
    break;
 800ab30:	e00b      	b.n	800ab4a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ab32:	2303      	movs	r3, #3
 800ab34:	73fb      	strb	r3, [r7, #15]
    break;
 800ab36:	e008      	b.n	800ab4a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ab38:	2301      	movs	r3, #1
 800ab3a:	73fb      	strb	r3, [r7, #15]
    break;
 800ab3c:	e005      	b.n	800ab4a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ab3e:	2303      	movs	r3, #3
 800ab40:	73fb      	strb	r3, [r7, #15]
    break;
 800ab42:	e002      	b.n	800ab4a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ab44:	2303      	movs	r3, #3
 800ab46:	73fb      	strb	r3, [r7, #15]
    break;
 800ab48:	bf00      	nop
  }
  return usb_status;
 800ab4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	3714      	adds	r7, #20
 800ab50:	46bd      	mov	sp, r7
 800ab52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab56:	4770      	bx	lr

0800ab58 <sniprintf>:
 800ab58:	b40c      	push	{r2, r3}
 800ab5a:	b530      	push	{r4, r5, lr}
 800ab5c:	4b17      	ldr	r3, [pc, #92]	@ (800abbc <sniprintf+0x64>)
 800ab5e:	1e0c      	subs	r4, r1, #0
 800ab60:	681d      	ldr	r5, [r3, #0]
 800ab62:	b09d      	sub	sp, #116	@ 0x74
 800ab64:	da08      	bge.n	800ab78 <sniprintf+0x20>
 800ab66:	238b      	movs	r3, #139	@ 0x8b
 800ab68:	602b      	str	r3, [r5, #0]
 800ab6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab6e:	b01d      	add	sp, #116	@ 0x74
 800ab70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab74:	b002      	add	sp, #8
 800ab76:	4770      	bx	lr
 800ab78:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ab7c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ab80:	bf14      	ite	ne
 800ab82:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800ab86:	4623      	moveq	r3, r4
 800ab88:	9304      	str	r3, [sp, #16]
 800ab8a:	9307      	str	r3, [sp, #28]
 800ab8c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ab90:	9002      	str	r0, [sp, #8]
 800ab92:	9006      	str	r0, [sp, #24]
 800ab94:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ab98:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ab9a:	ab21      	add	r3, sp, #132	@ 0x84
 800ab9c:	a902      	add	r1, sp, #8
 800ab9e:	4628      	mov	r0, r5
 800aba0:	9301      	str	r3, [sp, #4]
 800aba2:	f000 f99d 	bl	800aee0 <_svfiprintf_r>
 800aba6:	1c43      	adds	r3, r0, #1
 800aba8:	bfbc      	itt	lt
 800abaa:	238b      	movlt	r3, #139	@ 0x8b
 800abac:	602b      	strlt	r3, [r5, #0]
 800abae:	2c00      	cmp	r4, #0
 800abb0:	d0dd      	beq.n	800ab6e <sniprintf+0x16>
 800abb2:	9b02      	ldr	r3, [sp, #8]
 800abb4:	2200      	movs	r2, #0
 800abb6:	701a      	strb	r2, [r3, #0]
 800abb8:	e7d9      	b.n	800ab6e <sniprintf+0x16>
 800abba:	bf00      	nop
 800abbc:	200000fc 	.word	0x200000fc

0800abc0 <memset>:
 800abc0:	4402      	add	r2, r0
 800abc2:	4603      	mov	r3, r0
 800abc4:	4293      	cmp	r3, r2
 800abc6:	d100      	bne.n	800abca <memset+0xa>
 800abc8:	4770      	bx	lr
 800abca:	f803 1b01 	strb.w	r1, [r3], #1
 800abce:	e7f9      	b.n	800abc4 <memset+0x4>

0800abd0 <__libc_init_array>:
 800abd0:	b570      	push	{r4, r5, r6, lr}
 800abd2:	4d0d      	ldr	r5, [pc, #52]	@ (800ac08 <__libc_init_array+0x38>)
 800abd4:	4c0d      	ldr	r4, [pc, #52]	@ (800ac0c <__libc_init_array+0x3c>)
 800abd6:	1b64      	subs	r4, r4, r5
 800abd8:	10a4      	asrs	r4, r4, #2
 800abda:	2600      	movs	r6, #0
 800abdc:	42a6      	cmp	r6, r4
 800abde:	d109      	bne.n	800abf4 <__libc_init_array+0x24>
 800abe0:	4d0b      	ldr	r5, [pc, #44]	@ (800ac10 <__libc_init_array+0x40>)
 800abe2:	4c0c      	ldr	r4, [pc, #48]	@ (800ac14 <__libc_init_array+0x44>)
 800abe4:	f000 fc74 	bl	800b4d0 <_init>
 800abe8:	1b64      	subs	r4, r4, r5
 800abea:	10a4      	asrs	r4, r4, #2
 800abec:	2600      	movs	r6, #0
 800abee:	42a6      	cmp	r6, r4
 800abf0:	d105      	bne.n	800abfe <__libc_init_array+0x2e>
 800abf2:	bd70      	pop	{r4, r5, r6, pc}
 800abf4:	f855 3b04 	ldr.w	r3, [r5], #4
 800abf8:	4798      	blx	r3
 800abfa:	3601      	adds	r6, #1
 800abfc:	e7ee      	b.n	800abdc <__libc_init_array+0xc>
 800abfe:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac02:	4798      	blx	r3
 800ac04:	3601      	adds	r6, #1
 800ac06:	e7f2      	b.n	800abee <__libc_init_array+0x1e>
 800ac08:	0800b780 	.word	0x0800b780
 800ac0c:	0800b780 	.word	0x0800b780
 800ac10:	0800b780 	.word	0x0800b780
 800ac14:	0800b784 	.word	0x0800b784

0800ac18 <__retarget_lock_acquire_recursive>:
 800ac18:	4770      	bx	lr

0800ac1a <__retarget_lock_release_recursive>:
 800ac1a:	4770      	bx	lr

0800ac1c <memcpy>:
 800ac1c:	440a      	add	r2, r1
 800ac1e:	4291      	cmp	r1, r2
 800ac20:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ac24:	d100      	bne.n	800ac28 <memcpy+0xc>
 800ac26:	4770      	bx	lr
 800ac28:	b510      	push	{r4, lr}
 800ac2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac32:	4291      	cmp	r1, r2
 800ac34:	d1f9      	bne.n	800ac2a <memcpy+0xe>
 800ac36:	bd10      	pop	{r4, pc}

0800ac38 <_free_r>:
 800ac38:	b538      	push	{r3, r4, r5, lr}
 800ac3a:	4605      	mov	r5, r0
 800ac3c:	2900      	cmp	r1, #0
 800ac3e:	d041      	beq.n	800acc4 <_free_r+0x8c>
 800ac40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac44:	1f0c      	subs	r4, r1, #4
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	bfb8      	it	lt
 800ac4a:	18e4      	addlt	r4, r4, r3
 800ac4c:	f000 f8e0 	bl	800ae10 <__malloc_lock>
 800ac50:	4a1d      	ldr	r2, [pc, #116]	@ (800acc8 <_free_r+0x90>)
 800ac52:	6813      	ldr	r3, [r2, #0]
 800ac54:	b933      	cbnz	r3, 800ac64 <_free_r+0x2c>
 800ac56:	6063      	str	r3, [r4, #4]
 800ac58:	6014      	str	r4, [r2, #0]
 800ac5a:	4628      	mov	r0, r5
 800ac5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac60:	f000 b8dc 	b.w	800ae1c <__malloc_unlock>
 800ac64:	42a3      	cmp	r3, r4
 800ac66:	d908      	bls.n	800ac7a <_free_r+0x42>
 800ac68:	6820      	ldr	r0, [r4, #0]
 800ac6a:	1821      	adds	r1, r4, r0
 800ac6c:	428b      	cmp	r3, r1
 800ac6e:	bf01      	itttt	eq
 800ac70:	6819      	ldreq	r1, [r3, #0]
 800ac72:	685b      	ldreq	r3, [r3, #4]
 800ac74:	1809      	addeq	r1, r1, r0
 800ac76:	6021      	streq	r1, [r4, #0]
 800ac78:	e7ed      	b.n	800ac56 <_free_r+0x1e>
 800ac7a:	461a      	mov	r2, r3
 800ac7c:	685b      	ldr	r3, [r3, #4]
 800ac7e:	b10b      	cbz	r3, 800ac84 <_free_r+0x4c>
 800ac80:	42a3      	cmp	r3, r4
 800ac82:	d9fa      	bls.n	800ac7a <_free_r+0x42>
 800ac84:	6811      	ldr	r1, [r2, #0]
 800ac86:	1850      	adds	r0, r2, r1
 800ac88:	42a0      	cmp	r0, r4
 800ac8a:	d10b      	bne.n	800aca4 <_free_r+0x6c>
 800ac8c:	6820      	ldr	r0, [r4, #0]
 800ac8e:	4401      	add	r1, r0
 800ac90:	1850      	adds	r0, r2, r1
 800ac92:	4283      	cmp	r3, r0
 800ac94:	6011      	str	r1, [r2, #0]
 800ac96:	d1e0      	bne.n	800ac5a <_free_r+0x22>
 800ac98:	6818      	ldr	r0, [r3, #0]
 800ac9a:	685b      	ldr	r3, [r3, #4]
 800ac9c:	6053      	str	r3, [r2, #4]
 800ac9e:	4408      	add	r0, r1
 800aca0:	6010      	str	r0, [r2, #0]
 800aca2:	e7da      	b.n	800ac5a <_free_r+0x22>
 800aca4:	d902      	bls.n	800acac <_free_r+0x74>
 800aca6:	230c      	movs	r3, #12
 800aca8:	602b      	str	r3, [r5, #0]
 800acaa:	e7d6      	b.n	800ac5a <_free_r+0x22>
 800acac:	6820      	ldr	r0, [r4, #0]
 800acae:	1821      	adds	r1, r4, r0
 800acb0:	428b      	cmp	r3, r1
 800acb2:	bf04      	itt	eq
 800acb4:	6819      	ldreq	r1, [r3, #0]
 800acb6:	685b      	ldreq	r3, [r3, #4]
 800acb8:	6063      	str	r3, [r4, #4]
 800acba:	bf04      	itt	eq
 800acbc:	1809      	addeq	r1, r1, r0
 800acbe:	6021      	streq	r1, [r4, #0]
 800acc0:	6054      	str	r4, [r2, #4]
 800acc2:	e7ca      	b.n	800ac5a <_free_r+0x22>
 800acc4:	bd38      	pop	{r3, r4, r5, pc}
 800acc6:	bf00      	nop
 800acc8:	20002150 	.word	0x20002150

0800accc <sbrk_aligned>:
 800accc:	b570      	push	{r4, r5, r6, lr}
 800acce:	4e0f      	ldr	r6, [pc, #60]	@ (800ad0c <sbrk_aligned+0x40>)
 800acd0:	460c      	mov	r4, r1
 800acd2:	6831      	ldr	r1, [r6, #0]
 800acd4:	4605      	mov	r5, r0
 800acd6:	b911      	cbnz	r1, 800acde <sbrk_aligned+0x12>
 800acd8:	f000 fba6 	bl	800b428 <_sbrk_r>
 800acdc:	6030      	str	r0, [r6, #0]
 800acde:	4621      	mov	r1, r4
 800ace0:	4628      	mov	r0, r5
 800ace2:	f000 fba1 	bl	800b428 <_sbrk_r>
 800ace6:	1c43      	adds	r3, r0, #1
 800ace8:	d103      	bne.n	800acf2 <sbrk_aligned+0x26>
 800acea:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800acee:	4620      	mov	r0, r4
 800acf0:	bd70      	pop	{r4, r5, r6, pc}
 800acf2:	1cc4      	adds	r4, r0, #3
 800acf4:	f024 0403 	bic.w	r4, r4, #3
 800acf8:	42a0      	cmp	r0, r4
 800acfa:	d0f8      	beq.n	800acee <sbrk_aligned+0x22>
 800acfc:	1a21      	subs	r1, r4, r0
 800acfe:	4628      	mov	r0, r5
 800ad00:	f000 fb92 	bl	800b428 <_sbrk_r>
 800ad04:	3001      	adds	r0, #1
 800ad06:	d1f2      	bne.n	800acee <sbrk_aligned+0x22>
 800ad08:	e7ef      	b.n	800acea <sbrk_aligned+0x1e>
 800ad0a:	bf00      	nop
 800ad0c:	2000214c 	.word	0x2000214c

0800ad10 <_malloc_r>:
 800ad10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad14:	1ccd      	adds	r5, r1, #3
 800ad16:	f025 0503 	bic.w	r5, r5, #3
 800ad1a:	3508      	adds	r5, #8
 800ad1c:	2d0c      	cmp	r5, #12
 800ad1e:	bf38      	it	cc
 800ad20:	250c      	movcc	r5, #12
 800ad22:	2d00      	cmp	r5, #0
 800ad24:	4606      	mov	r6, r0
 800ad26:	db01      	blt.n	800ad2c <_malloc_r+0x1c>
 800ad28:	42a9      	cmp	r1, r5
 800ad2a:	d904      	bls.n	800ad36 <_malloc_r+0x26>
 800ad2c:	230c      	movs	r3, #12
 800ad2e:	6033      	str	r3, [r6, #0]
 800ad30:	2000      	movs	r0, #0
 800ad32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ae0c <_malloc_r+0xfc>
 800ad3a:	f000 f869 	bl	800ae10 <__malloc_lock>
 800ad3e:	f8d8 3000 	ldr.w	r3, [r8]
 800ad42:	461c      	mov	r4, r3
 800ad44:	bb44      	cbnz	r4, 800ad98 <_malloc_r+0x88>
 800ad46:	4629      	mov	r1, r5
 800ad48:	4630      	mov	r0, r6
 800ad4a:	f7ff ffbf 	bl	800accc <sbrk_aligned>
 800ad4e:	1c43      	adds	r3, r0, #1
 800ad50:	4604      	mov	r4, r0
 800ad52:	d158      	bne.n	800ae06 <_malloc_r+0xf6>
 800ad54:	f8d8 4000 	ldr.w	r4, [r8]
 800ad58:	4627      	mov	r7, r4
 800ad5a:	2f00      	cmp	r7, #0
 800ad5c:	d143      	bne.n	800ade6 <_malloc_r+0xd6>
 800ad5e:	2c00      	cmp	r4, #0
 800ad60:	d04b      	beq.n	800adfa <_malloc_r+0xea>
 800ad62:	6823      	ldr	r3, [r4, #0]
 800ad64:	4639      	mov	r1, r7
 800ad66:	4630      	mov	r0, r6
 800ad68:	eb04 0903 	add.w	r9, r4, r3
 800ad6c:	f000 fb5c 	bl	800b428 <_sbrk_r>
 800ad70:	4581      	cmp	r9, r0
 800ad72:	d142      	bne.n	800adfa <_malloc_r+0xea>
 800ad74:	6821      	ldr	r1, [r4, #0]
 800ad76:	1a6d      	subs	r5, r5, r1
 800ad78:	4629      	mov	r1, r5
 800ad7a:	4630      	mov	r0, r6
 800ad7c:	f7ff ffa6 	bl	800accc <sbrk_aligned>
 800ad80:	3001      	adds	r0, #1
 800ad82:	d03a      	beq.n	800adfa <_malloc_r+0xea>
 800ad84:	6823      	ldr	r3, [r4, #0]
 800ad86:	442b      	add	r3, r5
 800ad88:	6023      	str	r3, [r4, #0]
 800ad8a:	f8d8 3000 	ldr.w	r3, [r8]
 800ad8e:	685a      	ldr	r2, [r3, #4]
 800ad90:	bb62      	cbnz	r2, 800adec <_malloc_r+0xdc>
 800ad92:	f8c8 7000 	str.w	r7, [r8]
 800ad96:	e00f      	b.n	800adb8 <_malloc_r+0xa8>
 800ad98:	6822      	ldr	r2, [r4, #0]
 800ad9a:	1b52      	subs	r2, r2, r5
 800ad9c:	d420      	bmi.n	800ade0 <_malloc_r+0xd0>
 800ad9e:	2a0b      	cmp	r2, #11
 800ada0:	d917      	bls.n	800add2 <_malloc_r+0xc2>
 800ada2:	1961      	adds	r1, r4, r5
 800ada4:	42a3      	cmp	r3, r4
 800ada6:	6025      	str	r5, [r4, #0]
 800ada8:	bf18      	it	ne
 800adaa:	6059      	strne	r1, [r3, #4]
 800adac:	6863      	ldr	r3, [r4, #4]
 800adae:	bf08      	it	eq
 800adb0:	f8c8 1000 	streq.w	r1, [r8]
 800adb4:	5162      	str	r2, [r4, r5]
 800adb6:	604b      	str	r3, [r1, #4]
 800adb8:	4630      	mov	r0, r6
 800adba:	f000 f82f 	bl	800ae1c <__malloc_unlock>
 800adbe:	f104 000b 	add.w	r0, r4, #11
 800adc2:	1d23      	adds	r3, r4, #4
 800adc4:	f020 0007 	bic.w	r0, r0, #7
 800adc8:	1ac2      	subs	r2, r0, r3
 800adca:	bf1c      	itt	ne
 800adcc:	1a1b      	subne	r3, r3, r0
 800adce:	50a3      	strne	r3, [r4, r2]
 800add0:	e7af      	b.n	800ad32 <_malloc_r+0x22>
 800add2:	6862      	ldr	r2, [r4, #4]
 800add4:	42a3      	cmp	r3, r4
 800add6:	bf0c      	ite	eq
 800add8:	f8c8 2000 	streq.w	r2, [r8]
 800addc:	605a      	strne	r2, [r3, #4]
 800adde:	e7eb      	b.n	800adb8 <_malloc_r+0xa8>
 800ade0:	4623      	mov	r3, r4
 800ade2:	6864      	ldr	r4, [r4, #4]
 800ade4:	e7ae      	b.n	800ad44 <_malloc_r+0x34>
 800ade6:	463c      	mov	r4, r7
 800ade8:	687f      	ldr	r7, [r7, #4]
 800adea:	e7b6      	b.n	800ad5a <_malloc_r+0x4a>
 800adec:	461a      	mov	r2, r3
 800adee:	685b      	ldr	r3, [r3, #4]
 800adf0:	42a3      	cmp	r3, r4
 800adf2:	d1fb      	bne.n	800adec <_malloc_r+0xdc>
 800adf4:	2300      	movs	r3, #0
 800adf6:	6053      	str	r3, [r2, #4]
 800adf8:	e7de      	b.n	800adb8 <_malloc_r+0xa8>
 800adfa:	230c      	movs	r3, #12
 800adfc:	6033      	str	r3, [r6, #0]
 800adfe:	4630      	mov	r0, r6
 800ae00:	f000 f80c 	bl	800ae1c <__malloc_unlock>
 800ae04:	e794      	b.n	800ad30 <_malloc_r+0x20>
 800ae06:	6005      	str	r5, [r0, #0]
 800ae08:	e7d6      	b.n	800adb8 <_malloc_r+0xa8>
 800ae0a:	bf00      	nop
 800ae0c:	20002150 	.word	0x20002150

0800ae10 <__malloc_lock>:
 800ae10:	4801      	ldr	r0, [pc, #4]	@ (800ae18 <__malloc_lock+0x8>)
 800ae12:	f7ff bf01 	b.w	800ac18 <__retarget_lock_acquire_recursive>
 800ae16:	bf00      	nop
 800ae18:	20002148 	.word	0x20002148

0800ae1c <__malloc_unlock>:
 800ae1c:	4801      	ldr	r0, [pc, #4]	@ (800ae24 <__malloc_unlock+0x8>)
 800ae1e:	f7ff befc 	b.w	800ac1a <__retarget_lock_release_recursive>
 800ae22:	bf00      	nop
 800ae24:	20002148 	.word	0x20002148

0800ae28 <__ssputs_r>:
 800ae28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae2c:	688e      	ldr	r6, [r1, #8]
 800ae2e:	461f      	mov	r7, r3
 800ae30:	42be      	cmp	r6, r7
 800ae32:	680b      	ldr	r3, [r1, #0]
 800ae34:	4682      	mov	sl, r0
 800ae36:	460c      	mov	r4, r1
 800ae38:	4690      	mov	r8, r2
 800ae3a:	d82d      	bhi.n	800ae98 <__ssputs_r+0x70>
 800ae3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ae40:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ae44:	d026      	beq.n	800ae94 <__ssputs_r+0x6c>
 800ae46:	6965      	ldr	r5, [r4, #20]
 800ae48:	6909      	ldr	r1, [r1, #16]
 800ae4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ae4e:	eba3 0901 	sub.w	r9, r3, r1
 800ae52:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ae56:	1c7b      	adds	r3, r7, #1
 800ae58:	444b      	add	r3, r9
 800ae5a:	106d      	asrs	r5, r5, #1
 800ae5c:	429d      	cmp	r5, r3
 800ae5e:	bf38      	it	cc
 800ae60:	461d      	movcc	r5, r3
 800ae62:	0553      	lsls	r3, r2, #21
 800ae64:	d527      	bpl.n	800aeb6 <__ssputs_r+0x8e>
 800ae66:	4629      	mov	r1, r5
 800ae68:	f7ff ff52 	bl	800ad10 <_malloc_r>
 800ae6c:	4606      	mov	r6, r0
 800ae6e:	b360      	cbz	r0, 800aeca <__ssputs_r+0xa2>
 800ae70:	6921      	ldr	r1, [r4, #16]
 800ae72:	464a      	mov	r2, r9
 800ae74:	f7ff fed2 	bl	800ac1c <memcpy>
 800ae78:	89a3      	ldrh	r3, [r4, #12]
 800ae7a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ae7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae82:	81a3      	strh	r3, [r4, #12]
 800ae84:	6126      	str	r6, [r4, #16]
 800ae86:	6165      	str	r5, [r4, #20]
 800ae88:	444e      	add	r6, r9
 800ae8a:	eba5 0509 	sub.w	r5, r5, r9
 800ae8e:	6026      	str	r6, [r4, #0]
 800ae90:	60a5      	str	r5, [r4, #8]
 800ae92:	463e      	mov	r6, r7
 800ae94:	42be      	cmp	r6, r7
 800ae96:	d900      	bls.n	800ae9a <__ssputs_r+0x72>
 800ae98:	463e      	mov	r6, r7
 800ae9a:	6820      	ldr	r0, [r4, #0]
 800ae9c:	4632      	mov	r2, r6
 800ae9e:	4641      	mov	r1, r8
 800aea0:	f000 faa8 	bl	800b3f4 <memmove>
 800aea4:	68a3      	ldr	r3, [r4, #8]
 800aea6:	1b9b      	subs	r3, r3, r6
 800aea8:	60a3      	str	r3, [r4, #8]
 800aeaa:	6823      	ldr	r3, [r4, #0]
 800aeac:	4433      	add	r3, r6
 800aeae:	6023      	str	r3, [r4, #0]
 800aeb0:	2000      	movs	r0, #0
 800aeb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aeb6:	462a      	mov	r2, r5
 800aeb8:	f000 fac6 	bl	800b448 <_realloc_r>
 800aebc:	4606      	mov	r6, r0
 800aebe:	2800      	cmp	r0, #0
 800aec0:	d1e0      	bne.n	800ae84 <__ssputs_r+0x5c>
 800aec2:	6921      	ldr	r1, [r4, #16]
 800aec4:	4650      	mov	r0, sl
 800aec6:	f7ff feb7 	bl	800ac38 <_free_r>
 800aeca:	230c      	movs	r3, #12
 800aecc:	f8ca 3000 	str.w	r3, [sl]
 800aed0:	89a3      	ldrh	r3, [r4, #12]
 800aed2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aed6:	81a3      	strh	r3, [r4, #12]
 800aed8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aedc:	e7e9      	b.n	800aeb2 <__ssputs_r+0x8a>
	...

0800aee0 <_svfiprintf_r>:
 800aee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aee4:	4698      	mov	r8, r3
 800aee6:	898b      	ldrh	r3, [r1, #12]
 800aee8:	061b      	lsls	r3, r3, #24
 800aeea:	b09d      	sub	sp, #116	@ 0x74
 800aeec:	4607      	mov	r7, r0
 800aeee:	460d      	mov	r5, r1
 800aef0:	4614      	mov	r4, r2
 800aef2:	d510      	bpl.n	800af16 <_svfiprintf_r+0x36>
 800aef4:	690b      	ldr	r3, [r1, #16]
 800aef6:	b973      	cbnz	r3, 800af16 <_svfiprintf_r+0x36>
 800aef8:	2140      	movs	r1, #64	@ 0x40
 800aefa:	f7ff ff09 	bl	800ad10 <_malloc_r>
 800aefe:	6028      	str	r0, [r5, #0]
 800af00:	6128      	str	r0, [r5, #16]
 800af02:	b930      	cbnz	r0, 800af12 <_svfiprintf_r+0x32>
 800af04:	230c      	movs	r3, #12
 800af06:	603b      	str	r3, [r7, #0]
 800af08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af0c:	b01d      	add	sp, #116	@ 0x74
 800af0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af12:	2340      	movs	r3, #64	@ 0x40
 800af14:	616b      	str	r3, [r5, #20]
 800af16:	2300      	movs	r3, #0
 800af18:	9309      	str	r3, [sp, #36]	@ 0x24
 800af1a:	2320      	movs	r3, #32
 800af1c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800af20:	f8cd 800c 	str.w	r8, [sp, #12]
 800af24:	2330      	movs	r3, #48	@ 0x30
 800af26:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b0c4 <_svfiprintf_r+0x1e4>
 800af2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800af2e:	f04f 0901 	mov.w	r9, #1
 800af32:	4623      	mov	r3, r4
 800af34:	469a      	mov	sl, r3
 800af36:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af3a:	b10a      	cbz	r2, 800af40 <_svfiprintf_r+0x60>
 800af3c:	2a25      	cmp	r2, #37	@ 0x25
 800af3e:	d1f9      	bne.n	800af34 <_svfiprintf_r+0x54>
 800af40:	ebba 0b04 	subs.w	fp, sl, r4
 800af44:	d00b      	beq.n	800af5e <_svfiprintf_r+0x7e>
 800af46:	465b      	mov	r3, fp
 800af48:	4622      	mov	r2, r4
 800af4a:	4629      	mov	r1, r5
 800af4c:	4638      	mov	r0, r7
 800af4e:	f7ff ff6b 	bl	800ae28 <__ssputs_r>
 800af52:	3001      	adds	r0, #1
 800af54:	f000 80a7 	beq.w	800b0a6 <_svfiprintf_r+0x1c6>
 800af58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af5a:	445a      	add	r2, fp
 800af5c:	9209      	str	r2, [sp, #36]	@ 0x24
 800af5e:	f89a 3000 	ldrb.w	r3, [sl]
 800af62:	2b00      	cmp	r3, #0
 800af64:	f000 809f 	beq.w	800b0a6 <_svfiprintf_r+0x1c6>
 800af68:	2300      	movs	r3, #0
 800af6a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800af6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af72:	f10a 0a01 	add.w	sl, sl, #1
 800af76:	9304      	str	r3, [sp, #16]
 800af78:	9307      	str	r3, [sp, #28]
 800af7a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af7e:	931a      	str	r3, [sp, #104]	@ 0x68
 800af80:	4654      	mov	r4, sl
 800af82:	2205      	movs	r2, #5
 800af84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af88:	484e      	ldr	r0, [pc, #312]	@ (800b0c4 <_svfiprintf_r+0x1e4>)
 800af8a:	f7f5 f929 	bl	80001e0 <memchr>
 800af8e:	9a04      	ldr	r2, [sp, #16]
 800af90:	b9d8      	cbnz	r0, 800afca <_svfiprintf_r+0xea>
 800af92:	06d0      	lsls	r0, r2, #27
 800af94:	bf44      	itt	mi
 800af96:	2320      	movmi	r3, #32
 800af98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af9c:	0711      	lsls	r1, r2, #28
 800af9e:	bf44      	itt	mi
 800afa0:	232b      	movmi	r3, #43	@ 0x2b
 800afa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afa6:	f89a 3000 	ldrb.w	r3, [sl]
 800afaa:	2b2a      	cmp	r3, #42	@ 0x2a
 800afac:	d015      	beq.n	800afda <_svfiprintf_r+0xfa>
 800afae:	9a07      	ldr	r2, [sp, #28]
 800afb0:	4654      	mov	r4, sl
 800afb2:	2000      	movs	r0, #0
 800afb4:	f04f 0c0a 	mov.w	ip, #10
 800afb8:	4621      	mov	r1, r4
 800afba:	f811 3b01 	ldrb.w	r3, [r1], #1
 800afbe:	3b30      	subs	r3, #48	@ 0x30
 800afc0:	2b09      	cmp	r3, #9
 800afc2:	d94b      	bls.n	800b05c <_svfiprintf_r+0x17c>
 800afc4:	b1b0      	cbz	r0, 800aff4 <_svfiprintf_r+0x114>
 800afc6:	9207      	str	r2, [sp, #28]
 800afc8:	e014      	b.n	800aff4 <_svfiprintf_r+0x114>
 800afca:	eba0 0308 	sub.w	r3, r0, r8
 800afce:	fa09 f303 	lsl.w	r3, r9, r3
 800afd2:	4313      	orrs	r3, r2
 800afd4:	9304      	str	r3, [sp, #16]
 800afd6:	46a2      	mov	sl, r4
 800afd8:	e7d2      	b.n	800af80 <_svfiprintf_r+0xa0>
 800afda:	9b03      	ldr	r3, [sp, #12]
 800afdc:	1d19      	adds	r1, r3, #4
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	9103      	str	r1, [sp, #12]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	bfbb      	ittet	lt
 800afe6:	425b      	neglt	r3, r3
 800afe8:	f042 0202 	orrlt.w	r2, r2, #2
 800afec:	9307      	strge	r3, [sp, #28]
 800afee:	9307      	strlt	r3, [sp, #28]
 800aff0:	bfb8      	it	lt
 800aff2:	9204      	strlt	r2, [sp, #16]
 800aff4:	7823      	ldrb	r3, [r4, #0]
 800aff6:	2b2e      	cmp	r3, #46	@ 0x2e
 800aff8:	d10a      	bne.n	800b010 <_svfiprintf_r+0x130>
 800affa:	7863      	ldrb	r3, [r4, #1]
 800affc:	2b2a      	cmp	r3, #42	@ 0x2a
 800affe:	d132      	bne.n	800b066 <_svfiprintf_r+0x186>
 800b000:	9b03      	ldr	r3, [sp, #12]
 800b002:	1d1a      	adds	r2, r3, #4
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	9203      	str	r2, [sp, #12]
 800b008:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b00c:	3402      	adds	r4, #2
 800b00e:	9305      	str	r3, [sp, #20]
 800b010:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b0d4 <_svfiprintf_r+0x1f4>
 800b014:	7821      	ldrb	r1, [r4, #0]
 800b016:	2203      	movs	r2, #3
 800b018:	4650      	mov	r0, sl
 800b01a:	f7f5 f8e1 	bl	80001e0 <memchr>
 800b01e:	b138      	cbz	r0, 800b030 <_svfiprintf_r+0x150>
 800b020:	9b04      	ldr	r3, [sp, #16]
 800b022:	eba0 000a 	sub.w	r0, r0, sl
 800b026:	2240      	movs	r2, #64	@ 0x40
 800b028:	4082      	lsls	r2, r0
 800b02a:	4313      	orrs	r3, r2
 800b02c:	3401      	adds	r4, #1
 800b02e:	9304      	str	r3, [sp, #16]
 800b030:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b034:	4824      	ldr	r0, [pc, #144]	@ (800b0c8 <_svfiprintf_r+0x1e8>)
 800b036:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b03a:	2206      	movs	r2, #6
 800b03c:	f7f5 f8d0 	bl	80001e0 <memchr>
 800b040:	2800      	cmp	r0, #0
 800b042:	d036      	beq.n	800b0b2 <_svfiprintf_r+0x1d2>
 800b044:	4b21      	ldr	r3, [pc, #132]	@ (800b0cc <_svfiprintf_r+0x1ec>)
 800b046:	bb1b      	cbnz	r3, 800b090 <_svfiprintf_r+0x1b0>
 800b048:	9b03      	ldr	r3, [sp, #12]
 800b04a:	3307      	adds	r3, #7
 800b04c:	f023 0307 	bic.w	r3, r3, #7
 800b050:	3308      	adds	r3, #8
 800b052:	9303      	str	r3, [sp, #12]
 800b054:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b056:	4433      	add	r3, r6
 800b058:	9309      	str	r3, [sp, #36]	@ 0x24
 800b05a:	e76a      	b.n	800af32 <_svfiprintf_r+0x52>
 800b05c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b060:	460c      	mov	r4, r1
 800b062:	2001      	movs	r0, #1
 800b064:	e7a8      	b.n	800afb8 <_svfiprintf_r+0xd8>
 800b066:	2300      	movs	r3, #0
 800b068:	3401      	adds	r4, #1
 800b06a:	9305      	str	r3, [sp, #20]
 800b06c:	4619      	mov	r1, r3
 800b06e:	f04f 0c0a 	mov.w	ip, #10
 800b072:	4620      	mov	r0, r4
 800b074:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b078:	3a30      	subs	r2, #48	@ 0x30
 800b07a:	2a09      	cmp	r2, #9
 800b07c:	d903      	bls.n	800b086 <_svfiprintf_r+0x1a6>
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d0c6      	beq.n	800b010 <_svfiprintf_r+0x130>
 800b082:	9105      	str	r1, [sp, #20]
 800b084:	e7c4      	b.n	800b010 <_svfiprintf_r+0x130>
 800b086:	fb0c 2101 	mla	r1, ip, r1, r2
 800b08a:	4604      	mov	r4, r0
 800b08c:	2301      	movs	r3, #1
 800b08e:	e7f0      	b.n	800b072 <_svfiprintf_r+0x192>
 800b090:	ab03      	add	r3, sp, #12
 800b092:	9300      	str	r3, [sp, #0]
 800b094:	462a      	mov	r2, r5
 800b096:	4b0e      	ldr	r3, [pc, #56]	@ (800b0d0 <_svfiprintf_r+0x1f0>)
 800b098:	a904      	add	r1, sp, #16
 800b09a:	4638      	mov	r0, r7
 800b09c:	f3af 8000 	nop.w
 800b0a0:	1c42      	adds	r2, r0, #1
 800b0a2:	4606      	mov	r6, r0
 800b0a4:	d1d6      	bne.n	800b054 <_svfiprintf_r+0x174>
 800b0a6:	89ab      	ldrh	r3, [r5, #12]
 800b0a8:	065b      	lsls	r3, r3, #25
 800b0aa:	f53f af2d 	bmi.w	800af08 <_svfiprintf_r+0x28>
 800b0ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0b0:	e72c      	b.n	800af0c <_svfiprintf_r+0x2c>
 800b0b2:	ab03      	add	r3, sp, #12
 800b0b4:	9300      	str	r3, [sp, #0]
 800b0b6:	462a      	mov	r2, r5
 800b0b8:	4b05      	ldr	r3, [pc, #20]	@ (800b0d0 <_svfiprintf_r+0x1f0>)
 800b0ba:	a904      	add	r1, sp, #16
 800b0bc:	4638      	mov	r0, r7
 800b0be:	f000 f879 	bl	800b1b4 <_printf_i>
 800b0c2:	e7ed      	b.n	800b0a0 <_svfiprintf_r+0x1c0>
 800b0c4:	0800b744 	.word	0x0800b744
 800b0c8:	0800b74e 	.word	0x0800b74e
 800b0cc:	00000000 	.word	0x00000000
 800b0d0:	0800ae29 	.word	0x0800ae29
 800b0d4:	0800b74a 	.word	0x0800b74a

0800b0d8 <_printf_common>:
 800b0d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0dc:	4616      	mov	r6, r2
 800b0de:	4698      	mov	r8, r3
 800b0e0:	688a      	ldr	r2, [r1, #8]
 800b0e2:	690b      	ldr	r3, [r1, #16]
 800b0e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b0e8:	4293      	cmp	r3, r2
 800b0ea:	bfb8      	it	lt
 800b0ec:	4613      	movlt	r3, r2
 800b0ee:	6033      	str	r3, [r6, #0]
 800b0f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b0f4:	4607      	mov	r7, r0
 800b0f6:	460c      	mov	r4, r1
 800b0f8:	b10a      	cbz	r2, 800b0fe <_printf_common+0x26>
 800b0fa:	3301      	adds	r3, #1
 800b0fc:	6033      	str	r3, [r6, #0]
 800b0fe:	6823      	ldr	r3, [r4, #0]
 800b100:	0699      	lsls	r1, r3, #26
 800b102:	bf42      	ittt	mi
 800b104:	6833      	ldrmi	r3, [r6, #0]
 800b106:	3302      	addmi	r3, #2
 800b108:	6033      	strmi	r3, [r6, #0]
 800b10a:	6825      	ldr	r5, [r4, #0]
 800b10c:	f015 0506 	ands.w	r5, r5, #6
 800b110:	d106      	bne.n	800b120 <_printf_common+0x48>
 800b112:	f104 0a19 	add.w	sl, r4, #25
 800b116:	68e3      	ldr	r3, [r4, #12]
 800b118:	6832      	ldr	r2, [r6, #0]
 800b11a:	1a9b      	subs	r3, r3, r2
 800b11c:	42ab      	cmp	r3, r5
 800b11e:	dc26      	bgt.n	800b16e <_printf_common+0x96>
 800b120:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b124:	6822      	ldr	r2, [r4, #0]
 800b126:	3b00      	subs	r3, #0
 800b128:	bf18      	it	ne
 800b12a:	2301      	movne	r3, #1
 800b12c:	0692      	lsls	r2, r2, #26
 800b12e:	d42b      	bmi.n	800b188 <_printf_common+0xb0>
 800b130:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b134:	4641      	mov	r1, r8
 800b136:	4638      	mov	r0, r7
 800b138:	47c8      	blx	r9
 800b13a:	3001      	adds	r0, #1
 800b13c:	d01e      	beq.n	800b17c <_printf_common+0xa4>
 800b13e:	6823      	ldr	r3, [r4, #0]
 800b140:	6922      	ldr	r2, [r4, #16]
 800b142:	f003 0306 	and.w	r3, r3, #6
 800b146:	2b04      	cmp	r3, #4
 800b148:	bf02      	ittt	eq
 800b14a:	68e5      	ldreq	r5, [r4, #12]
 800b14c:	6833      	ldreq	r3, [r6, #0]
 800b14e:	1aed      	subeq	r5, r5, r3
 800b150:	68a3      	ldr	r3, [r4, #8]
 800b152:	bf0c      	ite	eq
 800b154:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b158:	2500      	movne	r5, #0
 800b15a:	4293      	cmp	r3, r2
 800b15c:	bfc4      	itt	gt
 800b15e:	1a9b      	subgt	r3, r3, r2
 800b160:	18ed      	addgt	r5, r5, r3
 800b162:	2600      	movs	r6, #0
 800b164:	341a      	adds	r4, #26
 800b166:	42b5      	cmp	r5, r6
 800b168:	d11a      	bne.n	800b1a0 <_printf_common+0xc8>
 800b16a:	2000      	movs	r0, #0
 800b16c:	e008      	b.n	800b180 <_printf_common+0xa8>
 800b16e:	2301      	movs	r3, #1
 800b170:	4652      	mov	r2, sl
 800b172:	4641      	mov	r1, r8
 800b174:	4638      	mov	r0, r7
 800b176:	47c8      	blx	r9
 800b178:	3001      	adds	r0, #1
 800b17a:	d103      	bne.n	800b184 <_printf_common+0xac>
 800b17c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b184:	3501      	adds	r5, #1
 800b186:	e7c6      	b.n	800b116 <_printf_common+0x3e>
 800b188:	18e1      	adds	r1, r4, r3
 800b18a:	1c5a      	adds	r2, r3, #1
 800b18c:	2030      	movs	r0, #48	@ 0x30
 800b18e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b192:	4422      	add	r2, r4
 800b194:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b198:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b19c:	3302      	adds	r3, #2
 800b19e:	e7c7      	b.n	800b130 <_printf_common+0x58>
 800b1a0:	2301      	movs	r3, #1
 800b1a2:	4622      	mov	r2, r4
 800b1a4:	4641      	mov	r1, r8
 800b1a6:	4638      	mov	r0, r7
 800b1a8:	47c8      	blx	r9
 800b1aa:	3001      	adds	r0, #1
 800b1ac:	d0e6      	beq.n	800b17c <_printf_common+0xa4>
 800b1ae:	3601      	adds	r6, #1
 800b1b0:	e7d9      	b.n	800b166 <_printf_common+0x8e>
	...

0800b1b4 <_printf_i>:
 800b1b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b1b8:	7e0f      	ldrb	r7, [r1, #24]
 800b1ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b1bc:	2f78      	cmp	r7, #120	@ 0x78
 800b1be:	4691      	mov	r9, r2
 800b1c0:	4680      	mov	r8, r0
 800b1c2:	460c      	mov	r4, r1
 800b1c4:	469a      	mov	sl, r3
 800b1c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b1ca:	d807      	bhi.n	800b1dc <_printf_i+0x28>
 800b1cc:	2f62      	cmp	r7, #98	@ 0x62
 800b1ce:	d80a      	bhi.n	800b1e6 <_printf_i+0x32>
 800b1d0:	2f00      	cmp	r7, #0
 800b1d2:	f000 80d2 	beq.w	800b37a <_printf_i+0x1c6>
 800b1d6:	2f58      	cmp	r7, #88	@ 0x58
 800b1d8:	f000 80b9 	beq.w	800b34e <_printf_i+0x19a>
 800b1dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b1e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b1e4:	e03a      	b.n	800b25c <_printf_i+0xa8>
 800b1e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b1ea:	2b15      	cmp	r3, #21
 800b1ec:	d8f6      	bhi.n	800b1dc <_printf_i+0x28>
 800b1ee:	a101      	add	r1, pc, #4	@ (adr r1, 800b1f4 <_printf_i+0x40>)
 800b1f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b1f4:	0800b24d 	.word	0x0800b24d
 800b1f8:	0800b261 	.word	0x0800b261
 800b1fc:	0800b1dd 	.word	0x0800b1dd
 800b200:	0800b1dd 	.word	0x0800b1dd
 800b204:	0800b1dd 	.word	0x0800b1dd
 800b208:	0800b1dd 	.word	0x0800b1dd
 800b20c:	0800b261 	.word	0x0800b261
 800b210:	0800b1dd 	.word	0x0800b1dd
 800b214:	0800b1dd 	.word	0x0800b1dd
 800b218:	0800b1dd 	.word	0x0800b1dd
 800b21c:	0800b1dd 	.word	0x0800b1dd
 800b220:	0800b361 	.word	0x0800b361
 800b224:	0800b28b 	.word	0x0800b28b
 800b228:	0800b31b 	.word	0x0800b31b
 800b22c:	0800b1dd 	.word	0x0800b1dd
 800b230:	0800b1dd 	.word	0x0800b1dd
 800b234:	0800b383 	.word	0x0800b383
 800b238:	0800b1dd 	.word	0x0800b1dd
 800b23c:	0800b28b 	.word	0x0800b28b
 800b240:	0800b1dd 	.word	0x0800b1dd
 800b244:	0800b1dd 	.word	0x0800b1dd
 800b248:	0800b323 	.word	0x0800b323
 800b24c:	6833      	ldr	r3, [r6, #0]
 800b24e:	1d1a      	adds	r2, r3, #4
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	6032      	str	r2, [r6, #0]
 800b254:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b258:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b25c:	2301      	movs	r3, #1
 800b25e:	e09d      	b.n	800b39c <_printf_i+0x1e8>
 800b260:	6833      	ldr	r3, [r6, #0]
 800b262:	6820      	ldr	r0, [r4, #0]
 800b264:	1d19      	adds	r1, r3, #4
 800b266:	6031      	str	r1, [r6, #0]
 800b268:	0606      	lsls	r6, r0, #24
 800b26a:	d501      	bpl.n	800b270 <_printf_i+0xbc>
 800b26c:	681d      	ldr	r5, [r3, #0]
 800b26e:	e003      	b.n	800b278 <_printf_i+0xc4>
 800b270:	0645      	lsls	r5, r0, #25
 800b272:	d5fb      	bpl.n	800b26c <_printf_i+0xb8>
 800b274:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b278:	2d00      	cmp	r5, #0
 800b27a:	da03      	bge.n	800b284 <_printf_i+0xd0>
 800b27c:	232d      	movs	r3, #45	@ 0x2d
 800b27e:	426d      	negs	r5, r5
 800b280:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b284:	4859      	ldr	r0, [pc, #356]	@ (800b3ec <_printf_i+0x238>)
 800b286:	230a      	movs	r3, #10
 800b288:	e011      	b.n	800b2ae <_printf_i+0xfa>
 800b28a:	6821      	ldr	r1, [r4, #0]
 800b28c:	6833      	ldr	r3, [r6, #0]
 800b28e:	0608      	lsls	r0, r1, #24
 800b290:	f853 5b04 	ldr.w	r5, [r3], #4
 800b294:	d402      	bmi.n	800b29c <_printf_i+0xe8>
 800b296:	0649      	lsls	r1, r1, #25
 800b298:	bf48      	it	mi
 800b29a:	b2ad      	uxthmi	r5, r5
 800b29c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b29e:	4853      	ldr	r0, [pc, #332]	@ (800b3ec <_printf_i+0x238>)
 800b2a0:	6033      	str	r3, [r6, #0]
 800b2a2:	bf14      	ite	ne
 800b2a4:	230a      	movne	r3, #10
 800b2a6:	2308      	moveq	r3, #8
 800b2a8:	2100      	movs	r1, #0
 800b2aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b2ae:	6866      	ldr	r6, [r4, #4]
 800b2b0:	60a6      	str	r6, [r4, #8]
 800b2b2:	2e00      	cmp	r6, #0
 800b2b4:	bfa2      	ittt	ge
 800b2b6:	6821      	ldrge	r1, [r4, #0]
 800b2b8:	f021 0104 	bicge.w	r1, r1, #4
 800b2bc:	6021      	strge	r1, [r4, #0]
 800b2be:	b90d      	cbnz	r5, 800b2c4 <_printf_i+0x110>
 800b2c0:	2e00      	cmp	r6, #0
 800b2c2:	d04b      	beq.n	800b35c <_printf_i+0x1a8>
 800b2c4:	4616      	mov	r6, r2
 800b2c6:	fbb5 f1f3 	udiv	r1, r5, r3
 800b2ca:	fb03 5711 	mls	r7, r3, r1, r5
 800b2ce:	5dc7      	ldrb	r7, [r0, r7]
 800b2d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b2d4:	462f      	mov	r7, r5
 800b2d6:	42bb      	cmp	r3, r7
 800b2d8:	460d      	mov	r5, r1
 800b2da:	d9f4      	bls.n	800b2c6 <_printf_i+0x112>
 800b2dc:	2b08      	cmp	r3, #8
 800b2de:	d10b      	bne.n	800b2f8 <_printf_i+0x144>
 800b2e0:	6823      	ldr	r3, [r4, #0]
 800b2e2:	07df      	lsls	r7, r3, #31
 800b2e4:	d508      	bpl.n	800b2f8 <_printf_i+0x144>
 800b2e6:	6923      	ldr	r3, [r4, #16]
 800b2e8:	6861      	ldr	r1, [r4, #4]
 800b2ea:	4299      	cmp	r1, r3
 800b2ec:	bfde      	ittt	le
 800b2ee:	2330      	movle	r3, #48	@ 0x30
 800b2f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b2f4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b2f8:	1b92      	subs	r2, r2, r6
 800b2fa:	6122      	str	r2, [r4, #16]
 800b2fc:	f8cd a000 	str.w	sl, [sp]
 800b300:	464b      	mov	r3, r9
 800b302:	aa03      	add	r2, sp, #12
 800b304:	4621      	mov	r1, r4
 800b306:	4640      	mov	r0, r8
 800b308:	f7ff fee6 	bl	800b0d8 <_printf_common>
 800b30c:	3001      	adds	r0, #1
 800b30e:	d14a      	bne.n	800b3a6 <_printf_i+0x1f2>
 800b310:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b314:	b004      	add	sp, #16
 800b316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b31a:	6823      	ldr	r3, [r4, #0]
 800b31c:	f043 0320 	orr.w	r3, r3, #32
 800b320:	6023      	str	r3, [r4, #0]
 800b322:	4833      	ldr	r0, [pc, #204]	@ (800b3f0 <_printf_i+0x23c>)
 800b324:	2778      	movs	r7, #120	@ 0x78
 800b326:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b32a:	6823      	ldr	r3, [r4, #0]
 800b32c:	6831      	ldr	r1, [r6, #0]
 800b32e:	061f      	lsls	r7, r3, #24
 800b330:	f851 5b04 	ldr.w	r5, [r1], #4
 800b334:	d402      	bmi.n	800b33c <_printf_i+0x188>
 800b336:	065f      	lsls	r7, r3, #25
 800b338:	bf48      	it	mi
 800b33a:	b2ad      	uxthmi	r5, r5
 800b33c:	6031      	str	r1, [r6, #0]
 800b33e:	07d9      	lsls	r1, r3, #31
 800b340:	bf44      	itt	mi
 800b342:	f043 0320 	orrmi.w	r3, r3, #32
 800b346:	6023      	strmi	r3, [r4, #0]
 800b348:	b11d      	cbz	r5, 800b352 <_printf_i+0x19e>
 800b34a:	2310      	movs	r3, #16
 800b34c:	e7ac      	b.n	800b2a8 <_printf_i+0xf4>
 800b34e:	4827      	ldr	r0, [pc, #156]	@ (800b3ec <_printf_i+0x238>)
 800b350:	e7e9      	b.n	800b326 <_printf_i+0x172>
 800b352:	6823      	ldr	r3, [r4, #0]
 800b354:	f023 0320 	bic.w	r3, r3, #32
 800b358:	6023      	str	r3, [r4, #0]
 800b35a:	e7f6      	b.n	800b34a <_printf_i+0x196>
 800b35c:	4616      	mov	r6, r2
 800b35e:	e7bd      	b.n	800b2dc <_printf_i+0x128>
 800b360:	6833      	ldr	r3, [r6, #0]
 800b362:	6825      	ldr	r5, [r4, #0]
 800b364:	6961      	ldr	r1, [r4, #20]
 800b366:	1d18      	adds	r0, r3, #4
 800b368:	6030      	str	r0, [r6, #0]
 800b36a:	062e      	lsls	r6, r5, #24
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	d501      	bpl.n	800b374 <_printf_i+0x1c0>
 800b370:	6019      	str	r1, [r3, #0]
 800b372:	e002      	b.n	800b37a <_printf_i+0x1c6>
 800b374:	0668      	lsls	r0, r5, #25
 800b376:	d5fb      	bpl.n	800b370 <_printf_i+0x1bc>
 800b378:	8019      	strh	r1, [r3, #0]
 800b37a:	2300      	movs	r3, #0
 800b37c:	6123      	str	r3, [r4, #16]
 800b37e:	4616      	mov	r6, r2
 800b380:	e7bc      	b.n	800b2fc <_printf_i+0x148>
 800b382:	6833      	ldr	r3, [r6, #0]
 800b384:	1d1a      	adds	r2, r3, #4
 800b386:	6032      	str	r2, [r6, #0]
 800b388:	681e      	ldr	r6, [r3, #0]
 800b38a:	6862      	ldr	r2, [r4, #4]
 800b38c:	2100      	movs	r1, #0
 800b38e:	4630      	mov	r0, r6
 800b390:	f7f4 ff26 	bl	80001e0 <memchr>
 800b394:	b108      	cbz	r0, 800b39a <_printf_i+0x1e6>
 800b396:	1b80      	subs	r0, r0, r6
 800b398:	6060      	str	r0, [r4, #4]
 800b39a:	6863      	ldr	r3, [r4, #4]
 800b39c:	6123      	str	r3, [r4, #16]
 800b39e:	2300      	movs	r3, #0
 800b3a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3a4:	e7aa      	b.n	800b2fc <_printf_i+0x148>
 800b3a6:	6923      	ldr	r3, [r4, #16]
 800b3a8:	4632      	mov	r2, r6
 800b3aa:	4649      	mov	r1, r9
 800b3ac:	4640      	mov	r0, r8
 800b3ae:	47d0      	blx	sl
 800b3b0:	3001      	adds	r0, #1
 800b3b2:	d0ad      	beq.n	800b310 <_printf_i+0x15c>
 800b3b4:	6823      	ldr	r3, [r4, #0]
 800b3b6:	079b      	lsls	r3, r3, #30
 800b3b8:	d413      	bmi.n	800b3e2 <_printf_i+0x22e>
 800b3ba:	68e0      	ldr	r0, [r4, #12]
 800b3bc:	9b03      	ldr	r3, [sp, #12]
 800b3be:	4298      	cmp	r0, r3
 800b3c0:	bfb8      	it	lt
 800b3c2:	4618      	movlt	r0, r3
 800b3c4:	e7a6      	b.n	800b314 <_printf_i+0x160>
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	4632      	mov	r2, r6
 800b3ca:	4649      	mov	r1, r9
 800b3cc:	4640      	mov	r0, r8
 800b3ce:	47d0      	blx	sl
 800b3d0:	3001      	adds	r0, #1
 800b3d2:	d09d      	beq.n	800b310 <_printf_i+0x15c>
 800b3d4:	3501      	adds	r5, #1
 800b3d6:	68e3      	ldr	r3, [r4, #12]
 800b3d8:	9903      	ldr	r1, [sp, #12]
 800b3da:	1a5b      	subs	r3, r3, r1
 800b3dc:	42ab      	cmp	r3, r5
 800b3de:	dcf2      	bgt.n	800b3c6 <_printf_i+0x212>
 800b3e0:	e7eb      	b.n	800b3ba <_printf_i+0x206>
 800b3e2:	2500      	movs	r5, #0
 800b3e4:	f104 0619 	add.w	r6, r4, #25
 800b3e8:	e7f5      	b.n	800b3d6 <_printf_i+0x222>
 800b3ea:	bf00      	nop
 800b3ec:	0800b755 	.word	0x0800b755
 800b3f0:	0800b766 	.word	0x0800b766

0800b3f4 <memmove>:
 800b3f4:	4288      	cmp	r0, r1
 800b3f6:	b510      	push	{r4, lr}
 800b3f8:	eb01 0402 	add.w	r4, r1, r2
 800b3fc:	d902      	bls.n	800b404 <memmove+0x10>
 800b3fe:	4284      	cmp	r4, r0
 800b400:	4623      	mov	r3, r4
 800b402:	d807      	bhi.n	800b414 <memmove+0x20>
 800b404:	1e43      	subs	r3, r0, #1
 800b406:	42a1      	cmp	r1, r4
 800b408:	d008      	beq.n	800b41c <memmove+0x28>
 800b40a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b40e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b412:	e7f8      	b.n	800b406 <memmove+0x12>
 800b414:	4402      	add	r2, r0
 800b416:	4601      	mov	r1, r0
 800b418:	428a      	cmp	r2, r1
 800b41a:	d100      	bne.n	800b41e <memmove+0x2a>
 800b41c:	bd10      	pop	{r4, pc}
 800b41e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b422:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b426:	e7f7      	b.n	800b418 <memmove+0x24>

0800b428 <_sbrk_r>:
 800b428:	b538      	push	{r3, r4, r5, lr}
 800b42a:	4d06      	ldr	r5, [pc, #24]	@ (800b444 <_sbrk_r+0x1c>)
 800b42c:	2300      	movs	r3, #0
 800b42e:	4604      	mov	r4, r0
 800b430:	4608      	mov	r0, r1
 800b432:	602b      	str	r3, [r5, #0]
 800b434:	f000 f83e 	bl	800b4b4 <_sbrk>
 800b438:	1c43      	adds	r3, r0, #1
 800b43a:	d102      	bne.n	800b442 <_sbrk_r+0x1a>
 800b43c:	682b      	ldr	r3, [r5, #0]
 800b43e:	b103      	cbz	r3, 800b442 <_sbrk_r+0x1a>
 800b440:	6023      	str	r3, [r4, #0]
 800b442:	bd38      	pop	{r3, r4, r5, pc}
 800b444:	20002144 	.word	0x20002144

0800b448 <_realloc_r>:
 800b448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b44c:	4680      	mov	r8, r0
 800b44e:	4615      	mov	r5, r2
 800b450:	460c      	mov	r4, r1
 800b452:	b921      	cbnz	r1, 800b45e <_realloc_r+0x16>
 800b454:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b458:	4611      	mov	r1, r2
 800b45a:	f7ff bc59 	b.w	800ad10 <_malloc_r>
 800b45e:	b92a      	cbnz	r2, 800b46c <_realloc_r+0x24>
 800b460:	f7ff fbea 	bl	800ac38 <_free_r>
 800b464:	2400      	movs	r4, #0
 800b466:	4620      	mov	r0, r4
 800b468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b46c:	f000 f81a 	bl	800b4a4 <_malloc_usable_size_r>
 800b470:	4285      	cmp	r5, r0
 800b472:	4606      	mov	r6, r0
 800b474:	d802      	bhi.n	800b47c <_realloc_r+0x34>
 800b476:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b47a:	d8f4      	bhi.n	800b466 <_realloc_r+0x1e>
 800b47c:	4629      	mov	r1, r5
 800b47e:	4640      	mov	r0, r8
 800b480:	f7ff fc46 	bl	800ad10 <_malloc_r>
 800b484:	4607      	mov	r7, r0
 800b486:	2800      	cmp	r0, #0
 800b488:	d0ec      	beq.n	800b464 <_realloc_r+0x1c>
 800b48a:	42b5      	cmp	r5, r6
 800b48c:	462a      	mov	r2, r5
 800b48e:	4621      	mov	r1, r4
 800b490:	bf28      	it	cs
 800b492:	4632      	movcs	r2, r6
 800b494:	f7ff fbc2 	bl	800ac1c <memcpy>
 800b498:	4621      	mov	r1, r4
 800b49a:	4640      	mov	r0, r8
 800b49c:	f7ff fbcc 	bl	800ac38 <_free_r>
 800b4a0:	463c      	mov	r4, r7
 800b4a2:	e7e0      	b.n	800b466 <_realloc_r+0x1e>

0800b4a4 <_malloc_usable_size_r>:
 800b4a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b4a8:	1f18      	subs	r0, r3, #4
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	bfbc      	itt	lt
 800b4ae:	580b      	ldrlt	r3, [r1, r0]
 800b4b0:	18c0      	addlt	r0, r0, r3
 800b4b2:	4770      	bx	lr

0800b4b4 <_sbrk>:
 800b4b4:	4a04      	ldr	r2, [pc, #16]	@ (800b4c8 <_sbrk+0x14>)
 800b4b6:	6811      	ldr	r1, [r2, #0]
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	b909      	cbnz	r1, 800b4c0 <_sbrk+0xc>
 800b4bc:	4903      	ldr	r1, [pc, #12]	@ (800b4cc <_sbrk+0x18>)
 800b4be:	6011      	str	r1, [r2, #0]
 800b4c0:	6810      	ldr	r0, [r2, #0]
 800b4c2:	4403      	add	r3, r0
 800b4c4:	6013      	str	r3, [r2, #0]
 800b4c6:	4770      	bx	lr
 800b4c8:	20002154 	.word	0x20002154
 800b4cc:	20002158 	.word	0x20002158

0800b4d0 <_init>:
 800b4d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4d2:	bf00      	nop
 800b4d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4d6:	bc08      	pop	{r3}
 800b4d8:	469e      	mov	lr, r3
 800b4da:	4770      	bx	lr

0800b4dc <_fini>:
 800b4dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4de:	bf00      	nop
 800b4e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4e2:	bc08      	pop	{r3}
 800b4e4:	469e      	mov	lr, r3
 800b4e6:	4770      	bx	lr
