--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vga_initials_top.twx vga_initials_top.ncd -o
vga_initials_top.twr vga_initials_top.pcf

Design file:              vga_initials_top.ncd
Physical constraint file: vga_initials_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1839815 paths analyzed, 1549 endpoints analyzed, 340 failing endpoints
 340 timing errors detected. (340 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.950ns.
--------------------------------------------------------------------------------

Paths for end point U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X0Y8.ENAWREN), 30597 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/bt_0 (FF)
  Destination:          U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.929ns (Levels of Logic = 9)
  Clock Path Skew:      0.014ns (0.465 - 0.451)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/bt_0 to U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.CQ      Tcko                  0.391   U5/bt<0>
                                                       U5/bt_0
    SLICE_X22Y31.A4      net (fanout=7)        0.927   U5/bt<0>
    SLICE_X22Y31.COUT    Topcya                0.379   U3/Msub_GND_4_o_GND_4_o_sub_26_OUT_cy<3>
                                                       U3/Msub_GND_4_o_GND_4_o_sub_26_OUT_lut<0>
                                                       U3/Msub_GND_4_o_GND_4_o_sub_26_OUT_cy<3>
    SLICE_X22Y32.CIN     net (fanout=1)        0.108   U3/Msub_GND_4_o_GND_4_o_sub_26_OUT_cy<3>
    SLICE_X22Y32.CMUX    Tcinc                 0.261   U26/shift1<3>
                                                       U3/Msub_GND_4_o_GND_4_o_sub_26_OUT_cy<7>
    SLICE_X23Y31.C3      net (fanout=4)        0.530   U3/Msub_n0356_lut<6>
    SLICE_X23Y31.C       Tilo                  0.259   U3/n0356<9>
                                                       U3/n0356<10>21
    SLICE_X29Y26.C6      net (fanout=3)        0.763   U3/n0356<10>_bdd3
    SLICE_X29Y26.C       Tilo                  0.259   U3/n0356<11>
                                                       U3/n0356<11>1
    DSP48_X1Y6.B10       net (fanout=8)        0.524   U3/n0356<11>
    DSP48_X1Y6.M0        Tdspdo_B_M            3.364   U3/Mmult_n0357
                                                       U3/Mmult_n0357
    SLICE_X20Y19.A4      net (fanout=1)        1.089   U3/n0357<0>
    SLICE_X20Y19.COUT    Topcya                0.395   U3/Madd_n0325_Madd_cy<3>
                                                       U3/Madd_n0325_Madd_lut<0>
                                                       U3/Madd_n0325_Madd_cy<3>
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   U3/Madd_n0325_Madd_cy<3>
    SLICE_X20Y20.COUT    Tbyp                  0.076   U3/Madd_n0325_Madd_cy<7>
                                                       U3/Madd_n0325_Madd_cy<7>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   U3/Madd_n0325_Madd_cy<7>
    SLICE_X20Y21.DMUX    Tcind                 0.272   U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
                                                       U3/Madd_n0325_Madd_cy<11>
    SLICE_X21Y22.A5      net (fanout=5)        0.410   uptube_add2<11>
    SLICE_X21Y22.A       Tilo                  0.259   U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<4>
                                                       U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_PWR_16_o_equal_5_o<2>1
    RAMB8_X0Y8.ENAWREN   net (fanout=1)        1.437   U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<4>
    RAMB8_X0Y8.CLKAWRCLK Trcck_ENA             0.220   U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.929ns (6.135ns logic, 5.794ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/bt_0 (FF)
  Destination:          U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.929ns (Levels of Logic = 9)
  Clock Path Skew:      0.014ns (0.465 - 0.451)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/bt_0 to U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.CQ      Tcko                  0.391   U5/bt<0>
                                                       U5/bt_0
    SLICE_X22Y31.A4      net (fanout=7)        0.927   U5/bt<0>
    SLICE_X22Y31.COUT    Topcya                0.379   U3/Msub_GND_4_o_GND_4_o_sub_26_OUT_cy<3>
                                                       U3/Msub_GND_4_o_GND_4_o_sub_26_OUT_lut<0>
                                                       U3/Msub_GND_4_o_GND_4_o_sub_26_OUT_cy<3>
    SLICE_X22Y32.CIN     net (fanout=1)        0.108   U3/Msub_GND_4_o_GND_4_o_sub_26_OUT_cy<3>
    SLICE_X22Y32.CMUX    Tcinc                 0.261   U26/shift1<3>
                                                       U3/Msub_GND_4_o_GND_4_o_sub_26_OUT_cy<7>
    SLICE_X23Y31.C3      net (fanout=4)        0.530   U3/Msub_n0356_lut<6>
    SLICE_X23Y31.C       Tilo                  0.259   U3/n0356<9>
                                                       U3/n0356<10>21
    SLICE_X29Y26.C6      net (fanout=3)        0.763   U3/n0356<10>_bdd3
    SLICE_X29Y26.C       Tilo                  0.259   U3/n0356<11>
                                                       U3/n0356<11>1
    DSP48_X1Y6.B9        net (fanout=8)        0.524   U3/n0356<11>
    DSP48_X1Y6.M0        Tdspdo_B_M            3.364   U3/Mmult_n0357
                                                       U3/Mmult_n0357
    SLICE_X20Y19.A4      net (fanout=1)        1.089   U3/n0357<0>
    SLICE_X20Y19.COUT    Topcya                0.395   U3/Madd_n0325_Madd_cy<3>
                                                       U3/Madd_n0325_Madd_lut<0>
                                                       U3/Madd_n0325_Madd_cy<3>
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   U3/Madd_n0325_Madd_cy<3>
    SLICE_X20Y20.COUT    Tbyp                  0.076   U3/Madd_n0325_Madd_cy<7>
                                                       U3/Madd_n0325_Madd_cy<7>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   U3/Madd_n0325_Madd_cy<7>
    SLICE_X20Y21.DMUX    Tcind                 0.272   U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
                                                       U3/Madd_n0325_Madd_cy<11>
    SLICE_X21Y22.A5      net (fanout=5)        0.410   uptube_add2<11>
    SLICE_X21Y22.A       Tilo                  0.259   U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<4>
                                                       U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_PWR_16_o_equal_5_o<2>1
    RAMB8_X0Y8.ENAWREN   net (fanout=1)        1.437   U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<4>
    RAMB8_X0Y8.CLKAWRCLK Trcck_ENA             0.220   U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.929ns (6.135ns logic, 5.794ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/bt_0 (FF)
  Destination:          U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.889ns (Levels of Logic = 9)
  Clock Path Skew:      0.014ns (0.465 - 0.451)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/bt_0 to U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.CQ      Tcko                  0.391   U5/bt<0>
                                                       U5/bt_0
    SLICE_X22Y31.A4      net (fanout=7)        0.927   U5/bt<0>
    SLICE_X22Y31.COUT    Topcya                0.379   U3/Msub_GND_4_o_GND_4_o_sub_26_OUT_cy<3>
                                                       U3/Msub_GND_4_o_GND_4_o_sub_26_OUT_lut<0>
                                                       U3/Msub_GND_4_o_GND_4_o_sub_26_OUT_cy<3>
    SLICE_X22Y32.CIN     net (fanout=1)        0.108   U3/Msub_GND_4_o_GND_4_o_sub_26_OUT_cy<3>
    SLICE_X22Y32.CMUX    Tcinc                 0.261   U26/shift1<3>
                                                       U3/Msub_GND_4_o_GND_4_o_sub_26_OUT_cy<7>
    SLICE_X23Y31.C3      net (fanout=4)        0.530   U3/Msub_n0356_lut<6>
    SLICE_X23Y31.C       Tilo                  0.259   U3/n0356<9>
                                                       U3/n0356<10>21
    SLICE_X29Y26.C6      net (fanout=3)        0.763   U3/n0356<10>_bdd3
    SLICE_X29Y26.C       Tilo                  0.259   U3/n0356<11>
                                                       U3/n0356<11>1
    DSP48_X1Y6.B13       net (fanout=8)        0.484   U3/n0356<11>
    DSP48_X1Y6.M0        Tdspdo_B_M            3.364   U3/Mmult_n0357
                                                       U3/Mmult_n0357
    SLICE_X20Y19.A4      net (fanout=1)        1.089   U3/n0357<0>
    SLICE_X20Y19.COUT    Topcya                0.395   U3/Madd_n0325_Madd_cy<3>
                                                       U3/Madd_n0325_Madd_lut<0>
                                                       U3/Madd_n0325_Madd_cy<3>
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   U3/Madd_n0325_Madd_cy<3>
    SLICE_X20Y20.COUT    Tbyp                  0.076   U3/Madd_n0325_Madd_cy<7>
                                                       U3/Madd_n0325_Madd_cy<7>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   U3/Madd_n0325_Madd_cy<7>
    SLICE_X20Y21.DMUX    Tcind                 0.272   U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
                                                       U3/Madd_n0325_Madd_cy<11>
    SLICE_X21Y22.A5      net (fanout=5)        0.410   uptube_add2<11>
    SLICE_X21Y22.A       Tilo                  0.259   U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<4>
                                                       U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_PWR_16_o_equal_5_o<2>1
    RAMB8_X0Y8.ENAWREN   net (fanout=1)        1.437   U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<4>
    RAMB8_X0Y8.CLKAWRCLK Trcck_ENA             0.220   U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       U13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.889ns (6.135ns logic, 5.754ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y2.ADDRA5), 1100 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U20/score_4_1 (FF)
  Destination:          U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.665ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.373 - 0.395)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U20/score_4_1 to U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.DQ      Tcko                  0.408   U20/score_4_1
                                                       U20/score_4_1
    SLICE_X35Y25.A2      net (fanout=6)        0.648   U20/score_4_1
    SLICE_X35Y25.A       Tilo                  0.259   U20/score_3_1
                                                       U20/score[9]_PWR_21_o_mod_13/Mmux_a[5]_a[9]_MUX_769_o11
    SLICE_X36Y24.C2      net (fanout=14)       1.065   U20/score[9]_PWR_21_o_mod_13/Madd_a[9]_GND_25_o_add_17_OUT_Madd_lut<5>
    SLICE_X36Y24.CMUX    Tilo                  0.343   score3<1>
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0010_INV_604_o11_G
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0010_INV_604_o11
    SLICE_X36Y24.A2      net (fanout=3)        0.601   U20/score[9]_PWR_21_o_mod_13/BUS_0010_INV_604_o
    SLICE_X36Y24.A       Tilo                  0.205   score3<1>
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o19_SW3
    SLICE_X36Y24.B4      net (fanout=1)        0.379   N94
    SLICE_X36Y24.B       Tilo                  0.205   score3<1>
                                                       U20/score[9]_PWR_21_o_mod_13/Mmux_o21
    DSP48_X1Y2.A1        net (fanout=1)        1.493   score3<1>
    DSP48_X1Y2.P2        Tdspdo_A_P            4.560   U3/Maddsub_PWR_4_o_score3[3]_MuLt_54_OUT
                                                       U3/Maddsub_PWR_4_o_score3[3]_MuLt_54_OUT
    RAMB16_X1Y2.ADDRA5   net (fanout=1)        1.149   num_add3<2>
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.350   U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.665ns (6.330ns logic, 5.335ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U20/score_3_2 (FF)
  Destination:          U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.614ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.373 - 0.396)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U20/score_3_2 to U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y26.BQ      Tcko                  0.391   U20/score_3_2
                                                       U20/score_3_2
    SLICE_X34Y26.C1      net (fanout=4)        1.497   U20/score_3_2
    SLICE_X34Y26.CMUX    Tilo                  0.361   U20/score_6_1
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o171_G
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o171
    SLICE_X35Y24.B1      net (fanout=3)        0.780   U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o17
    SLICE_X35Y24.B       Tilo                  0.259   U20/score_5_1
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o18
    SLICE_X37Y24.C3      net (fanout=3)        0.515   U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o112
    SLICE_X37Y24.C       Tilo                  0.259   N89
                                                       U20/score[9]_PWR_21_o_mod_13/Mmux_o41
    DSP48_X1Y2.A3        net (fanout=1)        1.493   score3<3>
    DSP48_X1Y2.P2        Tdspdo_A_P            4.560   U3/Maddsub_PWR_4_o_score3[3]_MuLt_54_OUT
                                                       U3/Maddsub_PWR_4_o_score3[3]_MuLt_54_OUT
    RAMB16_X1Y2.ADDRA5   net (fanout=1)        1.149   num_add3<2>
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.350   U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.614ns (6.180ns logic, 5.434ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U20/score_6_1 (FF)
  Destination:          U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.614ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.373 - 0.396)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U20/score_6_1 to U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y26.AQ      Tcko                  0.447   U20/score_6_1
                                                       U20/score_6_1
    SLICE_X36Y25.D1      net (fanout=5)        0.832   U20/score_6_1
    SLICE_X36Y25.CMUX    Topdc                 0.338   U20/score_4_1
                                                       U20/score[9]_PWR_21_o_mod_13/Madd_a[9]_GND_25_o_add_17_OUT_Madd_cy<4>11_F
                                                       U20/score[9]_PWR_21_o_mod_13/Madd_a[9]_GND_25_o_add_17_OUT_Madd_cy<4>11
    SLICE_X35Y26.A1      net (fanout=8)        0.845   U20/score[9]_PWR_21_o_mod_13/Madd_a[9]_GND_25_o_add_17_OUT_Madd_cy<4>
    SLICE_X35Y26.A       Tilo                  0.259   U20/score_3_2
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0010_INV_604_o11_SW2
    SLICE_X35Y24.B6      net (fanout=1)        0.308   N125
    SLICE_X35Y24.B       Tilo                  0.259   U20/score_5_1
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o18
    SLICE_X37Y24.C3      net (fanout=3)        0.515   U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o112
    SLICE_X37Y24.C       Tilo                  0.259   N89
                                                       U20/score[9]_PWR_21_o_mod_13/Mmux_o41
    DSP48_X1Y2.A3        net (fanout=1)        1.493   score3<3>
    DSP48_X1Y2.P2        Tdspdo_A_P            4.560   U3/Maddsub_PWR_4_o_score3[3]_MuLt_54_OUT
                                                       U3/Maddsub_PWR_4_o_score3[3]_MuLt_54_OUT
    RAMB16_X1Y2.ADDRA5   net (fanout=1)        1.149   num_add3<2>
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.350   U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.614ns (6.472ns logic, 5.142ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y2.ADDRA7), 1100 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U20/score_4_1 (FF)
  Destination:          U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.664ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.373 - 0.395)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U20/score_4_1 to U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.DQ      Tcko                  0.408   U20/score_4_1
                                                       U20/score_4_1
    SLICE_X35Y25.A2      net (fanout=6)        0.648   U20/score_4_1
    SLICE_X35Y25.A       Tilo                  0.259   U20/score_3_1
                                                       U20/score[9]_PWR_21_o_mod_13/Mmux_a[5]_a[9]_MUX_769_o11
    SLICE_X36Y24.C2      net (fanout=14)       1.065   U20/score[9]_PWR_21_o_mod_13/Madd_a[9]_GND_25_o_add_17_OUT_Madd_lut<5>
    SLICE_X36Y24.CMUX    Tilo                  0.343   score3<1>
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0010_INV_604_o11_G
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0010_INV_604_o11
    SLICE_X36Y24.A2      net (fanout=3)        0.601   U20/score[9]_PWR_21_o_mod_13/BUS_0010_INV_604_o
    SLICE_X36Y24.A       Tilo                  0.205   score3<1>
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o19_SW3
    SLICE_X36Y24.B4      net (fanout=1)        0.379   N94
    SLICE_X36Y24.B       Tilo                  0.205   score3<1>
                                                       U20/score[9]_PWR_21_o_mod_13/Mmux_o21
    DSP48_X1Y2.A1        net (fanout=1)        1.493   score3<1>
    DSP48_X1Y2.P4        Tdspdo_A_P            4.560   U3/Maddsub_PWR_4_o_score3[3]_MuLt_54_OUT
                                                       U3/Maddsub_PWR_4_o_score3[3]_MuLt_54_OUT
    RAMB16_X1Y2.ADDRA7   net (fanout=1)        1.148   num_add3<4>
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.350   U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.664ns (6.330ns logic, 5.334ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U20/score_3_2 (FF)
  Destination:          U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.373 - 0.396)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U20/score_3_2 to U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y26.BQ      Tcko                  0.391   U20/score_3_2
                                                       U20/score_3_2
    SLICE_X34Y26.C1      net (fanout=4)        1.497   U20/score_3_2
    SLICE_X34Y26.CMUX    Tilo                  0.361   U20/score_6_1
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o171_G
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o171
    SLICE_X35Y24.B1      net (fanout=3)        0.780   U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o17
    SLICE_X35Y24.B       Tilo                  0.259   U20/score_5_1
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o18
    SLICE_X37Y24.C3      net (fanout=3)        0.515   U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o112
    SLICE_X37Y24.C       Tilo                  0.259   N89
                                                       U20/score[9]_PWR_21_o_mod_13/Mmux_o41
    DSP48_X1Y2.A3        net (fanout=1)        1.493   score3<3>
    DSP48_X1Y2.P4        Tdspdo_A_P            4.560   U3/Maddsub_PWR_4_o_score3[3]_MuLt_54_OUT
                                                       U3/Maddsub_PWR_4_o_score3[3]_MuLt_54_OUT
    RAMB16_X1Y2.ADDRA7   net (fanout=1)        1.148   num_add3<4>
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.350   U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.613ns (6.180ns logic, 5.433ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U20/score_6_1 (FF)
  Destination:          U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.613ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.373 - 0.396)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U20/score_6_1 to U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y26.AQ      Tcko                  0.447   U20/score_6_1
                                                       U20/score_6_1
    SLICE_X36Y25.D1      net (fanout=5)        0.832   U20/score_6_1
    SLICE_X36Y25.CMUX    Topdc                 0.338   U20/score_4_1
                                                       U20/score[9]_PWR_21_o_mod_13/Madd_a[9]_GND_25_o_add_17_OUT_Madd_cy<4>11_F
                                                       U20/score[9]_PWR_21_o_mod_13/Madd_a[9]_GND_25_o_add_17_OUT_Madd_cy<4>11
    SLICE_X35Y26.A1      net (fanout=8)        0.845   U20/score[9]_PWR_21_o_mod_13/Madd_a[9]_GND_25_o_add_17_OUT_Madd_cy<4>
    SLICE_X35Y26.A       Tilo                  0.259   U20/score_3_2
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0010_INV_604_o11_SW2
    SLICE_X35Y24.B6      net (fanout=1)        0.308   N125
    SLICE_X35Y24.B       Tilo                  0.259   U20/score_5_1
                                                       U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o18
    SLICE_X37Y24.C3      net (fanout=3)        0.515   U20/score[9]_PWR_21_o_mod_13/BUS_0011_INV_615_o112
    SLICE_X37Y24.C       Tilo                  0.259   N89
                                                       U20/score[9]_PWR_21_o_mod_13/Mmux_o41
    DSP48_X1Y2.A3        net (fanout=1)        1.493   score3<3>
    DSP48_X1Y2.P4        Tdspdo_A_P            4.560   U3/Maddsub_PWR_4_o_score3[3]_MuLt_54_OUT
                                                       U3/Maddsub_PWR_4_o_score3[3]_MuLt_54_OUT
    RAMB16_X1Y2.ADDRA7   net (fanout=1)        1.148   num_add3<4>
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.350   U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       U19/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.613ns (6.472ns logic, 5.141ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U5/speed_8 (SLICE_X25Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/speed_8 (FF)
  Destination:          U5/speed_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/speed_8 to U5/speed_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.AQ      Tcko                  0.198   U5/speed<11>
                                                       U5/speed_8
    SLICE_X25Y23.A6      net (fanout=3)        0.031   U5/speed<8>
    SLICE_X25Y23.CLK     Tah         (-Th)    -0.215   U5/speed<11>
                                                       U5/speed_8_glue_set
                                                       U5/speed_8
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point U5/speed_11 (SLICE_X25Y23.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/speed_11 (FF)
  Destination:          U5/speed_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/speed_11 to U5/speed_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.DQ      Tcko                  0.198   U5/speed<11>
                                                       U5/speed_11
    SLICE_X25Y23.D6      net (fanout=3)        0.031   U5/speed<11>
    SLICE_X25Y23.CLK     Tah         (-Th)    -0.215   U5/speed<11>
                                                       U5/speed_11_glue_set
                                                       U5/speed_11
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point U1/regi_19 (SLICE_X8Y11.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/regi_19 (FF)
  Destination:          U1/regi_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/regi_19 to U1/regi_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y11.DQ       Tcko                  0.200   U1/regi<19>
                                                       U1/regi_19
    SLICE_X8Y11.D6       net (fanout=2)        0.022   U1/regi<19>
    SLICE_X8Y11.CLK      Tah         (-Th)    -0.237   U1/regi<19>
                                                       U1/regi<19>_rt
                                                       U1/Mcount_regi_xor<19>
                                                       U1/regi_19
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U24/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U24/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   11.950|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 340  Score: 232113  (Setup/Max: 232113, Hold: 0)

Constraints cover 1839815 paths, 0 nets, and 3111 connections

Design statistics:
   Minimum period:  11.950ns{1}   (Maximum frequency:  83.682MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 29 18:50:12 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 249 MB



