Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sat Jun 30 12:57:20 2018
| Host         : A00134636 running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file step_motor_methodology_drc_routed.rpt -pb step_motor_methodology_drc_routed.pb -rpx step_motor_methodology_drc_routed.rpx
| Design       : step_motor
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+-----------------------------+------------+
| Rule      | Severity | Description                 | Violations |
+-----------+----------+-----------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell | 2          |
+-----------+----------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin counter_v_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin counter_v_reg[1]/C is not reached by a timing clock
Related violations: <none>


