<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L141'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- AMDGPUISelDAGToDAG.cpp - A dag to dag inst selector for AMDGPU ----===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//==-----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Defines an instruction selector for the AMDGPU target.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUISelDAGToDAG.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPU.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUTargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AMDGPUMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/R600MCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;R600RegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIISelLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIMachineFunctionInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Analysis/UniformityAnalysis.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Analysis/ValueTracking.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/FunctionLoweringInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/SelectionDAG.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/SelectionDAGISel.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/SelectionDAGNodes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/InitializePasses.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef EXPENSIVE_CHECKS</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Analysis/LoopInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Dominators.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;amdgpu-isel&quot;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Instruction Selector Implementation</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>22.8k</pre></td><td class='code'><pre>static SDValue stripBitcast(SDValue Val) {</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>22.8k</pre></td><td class='code'><pre>  return Val.getOpcode() == ISD::BITCAST ? <div class='tooltip'>Val.getOperand(0)<span class='tooltip-content'>4.31k</span></div> : <div class='tooltip'>Val<span class='tooltip-content'>18.4k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L49' href='#L49'><span>49:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.31k</span>, <span class='None'>False</span>: <span class='covered-line'>18.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>22.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Figure out if this is really an extract of the high 16-bits of a dword.</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>5.06k</pre></td><td class='code'><pre>static bool isExtractHiElt(SDValue In, SDValue &amp;Out) {</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>5.06k</pre></td><td class='code'><pre>  In = stripBitcast(In);</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>5.06k</pre></td><td class='code'><pre>  if (In.getOpcode() == ISD::EXTRACT_VECTOR_ELT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L56' href='#L56'><span>56:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.43k</span>, <span class='None'>False</span>: <span class='covered-line'>3.62k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    if (ConstantSDNode *Idx = dyn_cast&lt;ConstantSDNode&gt;(In.getOperand(1))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L57' href='#L57'><span>57:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.43k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      if (!Idx-&gt;isOne())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L58' href='#L58'><span>58:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17k</span>, <span class='None'>False</span>: <span class='covered-line'>259</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>259</pre></td><td class='code'><pre>      Out = In.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>259</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>3.62k</pre></td><td class='code'><pre>  if (In.getOpcode() != ISD::TRUNCATE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.68k</span>, <span class='None'>False</span>: <span class='covered-line'>942</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>2.68k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>942</pre></td><td class='code'><pre>  SDValue Srl = In.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>942</pre></td><td class='code'><pre>  if (Srl.getOpcode() == ISD::SRL) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>532</span>, <span class='None'>False</span>: <span class='covered-line'>410</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>532</pre></td><td class='code'><pre>    if (ConstantSDNode *ShiftAmt = dyn_cast&lt;ConstantSDNode&gt;(Srl.getOperand(1))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L70' href='#L70'><span>70:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>532</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>532</pre></td><td class='code'><pre>      if (ShiftAmt-&gt;getZExtValue() == 16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L71' href='#L71'><span>71:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>506</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>506</pre></td><td class='code'><pre>        Out = stripBitcast(Srl.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>506</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>506</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>532</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>532</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>436</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>942</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Look through operations that obscure just looking at the low 16-bits of the</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// same register.</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>4.10k</pre></td><td class='code'><pre>static SDValue stripExtractLoElt(SDValue In) {</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>4.10k</pre></td><td class='code'><pre>  if (In.getOpcode() == ISD::EXTRACT_VECTOR_ELT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L84' href='#L84'><span>84:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19k</span>, <span class='None'>False</span>: <span class='covered-line'>2.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>    SDValue Idx = In.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>    if (isNullConstant(Idx) &amp;&amp; <div class='tooltip'>In.getValueSizeInBits() &lt;= 32<span class='tooltip-content'>272</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>272</span>, <span class='None'>False</span>: <span class='covered-line'>920</span>]
  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>272</span>, <span class='None'>False</span>: <span class='covered-line'>920</span>]
  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>272</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L86'><span>86:9</span></a></span>) to (<span class='line-number'><a href='#L86'><span>86:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (86:9)
     Condition C2 --> (86:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>272</pre></td><td class='code'><pre>      return In.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>3.83k</pre></td><td class='code'><pre>  if (In.getOpcode() == ISD::TRUNCATE) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L90' href='#L90'><span>90:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>260</span>, <span class='None'>False</span>: <span class='covered-line'>3.57k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>260</pre></td><td class='code'><pre>    SDValue Src = In.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>260</pre></td><td class='code'><pre>    if (Src.getValueType().getSizeInBits() == 32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L92' href='#L92'><span>92:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>259</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>259</pre></td><td class='code'><pre>      return stripBitcast(Src);</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>260</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>3.57k</pre></td><td class='code'><pre>  return In;</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>3.83k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_BEGIN</span>(AMDGPUDAGToDAGISel, &quot;amdgpu-isel&quot;,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  static void *initialize##passName##PassOnce(PassRegistry &amp;Registry) {</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>                      &quot;AMDGPU DAG-&gt;DAG Pattern Instruction Selection&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(AMDGPUArgumentUsageInfo)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(AMDGPUPerfHintAnalysis)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(UniformityInfoWrapperPass)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef EXPENSIVE_CHECKS</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>INITIALIZE_PASS_DEPENDENCY(DominatorTreeWrapperPass)</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>INITIALIZE_PASS_DEPENDENCY(LoopInfoWrapperPass)</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_END</span>(AMDGPUDAGToDAGISel, &quot;amdgpu-isel&quot;,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  PassInfo *PI = new PassInfo(                                                 \</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>      name, arg, &amp;passName::ID,                                                \</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>      PassInfo::NormalCtor_t(callDefaultCtor&lt;passName&gt;), cfg, analysis);       \</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  Registry.registerPass(*PI, true);                                            \</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  return PI;                                                                   \</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  }                                                                            \</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    &quot;AMDGPU DAG-&gt;DAG Pattern Instruction Selection&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This pass converts a legalized DAG into a AMDGPU-specific</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// DAG, ready for instruction scheduling.</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>FunctionPass *llvm::createAMDGPUISelDag(TargetMachine &amp;TM,</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>                                        CodeGenOptLevel OptLevel) {</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>  return new AMDGPUDAGToDAGISel(TM, OptLevel);</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPUDAGToDAGISel::AMDGPUDAGToDAGISel(TargetMachine &amp;TM,</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       CodeGenOptLevel OptLevel)</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>5.39k</pre></td><td class='code'><pre>    : SelectionDAGISel(ID, TM, OptLevel) {</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>5.39k</pre></td><td class='code'><pre>  EnableLateStructurizeCFG = AMDGPUTargetMachine::EnableLateStructurizeCFG;</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>5.39k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>77.8k</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef EXPENSIVE_CHECKS</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DominatorTree &amp; DT = getAnalysis&lt;DominatorTreeWrapperPass&gt;().getDomTree();</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LoopInfo * LI = &amp;getAnalysis&lt;LoopInfoWrapperPass&gt;().getLoopInfo();</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  for (auto &amp;L : LI-&gt;getLoopsInPreorder()) {</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    assert(L-&gt;isLCSSAForm(DT));</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>77.8k</pre></td><td class='code'><pre>  Subtarget = &amp;MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>77.8k</pre></td><td class='code'><pre>  Mode = SIModeRegisterDefaults(MF.getFunction(), *Subtarget);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>77.8k</pre></td><td class='code'><pre>  return SelectionDAGISel::runOnMachineFunction(MF);</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>77.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>677</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::fp16SrcZerosHighBits(unsigned Opc) const {</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // XXX - only need to list legal operations.</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>677</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  case ISD::FADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>570</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case ISD::FSUB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L143' href='#L143'><span>143:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>638</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>  case ISD::FMUL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L144' href='#L144'><span>144:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>607</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>  case ISD::FDIV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L145' href='#L145'><span>145:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>  case ISD::FREM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L146' href='#L146'><span>146:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>  case ISD::FCANONICALIZE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>579</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  case ISD::UINT_TO_FP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>675</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>  case ISD::SINT_TO_FP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>673</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>  case ISD::FABS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Fabs is lowered to a bit operation, but it&apos;s an and which will clear the</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // high bits anyway.</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>  case ISD::FSQRT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L153' href='#L153'><span>153:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>676</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>  case ISD::FSIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>  case ISD::FCOS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L155' href='#L155'><span>155:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>  case ISD::FPOWI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L156' href='#L156'><span>156:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>  case ISD::FPOW:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L157' href='#L157'><span>157:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>  case ISD::FLOG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>  case ISD::FLOG2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L159' href='#L159'><span>159:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>666</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>  case ISD::FLOG10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>  case ISD::FEXP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>343</pre></td><td class='code'><pre>  case ISD::FEXP2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L162' href='#L162'><span>162:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>666</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  case ISD::FCEIL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L163' href='#L163'><span>163:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>676</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>  case ISD::FTRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>676</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>  case ISD::FRINT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>  case ISD::FNEARBYINT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L166' href='#L166'><span>166:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>350</pre></td><td class='code'><pre>  case ISD::FROUNDEVEN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L167' href='#L167'><span>167:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>672</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>350</pre></td><td class='code'><pre>  case ISD::FROUND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L168' href='#L168'><span>168:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>351</pre></td><td class='code'><pre>  case ISD::FFLOOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>676</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>354</pre></td><td class='code'><pre>  case ISD::FMINNUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L170' href='#L170'><span>170:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>674</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>  case ISD::FMAXNUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L171' href='#L171'><span>171:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>675</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>  case ISD::FLDEXP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>671</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>  case AMDGPUISD::FRACT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L173' href='#L173'><span>173:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>  case AMDGPUISD::CLAMP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>660</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>380</pre></td><td class='code'><pre>  case AMDGPUISD::COS_HW:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L175' href='#L175'><span>175:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>676</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>  case AMDGPUISD::SIN_HW:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>676</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>  case AMDGPUISD::FMIN3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L177' href='#L177'><span>177:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>  case AMDGPUISD::FMAX3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L178' href='#L178'><span>178:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>  case AMDGPUISD::FMED3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>  case AMDGPUISD::FMAD_FTZ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>  case AMDGPUISD::RCP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L181' href='#L181'><span>181:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  case AMDGPUISD::RSQ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L182' href='#L182'><span>182:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>676</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  case AMDGPUISD::RCP_IFLAG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L183' href='#L183'><span>183:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // On gfx10, all 16-bit instructions preserve the high bits.</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>    return Subtarget-&gt;getGeneration() &lt;= AMDGPUSubtarget::GFX9;</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  case ISD::FP_ROUND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L186' href='#L186'><span>186:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>611</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We may select fptrunc (fma/mad) to mad_mixlo, which does not zero the</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // high bits on gfx9.</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: If we had the source node we could see if the source was fma/mad</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    return Subtarget-&gt;getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS;</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  case ISD::FMA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L191' href='#L191'><span>191:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>656</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  case ISD::FMAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L192' href='#L192'><span>192:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>662</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  case AMDGPUISD::DIV_FIXUP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L193' href='#L193'><span>193:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>672</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    return Subtarget-&gt;getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS;</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L195' href='#L195'><span>195:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>188</span>, <span class='None'>False</span>: <span class='covered-line'>489</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // fcopysign, select and others may be lowered to 32-bit bit operations</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // which don&apos;t zero the high bits.</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>677</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>677</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>5.29k</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::getAnalysisUsage(AnalysisUsage &amp;AU) const {</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>5.29k</pre></td><td class='code'><pre>  AU.addRequired&lt;AMDGPUArgumentUsageInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>5.29k</pre></td><td class='code'><pre>  AU.addRequired&lt;UniformityInfoWrapperPass&gt;();</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef EXPENSIVE_CHECKS</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AU.addRequired&lt;DominatorTreeWrapperPass&gt;();</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AU.addRequired&lt;LoopInfoWrapperPass&gt;();</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>5.29k</pre></td><td class='code'><pre>  SelectionDAGISel::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>5.29k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>38.9k</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::matchLoadD16FromBuildVector(SDNode *N) const {</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>38.9k</pre></td><td class='code'><pre>  assert(Subtarget-&gt;d16PreservesUnusedBits());</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>38.9k</pre></td><td class='code'><pre>  MVT VT = N-&gt;getValueType(0).getSimpleVT();</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>38.9k</pre></td><td class='code'><pre>  if (VT != MVT::v2i16 &amp;&amp; <div class='tooltip'>VT != MVT::v2f16<span class='tooltip-content'>35.8k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.7k</span>, <span class='None'>False</span>: <span class='covered-line'>5.26k</span>]
  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35.8k</span>, <span class='None'>False</span>: <span class='covered-line'>3.18k</span>]
  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.7k</span>, <span class='None'>False</span>: <span class='covered-line'>2.07k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L215'><span>215:7</span></a></span>) to (<span class='line-number'><a href='#L215'><span>215:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (215:7)
     Condition C2 --> (215:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>33.7k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>5.26k</pre></td><td class='code'><pre>  SDValue Lo = N-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>5.26k</pre></td><td class='code'><pre>  SDValue Hi = N-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>5.26k</pre></td><td class='code'><pre>  LoadSDNode *LdHi = dyn_cast&lt;LoadSDNode&gt;(stripBitcast(Hi));</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // build_vector lo, (load ptr) -&gt; load_d16_hi ptr, lo</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // build_vector lo, (zextload ptr from i8) -&gt; load_d16_hi_u8 ptr, lo</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // build_vector lo, (sextload ptr from i8) -&gt; load_d16_hi_i8 ptr, lo</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Need to check for possible indirect dependencies on the other half of the</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // vector to avoid introducing a cycle.</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>5.26k</pre></td><td class='code'><pre>  if (LdHi &amp;&amp; <div class='tooltip'>Hi.hasOneUse()<span class='tooltip-content'>307</span></div> &amp;&amp; <div class='tooltip'>!LdHi-&gt;isPredecessorOf(Lo.getNode())<span class='tooltip-content'>296</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>307</span>, <span class='None'>False</span>: <span class='covered-line'>4.95k</span>]
  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>296</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>290</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L229'><span>229:7</span></a></span>) to (<span class='line-number'><a href='#L229'><span>229:69</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (229:7)
     Condition C2 --> (229:15)
     Condition C3 --> (229:33)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    SDVTList VTList = CurDAG-&gt;getVTList(VT, MVT::Other);</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    SDValue TiedIn = CurDAG-&gt;getNode(ISD::SCALAR_TO_VECTOR, SDLoc(N), VT, Lo);</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    SDValue Ops[] = {</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>      LdHi-&gt;getChain(), LdHi-&gt;getBasePtr(), TiedIn</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    unsigned LoadOp = AMDGPUISD::LOAD_D16_HI;</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    if (LdHi-&gt;getMemoryVT() == MVT::i8) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L238' href='#L238'><span>238:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83</span>, <span class='None'>False</span>: <span class='covered-line'>207</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>      LoadOp = LdHi-&gt;getExtensionType() == ISD::SEXTLOAD ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L239' href='#L239'><span>239:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        <div class='tooltip'>AMDGPUISD::LOAD_D16_HI_I8<span class='tooltip-content'>39</span></div> : AMDGPUISD::LOAD_D16_HI_U8;</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>      assert(LdHi-&gt;getMemoryVT() == MVT::i16);</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    SDValue NewLoadHi =</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>      CurDAG-&gt;getMemIntrinsicNode(LoadOp, SDLoc(LdHi), VTList,</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>                                  Ops, LdHi-&gt;getMemoryVT(),</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>                                  LdHi-&gt;getMemOperand());</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    CurDAG-&gt;ReplaceAllUsesOfValueWith(SDValue(N, 0), NewLoadHi);</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    CurDAG-&gt;ReplaceAllUsesOfValueWith(SDValue(LdHi, 1), NewLoadHi.getValue(1));</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // build_vector (load ptr), hi -&gt; load_d16_lo ptr, hi</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // build_vector (zextload ptr from i8), hi -&gt; load_d16_lo_u8 ptr, hi</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // build_vector (sextload ptr from i8), hi -&gt; load_d16_lo_i8 ptr, hi</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>4.97k</pre></td><td class='code'><pre>  LoadSDNode *LdLo = dyn_cast&lt;LoadSDNode&gt;(stripBitcast(Lo));</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>4.97k</pre></td><td class='code'><pre>  if (LdLo &amp;&amp; <div class='tooltip'>Lo.hasOneUse()<span class='tooltip-content'>229</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L259' href='#L259'><span>259:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>229</span>, <span class='None'>False</span>: <span class='covered-line'>4.74k</span>]
  Branch (<span class='line-number'><a name='L259' href='#L259'><span>259:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>218</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L259'><span>259:7</span></a></span>) to (<span class='line-number'><a href='#L259'><span>259:29</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (259:7)
     Condition C2 --> (259:15)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>    SDValue TiedIn = getHi16Elt(Hi);</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>    if (!TiedIn || <div class='tooltip'>LdLo-&gt;isPredecessorOf(TiedIn.getNode())<span class='tooltip-content'>191</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>191</span>]
  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>173</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L261'><span>261:9</span></a></span>) to (<span class='line-number'><a href='#L261'><span>261:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (261:9)
     Condition C2 --> (261:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>    SDVTList VTList = CurDAG-&gt;getVTList(VT, MVT::Other);</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>    unsigned LoadOp = AMDGPUISD::LOAD_D16_LO;</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>    if (LdLo-&gt;getMemoryVT() == MVT::i8) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L266' href='#L266'><span>266:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>97</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>      LoadOp = LdLo-&gt;getExtensionType() == ISD::SEXTLOAD ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>        <div class='tooltip'>AMDGPUISD::LOAD_D16_LO_I8<span class='tooltip-content'>37</span></div> : AMDGPUISD::LOAD_D16_LO_U8;</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>      assert(LdLo-&gt;getMemoryVT() == MVT::i16);</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>    TiedIn = CurDAG-&gt;getNode(ISD::BITCAST, SDLoc(N), VT, TiedIn);</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>    SDValue Ops[] = {</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>      LdLo-&gt;getChain(), LdLo-&gt;getBasePtr(), TiedIn</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>    SDValue NewLoadLo =</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>      CurDAG-&gt;getMemIntrinsicNode(LoadOp, SDLoc(LdLo), VTList,</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>                                  Ops, LdLo-&gt;getMemoryVT(),</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>                                  LdLo-&gt;getMemOperand());</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>    CurDAG-&gt;ReplaceAllUsesOfValueWith(SDValue(N, 0), NewLoadLo);</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>    CurDAG-&gt;ReplaceAllUsesOfValueWith(SDValue(LdLo, 1), NewLoadLo.getValue(1));</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>4.75k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>4.97k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>90.2k</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::PreprocessISelDAG() {</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>90.2k</pre></td><td class='code'><pre>  if (!Subtarget-&gt;d16PreservesUnusedBits())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.3k</span>, <span class='None'>False</span>: <span class='covered-line'>43.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>46.3k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>43.8k</pre></td><td class='code'><pre>  SelectionDAG::allnodes_iterator Position = CurDAG-&gt;allnodes_end();</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>43.8k</pre></td><td class='code'><pre>  bool MadeChange = false;</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>1.29M</pre></td><td class='code'><pre>  while (Position != CurDAG-&gt;allnodes_begin()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L299' href='#L299'><span>299:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.25M</span>, <span class='None'>False</span>: <span class='covered-line'>43.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>    SDNode *N = &amp;*--Position;</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>    if (N-&gt;use_empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.20M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>43.8k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>1.20M</pre></td><td class='code'><pre>    switch (N-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>38.9k</pre></td><td class='code'><pre>    case ISD::BUILD_VECTOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L305' href='#L305'><span>305:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38.9k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // TODO: Match load d16 from shl (extload:i16), 16</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>38.9k</pre></td><td class='code'><pre>      MadeChange |= matchLoadD16FromBuildVector(N);</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>38.9k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L309' href='#L309'><span>309:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.16M</span>, <span class='None'>False</span>: <span class='covered-line'>38.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>1.20M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>1.20M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>43.8k</pre></td><td class='code'><pre>  if (MadeChange) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L314' href='#L314'><span>314:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>439</span>, <span class='None'>False</span>: <span class='covered-line'>43.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>    CurDAG-&gt;RemoveDeadNodes();</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;After PreProcess:\n&quot;;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>439</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>               CurDAG-&gt;dump(););</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>43.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>22.9k</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::isInlineImmediate(const SDNode *N) const {</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>22.9k</pre></td><td class='code'><pre>  if (N-&gt;isUndef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L322' href='#L322'><span>322:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>22.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>22.9k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = Subtarget-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>22.9k</pre></td><td class='code'><pre>  if (const ConstantSDNode *C = dyn_cast&lt;ConstantSDNode&gt;(N))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L326' href='#L326'><span>326:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.4k</span>, <span class='None'>False</span>: <span class='covered-line'>3.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>19.4k</pre></td><td class='code'><pre>    return TII-&gt;isInlineConstant(C-&gt;getAPIntValue());</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>3.56k</pre></td><td class='code'><pre>  if (const ConstantFPSDNode *C = dyn_cast&lt;ConstantFPSDNode&gt;(N))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L329' href='#L329'><span>329:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.60k</span>, <span class='None'>False</span>: <span class='covered-line'>1.96k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>1.60k</pre></td><td class='code'><pre>    return TII-&gt;isInlineConstant(C-&gt;getValueAPF());</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>3.56k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Determine the register class for \p OpNo</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns The register class of the virtual register that will be used for</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the given operand number \OpNo or NULL if the register class cannot be</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// determined.</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass *AMDGPUDAGToDAGISel::getOperandRegClass(SDNode *N,</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>                                                          unsigned OpNo) const {</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>  if (!N-&gt;isMachineOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.78k</span>, <span class='None'>False</span>: <span class='covered-line'>98.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>5.78k</pre></td><td class='code'><pre>    if (N-&gt;getOpcode() == ISD::CopyToReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L342' href='#L342'><span>342:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.78k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>5.78k</pre></td><td class='code'><pre>      Register Reg = cast&lt;RegisterSDNode&gt;(N-&gt;getOperand(1))-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>5.78k</pre></td><td class='code'><pre>      if (Reg.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L344' href='#L344'><span>344:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.92k</span>, <span class='None'>False</span>: <span class='covered-line'>2.86k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>2.92k</pre></td><td class='code'><pre>        MachineRegisterInfo &amp;MRI = CurDAG-&gt;getMachineFunction().getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>2.92k</pre></td><td class='code'><pre>        return MRI.getRegClass(Reg);</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>2.92k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>2.86k</pre></td><td class='code'><pre>      const SIRegisterInfo *TRI</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>2.86k</pre></td><td class='code'><pre>        = static_cast&lt;const GCNSubtarget *&gt;(Subtarget)-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>2.86k</pre></td><td class='code'><pre>      return TRI-&gt;getPhysRegBaseClass(Reg);</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>5.78k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return nullptr</span>;</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>5.78k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>98.2k</pre></td><td class='code'><pre>  switch (N-&gt;getMachineOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>93.3k</pre></td><td class='code'><pre>  default: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L358' href='#L358'><span>358:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93.3k</span>, <span class='None'>False</span>: <span class='covered-line'>4.83k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>93.3k</pre></td><td class='code'><pre>    const MCInstrDesc &amp;Desc =</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>93.3k</pre></td><td class='code'><pre>        Subtarget-&gt;getInstrInfo()-&gt;get(N-&gt;getMachineOpcode());</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>93.3k</pre></td><td class='code'><pre>    unsigned OpIdx = Desc.getNumDefs() + OpNo;</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>93.3k</pre></td><td class='code'><pre>    if (OpIdx &gt;= Desc.getNumOperands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>93.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return nullptr</span>;</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>93.3k</pre></td><td class='code'><pre>    int RegClass = Desc.operands()[OpIdx].RegClass;</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>93.3k</pre></td><td class='code'><pre>    if (RegClass == -1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L365' href='#L365'><span>365:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>278</span>, <span class='None'>False</span>: <span class='covered-line'>93.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>      return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>93.0k</pre></td><td class='code'><pre>    return Subtarget-&gt;getRegisterInfo()-&gt;getRegClass(RegClass);</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>93.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>  case AMDGPU::REG_SEQUENCE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L370' href='#L370'><span>370:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.83k</span>, <span class='None'>False</span>: <span class='covered-line'>93.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>    unsigned RCID = N-&gt;getConstantOperandVal(0);</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>    const TargetRegisterClass *SuperRC =</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>        Subtarget-&gt;getRegisterInfo()-&gt;getRegClass(RCID);</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>    SDValue SubRegOp = N-&gt;getOperand(OpNo + 1);</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>    unsigned SubRegIdx = SubRegOp-&gt;getAsZExtVal();</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>    return Subtarget-&gt;getRegisterInfo()-&gt;getSubClassWithSubReg(SuperRC,</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>                                                              SubRegIdx);</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>93.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>98.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>98.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SDNode *AMDGPUDAGToDAGISel::glueCopyToOp(SDNode *N, SDValue NewChain,</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>                                         SDValue Glue) const {</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  SmallVector &lt;SDValue, 8&gt; Ops;</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  Ops.push_back(NewChain); // Replace the chain.</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>41.1k</pre></td><td class='code'><pre>  for (unsigned i = 1, e = N-&gt;getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>29.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L387' href='#L387'><span>387:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.5k</span>, <span class='None'>False</span>: <span class='covered-line'>11.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>    Ops.push_back(N-&gt;getOperand(i));</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  Ops.push_back(Glue);</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  return CurDAG-&gt;MorphNodeTo(N, N-&gt;getOpcode(), N-&gt;getVTList(), Ops);</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>SDNode *AMDGPUDAGToDAGISel::glueCopyToM0(SDNode *N, SDValue Val) const {</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  const SITargetLowering&amp; Lowering =</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>    *static_cast&lt;const SITargetLowering*&gt;(getTargetLowering());</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  assert(N-&gt;getOperand(0).getValueType() == MVT::Other &amp;&amp; &quot;Expected chain&quot;);</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  SDValue M0 = Lowering.copyToM0(*CurDAG, N-&gt;getOperand(0), SDLoc(N), Val);</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  return glueCopyToOp(N, M0, M0.getValue(1));</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>195k</pre></td><td class='code'><pre>SDNode *AMDGPUDAGToDAGISel::glueCopyToM0LDSInit(SDNode *N) const {</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>195k</pre></td><td class='code'><pre>  unsigned AS = cast&lt;MemSDNode&gt;(N)-&gt;getAddressSpace();</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>195k</pre></td><td class='code'><pre>  if (AS == AMDGPUAS::LOCAL_ADDRESS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.7k</span>, <span class='None'>False</span>: <span class='covered-line'>171k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>24.7k</pre></td><td class='code'><pre>    if (Subtarget-&gt;ldsRequiresM0Init())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L407' href='#L407'><span>407:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.2k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>11.2k</pre></td><td class='code'><pre>      return glueCopyToM0(N, CurDAG-&gt;getTargetConstant(-1, SDLoc(N), MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>  } else if (AS == AMDGPUAS::REGION_ADDRESS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L409' href='#L409'><span>409:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>171k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    MachineFunction &amp;MF = CurDAG-&gt;getMachineFunction();</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    unsigned Value = MF.getInfo&lt;SIMachineFunctionInfo&gt;()-&gt;getGDSSize();</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    return</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>        glueCopyToM0(N, CurDAG-&gt;getTargetConstant(Value, SDLoc(N), MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>184k</pre></td><td class='code'><pre>  return N;</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>195k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineSDNode *AMDGPUDAGToDAGISel::buildSMovImm64(SDLoc &amp;DL, uint64_t Imm,</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>                                                  EVT VT) const {</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>  SDNode *Lo = CurDAG-&gt;getMachineNode(</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>      AMDGPU::S_MOV_B32, DL, MVT::i32,</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>      CurDAG-&gt;getTargetConstant(Imm &amp; 0xFFFFFFFF, DL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>  SDNode *Hi =</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>      CurDAG-&gt;getMachineNode(AMDGPU::S_MOV_B32, DL, MVT::i32,</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>                             CurDAG-&gt;getTargetConstant(Imm &gt;&gt; 32, DL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>  const SDValue Ops[] = {</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>      CurDAG-&gt;getTargetConstant(AMDGPU::SReg_64RegClassID, DL, MVT::i32),</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>      SDValue(Lo, 0), CurDAG-&gt;getTargetConstant(AMDGPU::sub0, DL, MVT::i32),</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>      SDValue(Hi, 0), CurDAG-&gt;getTargetConstant(AMDGPU::sub1, DL, MVT::i32)};</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>  return CurDAG-&gt;getMachineNode(TargetOpcode::REG_SEQUENCE, DL, VT, Ops);</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectBuildVector(SDNode *N, unsigned RegClassID) {</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>  EVT VT = N-&gt;getValueType(0);</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>  unsigned NumVectorElts = VT.getVectorNumElements();</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>  EVT EltVT = VT.getVectorElementType();</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>  SDLoc DL(N);</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>  SDValue RegClass = CurDAG-&gt;getTargetConstant(RegClassID, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>  if (NumVectorElts == 1) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L441' href='#L441'><span>441:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    CurDAG-&gt;SelectNodeTo(N, AMDGPU::COPY_TO_REGCLASS, EltVT, N-&gt;getOperand(0),</span></pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                         RegClass);</span></pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>  assert(NumVectorElts &lt;= 32 &amp;&amp; &quot;Vectors with more than 32 elements not &quot;</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>                                  &quot;supported yet&quot;);</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 32 = Max Num Vector Elements</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2 = 2 REG_SEQUENCE operands per element (value, subreg index)</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 1 = Vector Register Class</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>  SmallVector&lt;SDValue, 32 * 2 + 1&gt; RegSeqArgs(NumVectorElts * 2 + 1);</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>  bool IsGCN = CurDAG-&gt;getSubtarget().getTargetTriple().getArch() ==</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>               Triple::amdgcn;</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>  RegSeqArgs[0] = CurDAG-&gt;getTargetConstant(RegClassID, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>  bool IsRegSeq = true;</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>  unsigned NOps = N-&gt;getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>293k</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; NOps; <div class='tooltip'>i++<span class='tooltip-content'>223k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L459' href='#L459'><span>459:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>223k</span>, <span class='None'>False</span>: <span class='covered-line'>70.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // XXX: Why is this here?</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>223k</pre></td><td class='code'><pre>    if (isa&lt;RegisterSDNode&gt;(N-&gt;getOperand(i))) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L461' href='#L461'><span>461:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>223k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      IsRegSeq = false;</span></pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break;</span></pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>223k</pre></td><td class='code'><pre>    unsigned Sub = IsGCN ? <div class='tooltip'>SIRegisterInfo::getSubRegFromChannel(i)<span class='tooltip-content'>213k</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>213k</span>, <span class='None'>False</span>: <span class='covered-line'>9.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>223k</pre></td><td class='code'><pre>                         : <div class='tooltip'>R600RegisterInfo::getSubRegFromChannel(i)<span class='tooltip-content'>9.25k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>223k</pre></td><td class='code'><pre>    RegSeqArgs[1 + (2 * i)] = N-&gt;getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>223k</pre></td><td class='code'><pre>    RegSeqArgs[1 + (2 * i) + 1] = CurDAG-&gt;getTargetConstant(Sub, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>223k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>  if (NOps != NumVectorElts) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L470' href='#L470'><span>470:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>70.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Fill in the missing undef elements if this was a scalar_to_vector.</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    assert(N-&gt;getOpcode() == ISD::SCALAR_TO_VECTOR &amp;&amp; NOps &lt; NumVectorElts);</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    MachineSDNode *ImpDef = CurDAG-&gt;getMachineNode(TargetOpcode::IMPLICIT_DEF,</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>                                                   DL, EltVT);</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    for (unsigned i = NOps; i &lt; NumVectorElts; <div class='tooltip'>++i<span class='tooltip-content'>15</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L475' href='#L475'><span>475:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      unsigned Sub = IsGCN ? SIRegisterInfo::getSubRegFromChannel(i)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L476' href='#L476'><span>476:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                           : <div class='tooltip'><span class='red'>R600RegisterInfo::getSubRegFromChannel(i)</span><span class='tooltip-content'>0</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      RegSeqArgs[1 + (2 * i)] = SDValue(ImpDef, 0);</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      RegSeqArgs[1 + (2 * i) + 1] =</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>          CurDAG-&gt;getTargetConstant(Sub, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>  if (!IsRegSeq)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>SelectCode(N)</span>;</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>  CurDAG-&gt;SelectNodeTo(N, AMDGPU::REG_SEQUENCE, N-&gt;getVTList(), RegSeqArgs);</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>2.13M</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::Select(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>2.13M</pre></td><td class='code'><pre>  unsigned int Opc = N-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>2.13M</pre></td><td class='code'><pre>  if (N-&gt;isMachineOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L491' href='#L491'><span>491:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.3k</span>, <span class='None'>False</span>: <span class='covered-line'>2.12M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>    N-&gt;setNodeId(-1);</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>    return;   // Already selected.</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // isa&lt;MemSDNode&gt; almost works but is slightly too permissive for some DS</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // intrinsics.</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>2.12M</pre></td><td class='code'><pre>  if (Opc == ISD::LOAD || <div class='tooltip'>Opc == ISD::STORE<span class='tooltip-content'>2.00M</span></div> || <div class='tooltip'>isa&lt;AtomicSDNode&gt;(N)<span class='tooltip-content'>1.93M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L498' href='#L498'><span>498:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113k</span>, <span class='None'>False</span>: <span class='covered-line'>2.00M</span>]
  Branch (<span class='line-number'><a name='L498' href='#L498'><span>498:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.93M</span>]
  Branch (<span class='line-number'><a name='L498' href='#L498'><span>498:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>2.12M</pre></td><td class='code'><pre>      <div class='tooltip'>Opc == AMDGPUISD::ATOMIC_LOAD_FMIN<span class='tooltip-content'>1.92M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L499' href='#L499'><span>499:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>2.12M</pre></td><td class='code'><pre>      <div class='tooltip'>Opc == AMDGPUISD::ATOMIC_LOAD_FMAX<span class='tooltip-content'>1.92M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L500' href='#L500'><span>500:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L498'><span>498:7</span></a></span>) to (<span class='line-number'><a href='#L498'><span>500:41</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (498:7)
     Condition C2 --> (498:27)
     Condition C3 --> (498:48)
     Condition C4 --> (499:7)
     Condition C5 --> (500:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  F,  T  = T      }
  4 { F,  F,  F,  T,  -  = T      }
  5 { F,  F,  T,  -,  -  = T      }
  6 { F,  T,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,6)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (1,4)
  C5-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>195k</pre></td><td class='code'><pre>    N = glueCopyToM0LDSInit(N);</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>195k</pre></td><td class='code'><pre>    SelectCode(N);</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>195k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>195k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>1.92M</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>1.56M</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L507' href='#L507'><span>507:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.56M</span>, <span class='None'>False</span>: <span class='covered-line'>360k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>1.56M</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We are selecting i64 ADD here instead of custom lower it during</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // DAG legalization, so we can fold some i64 ADDs used for address</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // calculation into the LOAD and STORE instructions.</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>1.56M</pre></td><td class='code'><pre>  case ISD::ADDC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L512' href='#L512'><span>512:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>409</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>818</pre></td><td class='code'><pre>  case ISD::ADDE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L513' href='#L513'><span>513:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>409</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>904</pre></td><td class='code'><pre>  case ISD::SUBC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L514' href='#L514'><span>514:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>  case ISD::SUBE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L515' href='#L515'><span>515:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>    if (N-&gt;getValueType(0) != MVT::i64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L516' href='#L516'><span>516:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>330</span>, <span class='None'>False</span>: <span class='covered-line'>660</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>    SelectADD_SUB_I64(N);</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>466</pre></td><td class='code'><pre>  case ISD::UADDO_CARRY:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L522' href='#L522'><span>522:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>466</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>  case ISD::USUBO_CARRY:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L523' href='#L523'><span>523:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>455</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>    if (N-&gt;getValueType(0) != MVT::i32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L524' href='#L524'><span>524:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>921</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>    SelectAddcSubb(N);</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>  case ISD::UADDO:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L529' href='#L529'><span>529:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>257</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>  case ISD::USUBO: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L530' href='#L530'><span>530:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>315</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>    SelectUADDO_USUBO(N);</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  case AMDGPUISD::FMUL_W_CHAIN: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L534' href='#L534'><span>534:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>304</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>    SelectFMUL_W_CHAIN(N);</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  case AMDGPUISD::FMA_W_CHAIN: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.52k</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    SelectFMA_W_CHAIN(N);</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>255</pre></td><td class='code'><pre>  case ISD::SCALAR_TO_VECTOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>255</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>73.1k</pre></td><td class='code'><pre>  case ISD::BUILD_VECTOR: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.85M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>73.1k</pre></td><td class='code'><pre>    EVT VT = N-&gt;getValueType(0);</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>73.1k</pre></td><td class='code'><pre>    unsigned NumVectorElts = VT.getVectorNumElements();</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>73.1k</pre></td><td class='code'><pre>    if (VT.getScalarSizeInBits() == 16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L547' href='#L547'><span>547:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.33k</span>, <span class='None'>False</span>: <span class='covered-line'>67.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>5.33k</pre></td><td class='code'><pre>      if (Opc == ISD::BUILD_VECTOR &amp;&amp; <div class='tooltip'>NumVectorElts == 2<span class='tooltip-content'>5.08k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L548' href='#L548'><span>548:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.08k</span>, <span class='None'>False</span>: <span class='covered-line'>248</span>]
  Branch (<span class='line-number'><a name='L548' href='#L548'><span>548:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.08k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L548'><span>548:11</span></a></span>) to (<span class='line-number'><a href='#L548'><span>548:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (548:11)
     Condition C2 --> (548:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>5.08k</pre></td><td class='code'><pre>        if (SDNode *Packed = packConstantV2I16(N, *CurDAG)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.06k</span>, <span class='None'>False</span>: <span class='covered-line'>4.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>          ReplaceNode(N, Packed);</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>          return;</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>5.08k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>4.27k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>5.33k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>    assert(VT.getVectorElementType().bitsEq(MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>    unsigned RegClassID =</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>        SIRegisterInfo::getSGPRClassForBitWidth(NumVectorElts * 32)-&gt;getID();</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>    SelectBuildVector(N, RegClassID);</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>  case ISD::BUILD_PAIR: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L564' href='#L564'><span>564:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.91M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    SDValue RC, SubReg0, SubReg1;</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    SDLoc DL(N);</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    if (N-&gt;getValueType(0) == MVT::i128) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L567' href='#L567'><span>567:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      RC = CurDAG-&gt;getTargetConstant(AMDGPU::SGPR_128RegClassID, DL, MVT::i32);</span></pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      SubReg0 = CurDAG-&gt;getTargetConstant(AMDGPU::sub0_sub1, DL, MVT::i32);</span></pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      SubReg1 = CurDAG-&gt;getTargetConstant(AMDGPU::sub2_sub3, DL, MVT::i32);</span></pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre><span class='red'>    }</span> else if (N-&gt;getValueType(0) == MVT::i64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L571' href='#L571'><span>571:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.8k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>      RC = CurDAG-&gt;getTargetConstant(AMDGPU::SReg_64RegClassID, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>      SubReg0 = CurDAG-&gt;getTargetConstant(AMDGPU::sub0, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>      SubReg1 = CurDAG-&gt;getTargetConstant(AMDGPU::sub1, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unhandled value type for BUILD_PAIR&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    const SDValue Ops[] = { RC, N-&gt;getOperand(0), SubReg0,</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>                            N-&gt;getOperand(1), SubReg1 };</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    ReplaceNode(N, CurDAG-&gt;getMachineNode(TargetOpcode::REG_SEQUENCE, DL,</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>                                          N-&gt;getValueType(0), Ops));</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>70.5k</pre></td><td class='code'><pre>  case ISD::Constant:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70.5k</span>, <span class='None'>False</span>: <span class='covered-line'>1.85M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>86.4k</pre></td><td class='code'><pre>  case ISD::ConstantFP: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L586' href='#L586'><span>586:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.9k</span>, <span class='None'>False</span>: <span class='covered-line'>1.90M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>86.4k</pre></td><td class='code'><pre>    if (N-&gt;getValueType(0).getSizeInBits() != 64 || <div class='tooltip'>isInlineImmediate(N)<span class='tooltip-content'>11.7k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L587' href='#L587'><span>587:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83.9k</span>, <span class='None'>False</span>: <span class='covered-line'>2.47k</span>]
  Branch (<span class='line-number'><a name='L587' href='#L587'><span>587:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74.7k</span>, <span class='None'>False</span>: <span class='covered-line'>11.7k</span>]
  Branch (<span class='line-number'><a name='L587' href='#L587'><span>587:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.23k</span>, <span class='None'>False</span>: <span class='covered-line'>2.47k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L587'><span>587:9</span></a></span>) to (<span class='line-number'><a href='#L587'><span>587:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (587:9)
     Condition C2 --> (587:53)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>83.9k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>    uint64_t Imm;</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>    if (ConstantFPSDNode *FP = dyn_cast&lt;ConstantFPSDNode&gt;(N)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L591' href='#L591'><span>591:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>482</span>, <span class='None'>False</span>: <span class='covered-line'>1.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>482</pre></td><td class='code'><pre>      Imm = FP-&gt;getValueAPF().bitcastToAPInt().getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>482</pre></td><td class='code'><pre>      if (AMDGPU::isValid32BitLiteral(Imm, true))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>433</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>433</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>      ConstantSDNode *C = cast&lt;ConstantSDNode&gt;(N);</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>      Imm = C-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>      if (AMDGPU::isValid32BitLiteral(Imm, false))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L598' href='#L598'><span>598:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.66k</span>, <span class='None'>False</span>: <span class='covered-line'>326</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>375</pre></td><td class='code'><pre>    SDLoc DL(N);</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>375</pre></td><td class='code'><pre>    ReplaceNode(N, buildSMovImm64(DL, Imm, N-&gt;getValueType(0)));</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>375</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case AMDGPUISD::BFE_I32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L606' href='#L606'><span>606:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  case AMDGPUISD::BFE_U32: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L607' href='#L607'><span>607:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // There is a scalar version available, but unlike the vector version which</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // has a separate operand for the offset and width, the scalar version packs</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the width and offset into a single operand. Try to move to the scalar</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // version if the offsets are constant, so that we can try to keep extended</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // loads of kernel arguments in SGPRs.</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Technically we could try to pattern match scalar bitshifts of</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // dynamic values, but it&apos;s probably not useful.</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>    ConstantSDNode *Offset = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>    if (!Offset)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>123</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>    ConstantSDNode *Width = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;getOperand(2));</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>    if (!Width)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L621' href='#L621'><span>621:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>119</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>119</pre></td><td class='code'><pre>    bool Signed = Opc == AMDGPUISD::BFE_I32;</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>119</pre></td><td class='code'><pre>    uint32_t OffsetVal = Offset-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>119</pre></td><td class='code'><pre>    uint32_t WidthVal = Width-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>119</pre></td><td class='code'><pre>    ReplaceNode(N, getBFE32(Signed, SDLoc(N), N-&gt;getOperand(0), OffsetVal,</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>119</pre></td><td class='code'><pre>                            WidthVal));</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>119</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  case AMDGPUISD::DIV_SCALE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L633' href='#L633'><span>633:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.31k</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>    SelectDIV_SCALE(N);</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  case AMDGPUISD::MAD_I64_I32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L637' href='#L637'><span>637:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>  case AMDGPUISD::MAD_U64_U32: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L638' href='#L638'><span>638:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>288</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>    SelectMAD_64_32(N);</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  case ISD::SMUL_LOHI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L642' href='#L642'><span>642:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  case ISD::UMUL_LOHI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L643' href='#L643'><span>643:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>524</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>    return SelectMUL_LOHI(N);</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>  case ISD::CopyToReg: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L645' href='#L645'><span>645:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113k</span>, <span class='None'>False</span>: <span class='covered-line'>1.81M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>    const SITargetLowering&amp; Lowering =</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>      *static_cast&lt;const SITargetLowering*&gt;(getTargetLowering());</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>    N = Lowering.legalizeTargetIndependentNode(N, *CurDAG);</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>21.8k</pre></td><td class='code'><pre>  case ISD::AND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L651' href='#L651'><span>651:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.90M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>38.7k</pre></td><td class='code'><pre>  case ISD::SRL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L652' href='#L652'><span>652:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.90M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>43.1k</pre></td><td class='code'><pre>  case ISD::SRA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L653' href='#L653'><span>653:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.46k</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>  case ISD::SIGN_EXTEND_INREG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L654' href='#L654'><span>654:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.27k</span>, <span class='None'>False</span>: <span class='covered-line'>1.91M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>    if (N-&gt;getValueType(0) != MVT::i32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L655' href='#L655'><span>655:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.0k</span>, <span class='None'>False</span>: <span class='covered-line'>39.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>39.4k</pre></td><td class='code'><pre>    SelectS_BFE(N);</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>39.4k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>  case ISD::BRCOND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L660' href='#L660'><span>660:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.00k</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>    SelectBRCOND(N);</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>1.83k</pre></td><td class='code'><pre>  case ISD::FP_EXTEND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L663' href='#L663'><span>663:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.83k</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>1.83k</pre></td><td class='code'><pre>    SelectFP_EXTEND(N);</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>1.83k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>  case AMDGPUISD::CVT_PKRTZ_F16_F32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>  case AMDGPUISD::CVT_PKNORM_I16_F32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L667' href='#L667'><span>667:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>  case AMDGPUISD::CVT_PKNORM_U16_F32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L668' href='#L668'><span>668:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>  case AMDGPUISD::CVT_PK_U16_U32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L669' href='#L669'><span>669:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>  case AMDGPUISD::CVT_PK_I16_I32: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L670' href='#L670'><span>670:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Hack around using a legal type if f16 is illegal.</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>    if (N-&gt;getValueType(0) == MVT::i32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>121</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>      MVT NewVT = Opc == AMDGPUISD::CVT_PKRTZ_F16_F32 ? <div class='tooltip'>MVT::v2f16<span class='tooltip-content'>28</span></div> : <div class='tooltip'>MVT::v2i16<span class='tooltip-content'>56</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>      N = CurDAG-&gt;MorphNodeTo(N, N-&gt;getOpcode(), CurDAG-&gt;getVTList(NewVT),</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>                              { N-&gt;getOperand(0), N-&gt;getOperand(1) });</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>      SelectCode(N);</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>  case ISD::INTRINSIC_W_CHAIN: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L682' href='#L682'><span>682:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>360</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>    SelectINTRINSIC_W_CHAIN(N);</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>8.27k</pre></td><td class='code'><pre>  case ISD::INTRINSIC_WO_CHAIN: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L686' href='#L686'><span>686:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.27k</span>, <span class='None'>False</span>: <span class='covered-line'>1.91M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>8.27k</pre></td><td class='code'><pre>    SelectINTRINSIC_WO_CHAIN(N);</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>8.27k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>3.11k</pre></td><td class='code'><pre>  case ISD::INTRINSIC_VOID: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L690' href='#L690'><span>690:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.11k</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>3.11k</pre></td><td class='code'><pre>    SelectINTRINSIC_VOID(N);</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>3.11k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  case AMDGPUISD::WAVE_ADDRESS: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L694' href='#L694'><span>694:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    SelectWAVE_ADDRESS(N);</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  case ISD::STACKRESTORE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L698' href='#L698'><span>698:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    SelectSTACKRESTORE(N);</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>1.92M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>  SelectCode(N);</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::isUniformBr(const SDNode *N) const {</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>  const BasicBlock *BB = FuncInfo-&gt;MBB-&gt;getBasicBlock();</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>  const Instruction *Term = BB-&gt;getTerminator();</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>  return Term-&gt;getMetadata(&quot;amdgpu.uniform&quot;) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L710' href='#L710'><span>710:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.51k</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>         <div class='tooltip'>Term-&gt;getMetadata(&quot;structurizecfg.uniform&quot;)<span class='tooltip-content'>3</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L711' href='#L711'><span>711:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L710'><span>710:10</span></a></span>) to (<span class='line-number'><a href='#L710'><span>711:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (710:10)
     Condition C2 --> (711:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::isUnneededShiftMask(const SDNode *N,</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>629</pre></td><td class='code'><pre>                                             unsigned ShAmtBits) const {</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>629</pre></td><td class='code'><pre>  assert(N-&gt;getOpcode() == ISD::AND);</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>629</pre></td><td class='code'><pre>  const APInt &amp;RHS = N-&gt;getConstantOperandAPInt(1);</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>629</pre></td><td class='code'><pre>  if (RHS.countr_one() &gt;= ShAmtBits)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L719' href='#L719'><span>719:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>426</span>, <span class='None'>False</span>: <span class='covered-line'>203</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>426</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>203</pre></td><td class='code'><pre>  const APInt &amp;LHSKnownZeros = CurDAG-&gt;computeKnownBits(N-&gt;getOperand(0)).Zero;</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>203</pre></td><td class='code'><pre>  return (LHSKnownZeros | RHS).countr_one() &gt;= ShAmtBits;</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>629</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool getBaseWithOffsetUsingSplitOR(SelectionDAG &amp;DAG, SDValue Addr,</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>188k</pre></td><td class='code'><pre>                                          SDValue &amp;N0, SDValue &amp;N1) {</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>188k</pre></td><td class='code'><pre>  if (Addr.getValueType() == MVT::i64 &amp;&amp; <div class='tooltip'>Addr.getOpcode() == ISD::BITCAST<span class='tooltip-content'>186k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L728' href='#L728'><span>728:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.0k</span>, <span class='None'>False</span>: <span class='covered-line'>146k</span>]
  Branch (<span class='line-number'><a name='L728' href='#L728'><span>728:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186k</span>, <span class='None'>False</span>: <span class='covered-line'>1.98k</span>]
  Branch (<span class='line-number'><a name='L728' href='#L728'><span>728:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58.1k</span>, <span class='None'>False</span>: <span class='covered-line'>128k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>188k</pre></td><td class='code'><pre>      <div class='tooltip'>Addr.getOperand(0).getOpcode() == ISD::BUILD_VECTOR<span class='tooltip-content'>58.1k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L729' href='#L729'><span>729:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.0k</span>, <span class='None'>False</span>: <span class='covered-line'>16.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L728'><span>728:7</span></a></span>) to (<span class='line-number'><a href='#L728'><span>729:58</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (728:7)
     Condition C2 --> (728:42)
     Condition C3 --> (729:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // As we split 64-bit `or` earlier, it&apos;s complicated pattern to match, i.e.</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (i64 (bitcast (v2i32 (build_vector</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //                        (or (extract_vector_elt V, 0), OFFSET),</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //                        (extract_vector_elt V, 1)))))</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>    SDValue Lo = Addr.getOperand(0).getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>    if (Lo.getOpcode() == ISD::OR &amp;&amp; <div class='tooltip'>DAG.isBaseWithConstantOffset(Lo)<span class='tooltip-content'>21.4k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L735' href='#L735'><span>735:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.4k</span>, <span class='None'>False</span>: <span class='covered-line'>20.6k</span>]
  Branch (<span class='line-number'><a name='L735' href='#L735'><span>735:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.3k</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L735'><span>735:9</span></a></span>) to (<span class='line-number'><a href='#L735'><span>735:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (735:9)
     Condition C2 --> (735:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>      SDValue BaseLo = Lo.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>      SDValue BaseHi = Addr.getOperand(0).getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check that split base (Lo and Hi) are extracted from the same one.</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>      if (BaseLo.getOpcode() == ISD::EXTRACT_VECTOR_ELT &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L739' href='#L739'><span>739:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.3k</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>          <div class='tooltip'>BaseHi.getOpcode() == ISD::EXTRACT_VECTOR_ELT<span class='tooltip-content'>21.3k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L740' href='#L740'><span>740:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.3k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>          <div class='tooltip'>BaseLo.getOperand(0) == BaseHi.getOperand(0)<span class='tooltip-content'>21.3k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L741' href='#L741'><span>741:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.3k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Lo is statically extracted from index 0.</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>          <div class='tooltip'>isa&lt;ConstantSDNode&gt;(BaseLo.getOperand(1))<span class='tooltip-content'>21.3k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L743' href='#L743'><span>743:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.3k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>          <div class='tooltip'>BaseLo.getConstantOperandVal(1) == 0<span class='tooltip-content'>21.3k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L744' href='#L744'><span>744:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.3k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Hi is statically extracted from index 0.</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>          <div class='tooltip'>isa&lt;ConstantSDNode&gt;(BaseHi.getOperand(1))<span class='tooltip-content'>21.3k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L746' href='#L746'><span>746:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.3k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>          <div class='tooltip'>BaseHi.getConstantOperandVal(1) == 1<span class='tooltip-content'>21.3k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L747' href='#L747'><span>747:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.3k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>        N0 = BaseLo.getOperand(0).getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>        N1 = Lo.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>167k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>188k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::isBaseWithConstantOffset64(SDValue Addr, SDValue &amp;LHS,</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>53.1k</pre></td><td class='code'><pre>                                                    SDValue &amp;RHS) const {</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>53.1k</pre></td><td class='code'><pre>  if (CurDAG-&gt;isBaseWithConstantOffset(Addr)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L759' href='#L759'><span>759:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.9k</span>, <span class='None'>False</span>: <span class='covered-line'>33.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>19.9k</pre></td><td class='code'><pre>    LHS = Addr.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>19.9k</pre></td><td class='code'><pre>    RHS = Addr.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>19.9k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>19.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>33.2k</pre></td><td class='code'><pre>  if (getBaseWithOffsetUsingSplitOR(*CurDAG, Addr, LHS, RHS)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L765' href='#L765'><span>765:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>33.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    assert(LHS &amp;&amp; RHS &amp;&amp; isa&lt;ConstantSDNode&gt;(RHS));</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>33.2k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>33.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>StringRef AMDGPUDAGToDAGISel::getPassName() const {</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  return &quot;AMDGPU DAG-&gt;DAG Pattern Instruction Selection&quot;;</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Complex Patterns</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectADDRVTX_READ(SDValue Addr, SDValue &amp;Base,</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                            SDValue &amp;Offset) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return false;</span></pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectADDRIndirect(SDValue Addr, SDValue &amp;Base,</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                            SDValue &amp;Offset) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ConstantSDNode *C;</span></pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  SDLoc DL(Addr);</span></pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>(C = dyn_cast&lt;ConstantSDNode&gt;(Addr))</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L791' href='#L791'><span>791:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Base = CurDAG-&gt;getRegister(R600::INDIRECT_BASE_ADDR, MVT::i32);</span></pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Offset = CurDAG-&gt;getTargetConstant(C-&gt;getZExtValue(), DL, MVT::i32);</span></pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'> else </span><span class='red'>if (</span><span class='red'>(Addr.getOpcode() == AMDGPUISD::DWORDADDR)</span><span class='red'> &amp;&amp;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L794' href='#L794'><span>794:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>             </span><span class='red'>(C = dyn_cast&lt;ConstantSDNode&gt;(Addr.getOperand(0)))</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L795' href='#L795'><span>795:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L794'><span>794:14</span></a></span>) to (<span class='line-number'><a href='#L794'><span>795:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (794:14)
     Condition C2 --> (795:14)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Base = CurDAG-&gt;getRegister(R600::INDIRECT_BASE_ADDR, MVT::i32);</span></pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Offset = CurDAG-&gt;getTargetConstant(C-&gt;getZExtValue(), DL, MVT::i32);</span></pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'> else </span><span class='red'>if (</span><span class='red'>(</span><span class='red'>Addr.getOpcode() == ISD::ADD</span><span class='red'> || </span><span class='red'>Addr.getOpcode() == ISD::OR</span><span class='red'>) &amp;&amp;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L798' href='#L798'><span>798:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L798' href='#L798'><span>798:47</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            </span><span class='red'>(C = dyn_cast&lt;ConstantSDNode&gt;(Addr.getOperand(1)))</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L799' href='#L799'><span>799:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L798'><span>798:14</span></a></span>) to (<span class='line-number'><a href='#L798'><span>799:63</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (798:15)
     Condition C2 --> (798:47)
     Condition C3 --> (799:13)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Base = Addr.getOperand(0);</span></pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Offset = CurDAG-&gt;getTargetConstant(C-&gt;getZExtValue(), DL, MVT::i32);</span></pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'> else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Base = Addr;</span></pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Offset = CurDAG-&gt;getTargetConstant(0, DL, MVT::i32);</span></pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return true;</span></pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SDValue AMDGPUDAGToDAGISel::getMaterializedScalarImm32(int64_t Val,</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>                                                       const SDLoc &amp;DL) const {</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>  SDNode *Mov = CurDAG-&gt;getMachineNode(</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>    AMDGPU::S_MOV_B32, DL, MVT::i32,</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>    CurDAG-&gt;getTargetConstant(Val, DL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>  return SDValue(Mov, 0);</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// FIXME: Should only handle uaddo_carry/usubo_carry</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectADD_SUB_I64(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  SDLoc DL(N);</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  SDValue LHS = N-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  SDValue RHS = N-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  unsigned Opcode = N-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  bool ConsumeCarry = (Opcode == ISD::ADDE || <div class='tooltip'>Opcode == ISD::SUBE<span class='tooltip-content'>581</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L825' href='#L825'><span>825:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>581</span>]
  Branch (<span class='line-number'><a name='L825' href='#L825'><span>825:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>495</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L825'><span>825:24</span></a></span>) to (<span class='line-number'><a href='#L825'><span>825:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (825:24)
     Condition C2 --> (825:47)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  bool ProduceCarry =</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>      ConsumeCarry || <div class='tooltip'>Opcode == ISD::ADDC<span class='tooltip-content'>495</span></div> || <div class='tooltip'>Opcode == ISD::SUBC<span class='tooltip-content'>86</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L827' href='#L827'><span>827:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>165</span>, <span class='None'>False</span>: <span class='covered-line'>495</span>]
  Branch (<span class='line-number'><a name='L827' href='#L827'><span>827:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>409</span>, <span class='None'>False</span>: <span class='covered-line'>86</span>]
  Branch (<span class='line-number'><a name='L827' href='#L827'><span>827:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L827'><span>827:7</span></a></span>) to (<span class='line-number'><a href='#L827'><span>827:65</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (827:7)
     Condition C2 --> (827:23)
     Condition C3 --> (827:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  -,  -  = T      }
  2 { F,  F,  T  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  bool IsAdd = Opcode == ISD::ADD || Opcode == ISD::ADDC || <div class='tooltip'>Opcode == ISD::ADDE<span class='tooltip-content'>251</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L828' href='#L828'><span>828:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>660</span>]
  Branch (<span class='line-number'><a name='L828' href='#L828'><span>828:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>409</span>, <span class='None'>False</span>: <span class='covered-line'>251</span>]
  Branch (<span class='line-number'><a name='L828' href='#L828'><span>828:61</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>172</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L828'><span>828:16</span></a></span>) to (<span class='line-number'><a href='#L828'><span>828:80</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (828:16)
     Condition C2 --> (828:38)
     Condition C3 --> (828:61)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  F,  T  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  SDValue Sub0 = CurDAG-&gt;getTargetConstant(AMDGPU::sub0, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  SDValue Sub1 = CurDAG-&gt;getTargetConstant(AMDGPU::sub1, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  SDNode *Lo0 = CurDAG-&gt;getMachineNode(TargetOpcode::EXTRACT_SUBREG,</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>                                       DL, MVT::i32, LHS, Sub0);</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  SDNode *Hi0 = CurDAG-&gt;getMachineNode(TargetOpcode::EXTRACT_SUBREG,</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>                                       DL, MVT::i32, LHS, Sub1);</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  SDNode *Lo1 = CurDAG-&gt;getMachineNode(TargetOpcode::EXTRACT_SUBREG,</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>                                       DL, MVT::i32, RHS, Sub0);</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  SDNode *Hi1 = CurDAG-&gt;getMachineNode(TargetOpcode::EXTRACT_SUBREG,</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>                                       DL, MVT::i32, RHS, Sub1);</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  SDVTList VTList = CurDAG-&gt;getVTList(MVT::i32, MVT::Glue);</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  static const unsigned OpcMap[2][2][2] = {</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>      {{AMDGPU::S_SUB_U32, AMDGPU::S_ADD_U32},</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>       {AMDGPU::V_SUB_CO_U32_e32, AMDGPU::V_ADD_CO_U32_e32}},</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>      {{AMDGPU::S_SUBB_U32, AMDGPU::S_ADDC_U32},</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>       {AMDGPU::V_SUBB_U32_e32, AMDGPU::V_ADDC_U32_e32}}};</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  unsigned Opc = OpcMap[0][N-&gt;isDivergent()][IsAdd];</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  unsigned CarryOpc = OpcMap[1][N-&gt;isDivergent()][IsAdd];</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  SDNode *AddLo;</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  if (!ConsumeCarry) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L855' href='#L855'><span>855:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>495</span>, <span class='None'>False</span>: <span class='covered-line'>165</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    SDValue Args[] = { SDValue(Lo0, 0), SDValue(Lo1, 0) };</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    AddLo = CurDAG-&gt;getMachineNode(Opc, DL, VTList, Args);</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>    SDValue Args[] = { SDValue(Lo0, 0), SDValue(Lo1, 0), N-&gt;getOperand(2) };</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>    AddLo = CurDAG-&gt;getMachineNode(CarryOpc, DL, VTList, Args);</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  SDValue AddHiArgs[] = {</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>    SDValue(Hi0, 0),</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>    SDValue(Hi1, 0),</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>    SDValue(AddLo, 1)</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  SDNode *AddHi = CurDAG-&gt;getMachineNode(CarryOpc, DL, VTList, AddHiArgs);</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  SDValue RegSequenceArgs[] = {</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>    CurDAG-&gt;getTargetConstant(AMDGPU::SReg_64RegClassID, DL, MVT::i32),</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>    SDValue(AddLo,0),</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>    Sub0,</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>    SDValue(AddHi,0),</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>    Sub1,</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  SDNode *RegSequence = CurDAG-&gt;getMachineNode(AMDGPU::REG_SEQUENCE, DL,</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>                                               MVT::i64, RegSequenceArgs);</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  if (ProduceCarry) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L879' href='#L879'><span>879:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>660</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Replace the carry-use</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>    ReplaceUses(SDValue(N, 1), SDValue(AddHi, 1));</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Replace the remaining uses.</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>  ReplaceNode(N, RegSequence);</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>660</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectAddcSubb(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>  SDLoc DL(N);</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>  SDValue LHS = N-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>  SDValue RHS = N-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>  SDValue CI = N-&gt;getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>  if (N-&gt;isDivergent()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L894' href='#L894'><span>894:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>239</span>, <span class='None'>False</span>: <span class='covered-line'>682</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>239</pre></td><td class='code'><pre>    unsigned Opc = N-&gt;getOpcode() == ISD::UADDO_CARRY ? <div class='tooltip'>AMDGPU::V_ADDC_U32_e64<span class='tooltip-content'>125</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L895' href='#L895'><span>895:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125</span>, <span class='None'>False</span>: <span class='covered-line'>114</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>239</pre></td><td class='code'><pre>                                                      : <div class='tooltip'>AMDGPU::V_SUBB_U32_e64<span class='tooltip-content'>114</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>239</pre></td><td class='code'><pre>    CurDAG-&gt;SelectNodeTo(</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>239</pre></td><td class='code'><pre>        N, Opc, N-&gt;getVTList(),</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>239</pre></td><td class='code'><pre>        {LHS, RHS, CI,</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>239</pre></td><td class='code'><pre>         CurDAG-&gt;getTargetConstant(0, {}, MVT::i1) /*clamp bit*/});</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>    unsigned Opc = N-&gt;getOpcode() == ISD::UADDO_CARRY ? <div class='tooltip'>AMDGPU::S_ADD_CO_PSEUDO<span class='tooltip-content'>341</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L902' href='#L902'><span>902:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>341</span>, <span class='None'>False</span>: <span class='covered-line'>341</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>                                                      : <div class='tooltip'>AMDGPU::S_SUB_CO_PSEUDO<span class='tooltip-content'>341</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>    CurDAG-&gt;SelectNodeTo(N, Opc, N-&gt;getVTList(), {LHS, RHS, CI});</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectUADDO_USUBO(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The name of the opcodes are misleading. v_add_i32/v_sub_i32 have unsigned</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // carry out despite the _i32 name. These were renamed in VI to _U32.</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: We should probably rename the opcodes here.</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>  bool IsAdd = N-&gt;getOpcode() == ISD::UADDO;</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>  bool IsVALU = N-&gt;isDivergent();</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>  for (SDNode::use_iterator UI = N-&gt;use_begin(), E = N-&gt;use_end(); UI != E;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L915' href='#L915'><span>915:68</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>       <div class='tooltip'>++UI<span class='tooltip-content'>439</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>    if (UI.getUse().getResNo() == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L917' href='#L917'><span>917:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>572</span>, <span class='None'>False</span>: <span class='covered-line'>439</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>      if ((IsAdd &amp;&amp; <div class='tooltip'>(UI-&gt;getOpcode() != ISD::UADDO_CARRY)<span class='tooltip-content'>257</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L918' href='#L918'><span>918:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>257</span>, <span class='None'>False</span>: <span class='covered-line'>315</span>]
  Branch (<span class='line-number'><a name='L918' href='#L918'><span>918:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>257</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>315</span></div><div class='tooltip'>!IsAdd<span class='tooltip-content'>315</span></div> &amp;&amp; <div class='tooltip'>(UI-&gt;getOpcode() != ISD::USUBO_CARRY)<span class='tooltip-content'>315</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L919' href='#L919'><span>919:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>315</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L919' href='#L919'><span>919:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>315</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L918'><span>918:11</span></a></span>) to (<span class='line-number'><a href='#L918'><span>919:60</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (918:12)
     Condition C2 --> (918:21)
     Condition C3 --> (919:12)
     Condition C4 --> (919:22)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  T,  -,  -  = T      }
  2 { F,  -,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>        IsVALU = true;</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>  if (IsVALU) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L925' href='#L925'><span>925:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>572</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>    unsigned Opc = IsAdd ? <div class='tooltip'>AMDGPU::V_ADD_CO_U32_e64<span class='tooltip-content'>257</span></div> : <div class='tooltip'>AMDGPU::V_SUB_CO_U32_e64<span class='tooltip-content'>315</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L926' href='#L926'><span>926:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>257</span>, <span class='None'>False</span>: <span class='covered-line'>315</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>    CurDAG-&gt;SelectNodeTo(</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>        N, Opc, N-&gt;getVTList(),</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>        {N-&gt;getOperand(0), N-&gt;getOperand(1),</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>         CurDAG-&gt;getTargetConstant(0, {}, MVT::i1) /*clamp bit*/});</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>  } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    unsigned Opc = </span><span class='red'>N-&gt;getOpcode() == ISD::UADDO</span><span class='red'> ? </span><span class='red'>AMDGPU::S_UADDO_PSEUDO</span><span class='red'></span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L933' href='#L933'><span>933:20</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                                : </span><span class='red'>AMDGPU::S_USUBO_PSEUDO</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    CurDAG-&gt;SelectNodeTo(N, Opc, N-&gt;getVTList(),</span></pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                         {N-&gt;getOperand(0), N-&gt;getOperand(1)});</span></pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>572</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectFMA_W_CHAIN(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  SDLoc SL(N);</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  src0_modifiers, src0,  src1_modifiers, src1, src2_modifiers, src2, clamp, omod</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  SDValue Ops[10];</pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  SelectVOP3Mods0(N-&gt;getOperand(1), Ops[1], Ops[0], Ops[6], Ops[7]);</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  SelectVOP3Mods(N-&gt;getOperand(2), Ops[3], Ops[2]);</pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  SelectVOP3Mods(N-&gt;getOperand(3), Ops[5], Ops[4]);</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  Ops[8] = N-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  Ops[9] = N-&gt;getOperand(4);</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there are no source modifiers, prefer fmac over fma because it can use</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the smaller VOP2 encoding.</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  bool UseFMAC = Subtarget-&gt;hasDLInsts() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L954' href='#L954'><span>954:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>410</span>, <span class='None'>False</span>: <span class='covered-line'>1.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>                 <div class='tooltip'>cast&lt;ConstantSDNode&gt;(Ops[0])-&gt;isZero()<span class='tooltip-content'>410</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L955' href='#L955'><span>955:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>246</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>                 <div class='tooltip'>cast&lt;ConstantSDNode&gt;(Ops[2])-&gt;isZero()<span class='tooltip-content'>164</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L956' href='#L956'><span>956:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>                 <div class='tooltip'>cast&lt;ConstantSDNode&gt;(Ops[4])-&gt;isZero()<span class='tooltip-content'>164</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L957' href='#L957'><span>957:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L954'><span>954:18</span></a></span>) to (<span class='line-number'><a href='#L954'><span>957:56</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (954:18)
     Condition C2 --> (955:18)
     Condition C3 --> (956:18)
     Condition C4 --> (957:18)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  unsigned Opcode = UseFMAC ? <div class='tooltip'>AMDGPU::V_FMAC_F32_e64<span class='tooltip-content'>164</span></div> : <div class='tooltip'>AMDGPU::V_FMA_F32_e64<span class='tooltip-content'>1.35k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L958' href='#L958'><span>958:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>1.35k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  CurDAG-&gt;SelectNodeTo(N, Opcode, N-&gt;getVTList(), Ops);</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectFMUL_W_CHAIN(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  SDLoc SL(N);</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    src0_modifiers, src0,  src1_modifiers, src1, clamp, omod</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  SDValue Ops[8];</pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  SelectVOP3Mods0(N-&gt;getOperand(1), Ops[1], Ops[0], Ops[4], Ops[5]);</pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  SelectVOP3Mods(N-&gt;getOperand(2), Ops[3], Ops[2]);</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  Ops[6] = N-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  Ops[7] = N-&gt;getOperand(3);</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  CurDAG-&gt;SelectNodeTo(N, AMDGPU::V_MUL_F32_e64, N-&gt;getVTList(), Ops);</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// We need to handle this here because tablegen doesn&apos;t support matching</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// instructions with multiple outputs.</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectDIV_SCALE(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  SDLoc SL(N);</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  EVT VT = N-&gt;getValueType(0);</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  assert(VT == MVT::f32 || VT == MVT::f64);</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  unsigned Opc</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>    = (VT == MVT::f64) ? <div class='tooltip'>AMDGPU::V_DIV_SCALE_F64_e64<span class='tooltip-content'>280</span></div> : <div class='tooltip'>AMDGPU::V_DIV_SCALE_F32_e64<span class='tooltip-content'>1.03k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L984' href='#L984'><span>984:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>280</span>, <span class='None'>False</span>: <span class='covered-line'>1.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // src0_modifiers, src0, src1_modifiers, src1, src2_modifiers, src2, clamp,</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // omod</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  SDValue Ops[8];</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  SelectVOP3BMods0(N-&gt;getOperand(0), Ops[1], Ops[0], Ops[6], Ops[7]);</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  SelectVOP3BMods(N-&gt;getOperand(1), Ops[3], Ops[2]);</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  SelectVOP3BMods(N-&gt;getOperand(2), Ops[5], Ops[4]);</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  CurDAG-&gt;SelectNodeTo(N, Opc, N-&gt;getVTList(), Ops);</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// We need to handle this here because tablegen doesn&apos;t support matching</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// instructions with multiple outputs.</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectMAD_64_32(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>  SDLoc SL(N);</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>  bool Signed = N-&gt;getOpcode() == AMDGPUISD::MAD_I64_I32;</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>  unsigned Opc;</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>  if (Subtarget-&gt;hasMADIntraFwdBug())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1001' href='#L1001'><span>1001:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>302</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    Opc = Signed ? <div class='tooltip'>AMDGPU::V_MAD_I64_I32_gfx11_e64<span class='tooltip-content'>8</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1002' href='#L1002'><span>1002:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>                 : <div class='tooltip'>AMDGPU::V_MAD_U64_U32_gfx11_e64<span class='tooltip-content'>29</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>    Opc = Signed ? <div class='tooltip'>AMDGPU::V_MAD_I64_I32_e64<span class='tooltip-content'>43</span></div> : <div class='tooltip'>AMDGPU::V_MAD_U64_U32_e64<span class='tooltip-content'>259</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1005' href='#L1005'><span>1005:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>259</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>  SDValue Clamp = CurDAG-&gt;getTargetConstant(0, SL, MVT::i1);</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>  SDValue Ops[] = { N-&gt;getOperand(0), N-&gt;getOperand(1), N-&gt;getOperand(2),</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>                    Clamp };</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>  CurDAG-&gt;SelectNodeTo(N, Opc, N-&gt;getVTList(), Ops);</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// We need to handle this here because tablegen doesn&apos;t support matching</pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// instructions with multiple outputs.</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectMUL_LOHI(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  SDLoc SL(N);</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  bool Signed = N-&gt;getOpcode() == ISD::SMUL_LOHI;</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  unsigned Opc;</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  if (Subtarget-&gt;hasMADIntraFwdBug())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1019' href='#L1019'><span>1019:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>498</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    Opc = Signed ? <div class='tooltip'>AMDGPU::V_MAD_I64_I32_gfx11_e64<span class='tooltip-content'>4</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1020' href='#L1020'><span>1020:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>                 : <div class='tooltip'>AMDGPU::V_MAD_U64_U32_gfx11_e64<span class='tooltip-content'>44</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='covered-line'><pre>498</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='covered-line'><pre>498</pre></td><td class='code'><pre>    Opc = Signed ? <div class='tooltip'>AMDGPU::V_MAD_I64_I32_e64<span class='tooltip-content'>18</span></div> : <div class='tooltip'>AMDGPU::V_MAD_U64_U32_e64<span class='tooltip-content'>480</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1023' href='#L1023'><span>1023:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>480</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  SDValue Zero = CurDAG-&gt;getTargetConstant(0, SL, MVT::i64);</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  SDValue Clamp = CurDAG-&gt;getTargetConstant(0, SL, MVT::i1);</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  SDValue Ops[] = {N-&gt;getOperand(0), N-&gt;getOperand(1), Zero, Clamp};</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  SDNode *Mad = CurDAG-&gt;getMachineNode(Opc, SL, N-&gt;getVTList(), Ops);</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  if (!SDValue(N, 0).use_empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1029' href='#L1029'><span>1029:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>546</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>    SDValue Sub0 = CurDAG-&gt;getTargetConstant(AMDGPU::sub0, SL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>    SDNode *Lo = CurDAG-&gt;getMachineNode(TargetOpcode::EXTRACT_SUBREG, SL,</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>                                        MVT::i32, SDValue(Mad, 0), Sub0);</pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>    ReplaceUses(SDValue(N, 0), SDValue(Lo, 0));</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  if (!SDValue(N, 1).use_empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1035' href='#L1035'><span>1035:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>546</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>    SDValue Sub1 = CurDAG-&gt;getTargetConstant(AMDGPU::sub1, SL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>    SDNode *Hi = CurDAG-&gt;getMachineNode(TargetOpcode::EXTRACT_SUBREG, SL,</pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>                                        MVT::i32, SDValue(Mad, 0), Sub1);</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>    ReplaceUses(SDValue(N, 1), SDValue(Hi, 0));</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  CurDAG-&gt;RemoveDeadNode(N);</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::isDSOffsetLegal(SDValue Base, unsigned Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>  if (!isUInt&lt;16&gt;(Offset))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1045' href='#L1045'><span>1045:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>427</span>, <span class='None'>False</span>: <span class='covered-line'>14.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>427</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='covered-line'><pre>14.5k</pre></td><td class='code'><pre>  if (!Base || <div class='tooltip'>Subtarget-&gt;hasUsableDSOffset()<span class='tooltip-content'>13.0k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1048' href='#L1048'><span>1048:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.50k</span>, <span class='None'>False</span>: <span class='covered-line'>13.0k</span>]
  Branch (<span class='line-number'><a name='L1048' href='#L1048'><span>1048:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.6k</span>, <span class='None'>False</span>: <span class='covered-line'>2.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>14.5k</pre></td><td class='code'><pre>      <div class='tooltip'>Subtarget-&gt;unsafeDSOffsetFoldingEnabled()<span class='tooltip-content'>2.47k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1049' href='#L1049'><span>1049:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>2.46k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1048'><span>1048:7</span></a></span>) to (<span class='line-number'><a href='#L1048'><span>1049:48</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1048:7)
     Condition C2 --> (1048:16)
     Condition C3 --> (1049:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // On Southern Islands instruction with a negative base value and an offset</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // don&apos;t seem to work.</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>  return CurDAG-&gt;SignBitIsZero(Base);</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>14.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectDS1Addr1Offset(SDValue Addr, SDValue &amp;Base,</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>                                              SDValue &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>  SDLoc DL(Addr);</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>  if (CurDAG-&gt;isBaseWithConstantOffset(Addr)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1060' href='#L1060'><span>1060:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.4k</span>, <span class='None'>False</span>: <span class='covered-line'>10.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>    SDValue N0 = Addr.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>    SDValue N1 = Addr.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>    ConstantSDNode *C1 = cast&lt;ConstantSDNode&gt;(N1);</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>    if (isDSOffsetLegal(N0, C1-&gt;getSExtValue())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1064' href='#L1064'><span>1064:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.8k</span>, <span class='None'>False</span>: <span class='covered-line'>534</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // (add n0, c0)</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>      Base = N0;</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>      Offset = CurDAG-&gt;getTargetConstant(C1-&gt;getZExtValue(), DL, MVT::i16);</pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>10.4k</span></div><div class='tooltip'>Addr.getOpcode() == ISD::SUB<span class='tooltip-content'>10.4k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1070' href='#L1070'><span>1070:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>10.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // sub C, x -&gt; add (sub 0, x), C</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    if (const ConstantSDNode *C = dyn_cast&lt;ConstantSDNode&gt;(Addr.getOperand(0))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1072' href='#L1072'><span>1072:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>      int64_t ByteOffset = C-&gt;getSExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>      if (isDSOffsetLegal(SDValue(), ByteOffset)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1074' href='#L1074'><span>1074:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>        SDValue Zero = CurDAG-&gt;getTargetConstant(0, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // XXX - This is kind of hacky. Create a dummy sub node so we can check</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // the known bits in isDSOffsetLegal. We need to emit the selected node</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // here, so this is thrown away.</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>        SDValue Sub = CurDAG-&gt;getNode(ISD::SUB, DL, MVT::i32,</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>                                      Zero, Addr.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>        if (isDSOffsetLegal(Sub, ByteOffset)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1083' href='#L1083'><span>1083:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>          SmallVector&lt;SDValue, 3&gt; Opnds;</pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>          Opnds.push_back(Zero);</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>          Opnds.push_back(Addr.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // FIXME: Select to VOP3 version for with-carry.</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>          unsigned SubOp = AMDGPU::V_SUB_CO_U32_e32;</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>          if (Subtarget-&gt;hasAddNoCarry()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1090' href='#L1090'><span>1090:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>            SubOp = AMDGPU::V_SUB_U32_e64;</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>            Opnds.push_back(</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                CurDAG-&gt;getTargetConstant(0, {}, MVT::i1)); // clamp bit</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>          MachineSDNode *MachineSub =</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>              CurDAG-&gt;getMachineNode(SubOp, DL, MVT::i32, Opnds);</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>          Base = SDValue(MachineSub, 0);</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>          Offset = CurDAG-&gt;getTargetConstant(ByteOffset, DL, MVT::i16);</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>          return true;</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>  } else if (const ConstantSDNode *CAddr = dyn_cast&lt;ConstantSDNode&gt;(Addr)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1105' href='#L1105'><span>1105:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.47k</span>, <span class='None'>False</span>: <span class='covered-line'>8.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we have a constant address, prefer to put the constant into the</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // offset. This can save moves to load the constant address since multiple</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // operations can share the zero base address register, and enables merging</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // into read2 / write2 instructions.</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    SDLoc DL(Addr);</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    if (isDSOffsetLegal(SDValue(), CAddr-&gt;getZExtValue())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1113' href='#L1113'><span>1113:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.46k</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>      SDValue Zero = CurDAG-&gt;getTargetConstant(0, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>      MachineSDNode *MovZero = CurDAG-&gt;getMachineNode(AMDGPU::V_MOV_B32_e32,</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>                                 DL, MVT::i32, Zero);</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>      Base = SDValue(MovZero, 0);</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>      Offset = CurDAG-&gt;getTargetConstant(CAddr-&gt;getZExtValue(), DL, MVT::i16);</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // default case</pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>9.52k</pre></td><td class='code'><pre>  Base = Addr;</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>9.52k</pre></td><td class='code'><pre>  Offset = CurDAG-&gt;getTargetConstant(0, SDLoc(Addr), MVT::i16);</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>9.52k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::isDSOffset2Legal(SDValue Base, unsigned Offset0,</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          unsigned Offset1,</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>848</pre></td><td class='code'><pre>                                          unsigned Size) const {</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>848</pre></td><td class='code'><pre>  if (Offset0 % Size != 0 || <div class='tooltip'>Offset1 % Size != 0<span class='tooltip-content'>842</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1132' href='#L1132'><span>1132:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>842</span>]
  Branch (<span class='line-number'><a name='L1132' href='#L1132'><span>1132:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>842</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1132'><span>1132:7</span></a></span>) to (<span class='line-number'><a href='#L1132'><span>1132:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1132:7)
     Condition C2 --> (1132:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='covered-line'><pre>842</pre></td><td class='code'><pre>  if (!isUInt&lt;8&gt;(Offset0 / Size) || <div class='tooltip'>!isUInt&lt;8&gt;(Offset1 / Size)<span class='tooltip-content'>828</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1134' href='#L1134'><span>1134:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>828</span>]
  Branch (<span class='line-number'><a name='L1134' href='#L1134'><span>1134:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>822</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1134'><span>1134:7</span></a></span>) to (<span class='line-number'><a href='#L1134'><span>1134:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1134:7)
     Condition C2 --> (1134:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>  if (!Base || <div class='tooltip'>Subtarget-&gt;hasUsableDSOffset()<span class='tooltip-content'>807</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1137' href='#L1137'><span>1137:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>807</span>]
  Branch (<span class='line-number'><a name='L1137' href='#L1137'><span>1137:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>807</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>      <div class='tooltip'><span class='red'>Subtarget-&gt;unsafeDSOffsetFoldingEnabled()</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1138' href='#L1138'><span>1138:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1137'><span>1137:7</span></a></span>) to (<span class='line-number'><a href='#L1137'><span>1138:48</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1137:7)
     Condition C2 --> (1137:16)
     Condition C3 --> (1138:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  -,  -  = T      }
  2 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // On Southern Islands instruction with a negative base value and an offset</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // don&apos;t seem to work.</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return CurDAG-&gt;SignBitIsZero(Base)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return whether the operation has NoUnsignedWrap property.</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>static bool isNoUnsignedWrap(SDValue Addr) {</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>  return (Addr.getOpcode() == ISD::ADD &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1148' href='#L1148'><span>1148:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.07k</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>          <div class='tooltip'>Addr-&gt;getFlags().hasNoUnsignedWrap()<span class='tooltip-content'>2.07k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1149' href='#L1149'><span>1149:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.18k</span>, <span class='None'>False</span>: <span class='covered-line'>889</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>         <div class='tooltip'>Addr-&gt;getOpcode() == ISD::OR<span class='tooltip-content'>996</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1150' href='#L1150'><span>1150:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>889</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1148'><span>1148:10</span></a></span>) to (<span class='line-number'><a href='#L1148'><span>1150:38</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1148:11)
     Condition C2 --> (1149:11)
     Condition C3 --> (1150:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  F,  F  = F      }
  2 { F,  -,  T  = T      }
  3 { T,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Check that the base address of flat scratch load/store in the form of `base +</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// offset` is legal to be put in SGPR/VGPR (i.e. unsigned per hardware</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// requirement). We always treat the first operand as the base address here.</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::isFlatScratchBaseLegal(SDValue Addr) const {</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>  if (isNoUnsignedWrap(Addr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1157' href='#L1157'><span>1157:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28k</span>, <span class='None'>False</span>: <span class='covered-line'>713</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Starting with GFX12, VADDR and SADDR fields in VSCRATCH can use negative</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // values.</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>  if (Subtarget-&gt;hasSignedScratchOffsets())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1162' href='#L1162'><span>1162:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>653</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>653</pre></td><td class='code'><pre>  auto LHS = Addr.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>653</pre></td><td class='code'><pre>  auto RHS = Addr.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the immediate offset is negative and within certain range, the base</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // address cannot also be negative. If the base is also negative, the sum</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // would be either negative or much larger than the valid range of scratch</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // memory a thread can access.</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>653</pre></td><td class='code'><pre>  ConstantSDNode *ImmOp = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>653</pre></td><td class='code'><pre>  if (Addr.getOpcode() == ISD::ADD &amp;&amp; (ImmOp = dyn_cast&lt;ConstantSDNode&gt;(RHS))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1173' href='#L1173'><span>1173:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>653</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1173' href='#L1173'><span>1173:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>653</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1173'><span>1173:7</span></a></span>) to (<span class='line-number'><a href='#L1173'><span>1173:78</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1173:7)
     Condition C2 --> (1173:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='covered-line'><pre>653</pre></td><td class='code'><pre>    if (ImmOp-&gt;getSExtValue() &lt; 0 &amp;&amp; <div class='tooltip'>ImmOp-&gt;getSExtValue() &gt; -0x40000000<span class='tooltip-content'>34</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1174' href='#L1174'><span>1174:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>619</span>]
  Branch (<span class='line-number'><a name='L1174' href='#L1174'><span>1174:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1174'><span>1174:9</span></a></span>) to (<span class='line-number'><a href='#L1174'><span>1174:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1174:9)
     Condition C2 --> (1174:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>653</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>619</pre></td><td class='code'><pre>  return CurDAG-&gt;SignBitIsZero(LHS);</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>653</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Check address value in SGPR/VGPR are legal for flat scratch in the form</pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// of: SGPR + VGPR.</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::isFlatScratchBaseLegalSV(SDValue Addr) const {</pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  if (isNoUnsignedWrap(Addr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1184' href='#L1184'><span>1184:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Starting with GFX12, VADDR and SADDR fields in VSCRATCH can use negative</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // values.</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  if (Subtarget-&gt;hasSignedScratchOffsets())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1189' href='#L1189'><span>1189:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>76</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  auto LHS = Addr.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  auto RHS = Addr.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  return CurDAG-&gt;SignBitIsZero(RHS) &amp;&amp; <div class='tooltip'>CurDAG-&gt;SignBitIsZero(LHS)<span class='tooltip-content'>58</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1194' href='#L1194'><span>1194:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
  Branch (<span class='line-number'><a name='L1194' href='#L1194'><span>1194:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1194'><span>1194:10</span></a></span>) to (<span class='line-number'><a href='#L1194'><span>1194:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1194:10)
     Condition C2 --> (1194:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Check address value in SGPR/VGPR are legal for flat scratch in the form</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// of: SGPR + VGPR + Imm.</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::isFlatScratchBaseLegalSVImm(SDValue Addr) const {</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Starting with GFX12, VADDR and SADDR fields in VSCRATCH can use negative</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // values.</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>  if (AMDGPU::isGFX12Plus(*Subtarget))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1202' href='#L1202'><span>1202:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  auto Base = Addr.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  auto *RHSImm = cast&lt;ConstantSDNode&gt;(Addr.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the immediate offset is negative and within certain range, the base</pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // address cannot also be negative. If the base is also negative, the sum</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // would be either negative or much larger than the valid range of scratch</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // memory a thread can access.</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  if (isNoUnsignedWrap(Base) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1211' href='#L1211'><span>1211:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>      <div class='tooltip'><span class='red'>(</span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>isNoUnsignedWrap(Addr)</span><span class='tooltip-content'>0</span></div><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1212' href='#L1212'><span>1212:8</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       </span><span class='red'>(</span><span class='red'>RHSImm-&gt;getSExtValue() &lt; 0</span><span class='red'> &amp;&amp; </span><span class='red'>RHSImm-&gt;getSExtValue() &gt; -0x40000000</span><span class='red'>))</span>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1213' href='#L1213'><span>1213:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1213' href='#L1213'><span>1213:39</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1211'><span>1211:7</span></a></span>) to (<span class='line-number'><a href='#L1211'><span>1213:77</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1211:7)
     Condition C2 --> (1212:8)
     Condition C3 --> (1213:9)
     Condition C4 --> (1213:39)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  auto LHS = Base.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  auto RHS = Base.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  return CurDAG-&gt;SignBitIsZero(RHS) &amp;&amp; <div class='tooltip'>CurDAG-&gt;SignBitIsZero(LHS)<span class='tooltip-content'>54</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1218' href='#L1218'><span>1218:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
  Branch (<span class='line-number'><a name='L1218' href='#L1218'><span>1218:40</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>54</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1218'><span>1218:10</span></a></span>) to (<span class='line-number'><a href='#L1218'><span>1218:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1218:10)
     Condition C2 --> (1218:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// TODO: If offset is too big, put low 16-bit into offset.</pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectDS64Bit4ByteAligned(SDValue Addr, SDValue &amp;Base,</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                   SDValue &amp;Offset0,</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>                                                   SDValue &amp;Offset1) const {</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>  return SelectDSReadWrite2(Addr, Base, Offset0, Offset1, 4);</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectDS128Bit8ByteAligned(SDValue Addr, SDValue &amp;Base,</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                    SDValue &amp;Offset0,</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>                                                    SDValue &amp;Offset1) const {</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  return SelectDSReadWrite2(Addr, Base, Offset0, Offset1, 8);</pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectDSReadWrite2(SDValue Addr, SDValue &amp;Base,</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            SDValue &amp;Offset0, SDValue &amp;Offset1,</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>                                            unsigned Size) const {</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  SDLoc DL(Addr);</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  if (CurDAG-&gt;isBaseWithConstantOffset(Addr)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1239' href='#L1239'><span>1239:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>824</span>, <span class='None'>False</span>: <span class='covered-line'>211</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>824</pre></td><td class='code'><pre>    SDValue N0 = Addr.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>824</pre></td><td class='code'><pre>    SDValue N1 = Addr.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>824</pre></td><td class='code'><pre>    ConstantSDNode *C1 = cast&lt;ConstantSDNode&gt;(N1);</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>824</pre></td><td class='code'><pre>    unsigned OffsetValue0 = C1-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>824</pre></td><td class='code'><pre>    unsigned OffsetValue1 = OffsetValue0 + Size;</pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (add n0, c0)</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>824</pre></td><td class='code'><pre>    if (isDSOffset2Legal(N0, OffsetValue0, OffsetValue1, Size)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1247' href='#L1247'><span>1247:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>807</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>      Base = N0;</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>      Offset0 = CurDAG-&gt;getTargetConstant(OffsetValue0 / Size, DL, MVT::i8);</pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>      Offset1 = CurDAG-&gt;getTargetConstant(OffsetValue1 / Size, DL, MVT::i8);</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='covered-line'><pre>824</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>211</span></div><div class='tooltip'>Addr.getOpcode() == ISD::SUB<span class='tooltip-content'>211</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1253' href='#L1253'><span>1253:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>202</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // sub C, x -&gt; add (sub 0, x), C</pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    if (const ConstantSDNode *C =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1255' href='#L1255'><span>1255:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>            dyn_cast&lt;ConstantSDNode&gt;(Addr.getOperand(0))) {</pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      unsigned OffsetValue0 = C-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      unsigned OffsetValue1 = OffsetValue0 + Size;</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      if (isDSOffset2Legal(SDValue(), OffsetValue0, OffsetValue1, Size)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1260' href='#L1260'><span>1260:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        SDLoc DL(Addr);</span></pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        SDValue Zero = CurDAG-&gt;getTargetConstant(0, DL, MVT::i32);</span></pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // XXX - This is kind of hacky. Create a dummy sub node so we can check</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // the known bits in isDSOffsetLegal. We need to emit the selected node</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // here, so this is thrown away.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        SDValue Sub =</span></pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            CurDAG-&gt;getNode(ISD::SUB, DL, MVT::i32, Zero, Addr.getOperand(1));</span></pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        if (</span><span class='red'>isDSOffset2Legal(Sub, OffsetValue0, OffsetValue1, Size)</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1270' href='#L1270'><span>1270:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          SmallVector&lt;SDValue, 3&gt; Opnds;</span></pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          Opnds.push_back(Zero);</span></pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          Opnds.push_back(Addr.getOperand(1));</span></pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          unsigned SubOp = AMDGPU::V_SUB_CO_U32_e32;</span></pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          if (</span><span class='red'>Subtarget-&gt;hasAddNoCarry()</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1275' href='#L1275'><span>1275:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            SubOp = AMDGPU::V_SUB_U32_e64;</span></pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            Opnds.push_back(</span></pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                CurDAG-&gt;getTargetConstant(0, {}, MVT::i1)); // clamp bit</span></pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          MachineSDNode *MachineSub = CurDAG-&gt;getMachineNode(</span></pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              SubOp, DL, MVT::getIntegerVT(Size * 8), Opnds);</span></pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          Base = SDValue(MachineSub, 0);</span></pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          Offset0 = CurDAG-&gt;getTargetConstant(OffsetValue0 / Size, DL, MVT::i8);</span></pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          Offset1 = CurDAG-&gt;getTargetConstant(OffsetValue1 / Size, DL, MVT::i8);</span></pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          return true;</span></pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span></pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  } else if (const ConstantSDNode *CAddr = dyn_cast&lt;ConstantSDNode&gt;(Addr)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1291' href='#L1291'><span>1291:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    unsigned OffsetValue0 = CAddr-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    unsigned OffsetValue1 = OffsetValue0 + Size;</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    if (isDSOffset2Legal(SDValue(), OffsetValue0, OffsetValue1, Size)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1295' href='#L1295'><span>1295:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      SDValue Zero = CurDAG-&gt;getTargetConstant(0, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      MachineSDNode *MovZero =</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>          CurDAG-&gt;getMachineNode(AMDGPU::V_MOV_B32_e32, DL, MVT::i32, Zero);</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      Base = SDValue(MovZero, 0);</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      Offset0 = CurDAG-&gt;getTargetConstant(OffsetValue0 / Size, DL, MVT::i8);</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      Offset1 = CurDAG-&gt;getTargetConstant(OffsetValue1 / Size, DL, MVT::i8);</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // default case</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  Base = Addr;</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  Offset0 = CurDAG-&gt;getTargetConstant(0, DL, MVT::i8);</pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  Offset1 = CurDAG-&gt;getTargetConstant(1, DL, MVT::i8);</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectMUBUF(SDValue Addr, SDValue &amp;Ptr, SDValue &amp;VAddr,</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     SDValue &amp;SOffset, SDValue &amp;Offset,</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     SDValue &amp;Offen, SDValue &amp;Idxen,</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='covered-line'><pre>342k</pre></td><td class='code'><pre>                                     SDValue &amp;Addr64) const {</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Subtarget prefers to use flat instruction</pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: This should be a pattern predicate and not reach here</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>342k</pre></td><td class='code'><pre>  if (Subtarget-&gt;useFlatForGlobal())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1320' href='#L1320'><span>1320:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>246k</span>, <span class='None'>False</span>: <span class='covered-line'>96.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='covered-line'><pre>246k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='covered-line'><pre>96.2k</pre></td><td class='code'><pre>  SDLoc DL(Addr);</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>96.2k</pre></td><td class='code'><pre>  Idxen = CurDAG-&gt;getTargetConstant(0, DL, MVT::i1);</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>96.2k</pre></td><td class='code'><pre>  Offen = CurDAG-&gt;getTargetConstant(0, DL, MVT::i1);</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='covered-line'><pre>96.2k</pre></td><td class='code'><pre>  Addr64 = CurDAG-&gt;getTargetConstant(0, DL, MVT::i1);</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='covered-line'><pre>96.2k</pre></td><td class='code'><pre>  SOffset = Subtarget-&gt;hasRestrictedSOffset()</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1328' href='#L1328'><span>1328:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>124</span>, <span class='None'>False</span>: <span class='covered-line'>96.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='covered-line'><pre>96.2k</pre></td><td class='code'><pre>                ? <div class='tooltip'>CurDAG-&gt;getRegister(AMDGPU::SGPR_NULL, MVT::i32)<span class='tooltip-content'>124</span></div></pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='covered-line'><pre>96.2k</pre></td><td class='code'><pre>                : <div class='tooltip'>CurDAG-&gt;getTargetConstant(0, DL, MVT::i32)<span class='tooltip-content'>96.0k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>96.2k</pre></td><td class='code'><pre>  ConstantSDNode *C1 = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>96.2k</pre></td><td class='code'><pre>  SDValue N0 = Addr;</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='covered-line'><pre>96.2k</pre></td><td class='code'><pre>  if (CurDAG-&gt;isBaseWithConstantOffset(Addr)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1334' href='#L1334'><span>1334:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.0k</span>, <span class='None'>False</span>: <span class='covered-line'>78.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>    C1 = cast&lt;ConstantSDNode&gt;(Addr.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>    if (isUInt&lt;32&gt;(C1-&gt;getZExtValue()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1336' href='#L1336'><span>1336:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.9k</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>17.9k</pre></td><td class='code'><pre>      N0 = Addr.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>      C1 = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>96.2k</pre></td><td class='code'><pre>  if (N0.getOpcode() == ISD::ADD) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1342' href='#L1342'><span>1342:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.61k</span>, <span class='None'>False</span>: <span class='covered-line'>87.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (add N2, N3) -&gt; addr64, or</pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (add (add N2, N3), C1) -&gt; addr64</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>8.61k</pre></td><td class='code'><pre>    SDValue N2 = N0.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>8.61k</pre></td><td class='code'><pre>    SDValue N3 = N0.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>8.61k</pre></td><td class='code'><pre>    Addr64 = CurDAG-&gt;getTargetConstant(1, DL, MVT::i1);</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='covered-line'><pre>8.61k</pre></td><td class='code'><pre>    if (N2-&gt;isDivergent()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1349' href='#L1349'><span>1349:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='None'>False</span>: <span class='covered-line'>8.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>      if (N3-&gt;isDivergent()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1350' href='#L1350'><span>1350:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>137</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Both N2 and N3 are divergent. Use N0 (the result of the add) as the</pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // addr64, and construct the resource from a 0 address.</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>        Ptr = SDValue(buildSMovImm64(DL, 0, MVT::v2i32), 0);</pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>        VAddr = N0;</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // N2 is divergent, N3 is not.</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>        Ptr = N3;</pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>        VAddr = N2;</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='covered-line'><pre>8.46k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // N2 is not divergent.</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='covered-line'><pre>8.46k</pre></td><td class='code'><pre>      Ptr = N2;</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='covered-line'><pre>8.46k</pre></td><td class='code'><pre>      VAddr = N3;</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='covered-line'><pre>8.46k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>8.61k</pre></td><td class='code'><pre>    Offset = CurDAG-&gt;getTargetConstant(0, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>87.5k</pre></td><td class='code'><pre>  } else if (N0-&gt;isDivergent()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1366' href='#L1366'><span>1366:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17k</span>, <span class='None'>False</span>: <span class='covered-line'>86.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // N0 is divergent. Use it as the addr64, and construct the resource from a</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 0 address.</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>    Ptr = SDValue(buildSMovImm64(DL, 0, MVT::v2i32), 0);</pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>    VAddr = N0;</pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>    Addr64 = CurDAG-&gt;getTargetConstant(1, DL, MVT::i1);</pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>86.4k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // N0 -&gt; offset, or</pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (N0 + C1) -&gt; offset</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>86.4k</pre></td><td class='code'><pre>    VAddr = CurDAG-&gt;getTargetConstant(0, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>86.4k</pre></td><td class='code'><pre>    Ptr = N0;</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='covered-line'><pre>86.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>96.2k</pre></td><td class='code'><pre>  if (!C1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1379' href='#L1379'><span>1379:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.2k</span>, <span class='None'>False</span>: <span class='covered-line'>17.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // No offset.</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>    Offset = CurDAG-&gt;getTargetConstant(0, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='covered-line'><pre>17.9k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = Subtarget-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='covered-line'><pre>17.9k</pre></td><td class='code'><pre>  if (TII-&gt;isLegalMUBUFImmOffset(C1-&gt;getZExtValue())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1386' href='#L1386'><span>1386:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.4k</span>, <span class='None'>False</span>: <span class='covered-line'>456</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Legal offset for instruction.</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>    Offset = CurDAG-&gt;getTargetConstant(C1-&gt;getZExtValue(), DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Illegal offset, store it in soffset.</pre></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>456</pre></td><td class='code'><pre>  Offset = CurDAG-&gt;getTargetConstant(0, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>456</pre></td><td class='code'><pre>  SOffset =</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='covered-line'><pre>456</pre></td><td class='code'><pre>      SDValue(CurDAG-&gt;getMachineNode(</pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>456</pre></td><td class='code'><pre>                  AMDGPU::S_MOV_B32, DL, MVT::i32,</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>456</pre></td><td class='code'><pre>                  CurDAG-&gt;getTargetConstant(C1-&gt;getZExtValue(), DL, MVT::i32)),</pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>456</pre></td><td class='code'><pre>              0);</pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='covered-line'><pre>456</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>17.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectMUBUFAddr64(SDValue Addr, SDValue &amp;SRsrc,</pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           SDValue &amp;VAddr, SDValue &amp;SOffset,</pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='covered-line'><pre>328k</pre></td><td class='code'><pre>                                           SDValue &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='covered-line'><pre>328k</pre></td><td class='code'><pre>  SDValue Ptr, Offen, Idxen, Addr64;</pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // addr64 bit was removed for volcanic islands.</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: This should be a pattern predicate and not reach here</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>328k</pre></td><td class='code'><pre>  if (!Subtarget-&gt;hasAddr64())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1409' href='#L1409'><span>1409:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>235k</span>, <span class='None'>False</span>: <span class='covered-line'>92.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>235k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='covered-line'><pre>92.7k</pre></td><td class='code'><pre>  if (!SelectMUBUF(Addr, Ptr, VAddr, SOffset, Offset, Offen, Idxen, Addr64))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1412' href='#L1412'><span>1412:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.7k</span>, <span class='None'>False</span>: <span class='covered-line'>70.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='covered-line'><pre>22.7k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='covered-line'><pre>70.0k</pre></td><td class='code'><pre>  ConstantSDNode *C = cast&lt;ConstantSDNode&gt;(Addr64);</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='covered-line'><pre>70.0k</pre></td><td class='code'><pre>  if (C-&gt;getSExtValue()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1416' href='#L1416'><span>1416:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.17k</span>, <span class='None'>False</span>: <span class='covered-line'>64.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='covered-line'><pre>5.17k</pre></td><td class='code'><pre>    SDLoc DL(Addr);</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='covered-line'><pre>5.17k</pre></td><td class='code'><pre>    const SITargetLowering&amp; Lowering =</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='covered-line'><pre>5.17k</pre></td><td class='code'><pre>      *static_cast&lt;const SITargetLowering*&gt;(getTargetLowering());</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>5.17k</pre></td><td class='code'><pre>    SRsrc = SDValue(Lowering.wrapAddr64Rsrc(*CurDAG, DL, Ptr), 0);</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='covered-line'><pre>5.17k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='covered-line'><pre>5.17k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='covered-line'><pre>64.8k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>70.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>std::pair&lt;SDValue, SDValue&gt; AMDGPUDAGToDAGISel::foldFrameIndex(SDValue N) const {</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  SDLoc DL(N);</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  auto *FI = dyn_cast&lt;FrameIndexSDNode&gt;(N);</pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  SDValue TFI =</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>      FI ? <div class='tooltip'>CurDAG-&gt;getTargetFrameIndex(FI-&gt;getIndex(), FI-&gt;getValueType(0))<span class='tooltip-content'>8.44k</span></div> : <div class='tooltip'>N<span class='tooltip-content'>3.99k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1434' href='#L1434'><span>1434:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.44k</span>, <span class='None'>False</span>: <span class='covered-line'>3.99k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We rebase the base address into an absolute stack address and hence</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // use constant 0 for soffset. This value must be retained until</pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // frame elimination and eliminateFrameIndex will choose the appropriate</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // frame register if need be.</pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  return std::pair(TFI, CurDAG-&gt;getTargetConstant(0, DL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectMUBUFScratchOffen(SDNode *Parent,</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 SDValue Addr, SDValue &amp;Rsrc,</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 SDValue &amp;VAddr, SDValue &amp;SOffset,</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>                                                 SDValue &amp;ImmOffset) const {</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  SDLoc DL(Addr);</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = CurDAG-&gt;getMachineFunction();</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *Info = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  Rsrc = CurDAG-&gt;getRegister(Info-&gt;getScratchRSrcReg(), MVT::v4i32);</pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  if (ConstantSDNode *CAddr = dyn_cast&lt;ConstantSDNode&gt;(Addr)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1454' href='#L1454'><span>1454:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>12.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    int64_t Imm = CAddr-&gt;getSExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    const int64_t NullPtr =</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        AMDGPUTargetMachine::getNullPointerValue(AMDGPUAS::PRIVATE_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t fold null pointer.</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    if (Imm != NullPtr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1459' href='#L1459'><span>1459:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      const uint32_t MaxOffset = SIInstrInfo::getMaxMUBUFImmOffset(*Subtarget);</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      SDValue HighBits =</pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          CurDAG-&gt;getTargetConstant(Imm &amp; ~MaxOffset, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      MachineSDNode *MovHighBits = CurDAG-&gt;getMachineNode(</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        AMDGPU::V_MOV_B32_e32, DL, MVT::i32, HighBits);</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      VAddr = SDValue(MovHighBits, 0);</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      SOffset = CurDAG-&gt;getTargetConstant(0, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      ImmOffset = CurDAG-&gt;getTargetConstant(Imm &amp; MaxOffset, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  if (CurDAG-&gt;isBaseWithConstantOffset(Addr)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1473' href='#L1473'><span>1473:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.19k</span>, <span class='None'>False</span>: <span class='covered-line'>4.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (add n0, c1)</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='covered-line'><pre>8.19k</pre></td><td class='code'><pre>    SDValue N0 = Addr.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='covered-line'><pre>8.19k</pre></td><td class='code'><pre>    uint64_t C1 = Addr.getConstantOperandVal(1);</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Offsets in vaddr must be positive if range checking is enabled.</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The total computation of vaddr + soffset + offset must not overflow.  If</pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // vaddr is negative, even if offset is 0 the sgpr offset add will end up</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // overflowing.</pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Prior to gfx9, MUBUF instructions with the vaddr offset enabled would</pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // always perform a range check. If a negative vaddr base index was used,</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // this would fail the range check. The overall address computation would</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // compute a valid address, but this doesn&apos;t happen due to the range</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // check. For out-of-bounds MUBUF loads, a 0 is returned.</pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Therefore it should be safe to fold any VGPR offset on gfx9 into the</pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // MUBUF vaddr, but not on older subtargets which can only do this if the</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // sign bit is known 0.</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='covered-line'><pre>8.19k</pre></td><td class='code'><pre>    const SIInstrInfo *TII = Subtarget-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='covered-line'><pre>8.19k</pre></td><td class='code'><pre>    if (TII-&gt;isLegalMUBUFImmOffset(C1) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1495' href='#L1495'><span>1495:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.15k</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>8.19k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>8.15k</span></div><div class='tooltip'>!Subtarget-&gt;privateMemoryResourceIsRangeChecked()<span class='tooltip-content'>8.15k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1496' href='#L1496'><span>1496:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.90k</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='covered-line'><pre>8.15k</pre></td><td class='code'><pre>         <div class='tooltip'>CurDAG-&gt;SignBitIsZero(N0)<span class='tooltip-content'>3.25k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1497' href='#L1497'><span>1497:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.19k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1495'><span>1495:9</span></a></span>) to (<span class='line-number'><a href='#L1495'><span>1497:36</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1495:9)
     Condition C2 --> (1496:10)
     Condition C3 --> (1497:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='covered-line'><pre>7.09k</pre></td><td class='code'><pre>      std::tie(VAddr, SOffset) = foldFrameIndex(N0);</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='covered-line'><pre>7.09k</pre></td><td class='code'><pre>      ImmOffset = CurDAG-&gt;getTargetConstant(C1, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='covered-line'><pre>7.09k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='covered-line'><pre>7.09k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='covered-line'><pre>8.19k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // (node)</pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='covered-line'><pre>5.34k</pre></td><td class='code'><pre>  std::tie(VAddr, SOffset) = foldFrameIndex(Addr);</pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='covered-line'><pre>5.34k</pre></td><td class='code'><pre>  ImmOffset = CurDAG-&gt;getTargetConstant(0, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='covered-line'><pre>5.34k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>static bool IsCopyFromSGPR(const SIRegisterInfo &amp;TRI, SDValue Val) {</pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  if (Val.getOpcode() != ISD::CopyFromReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1511' href='#L1511'><span>1511:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>153k</span>, <span class='None'>False</span>: <span class='covered-line'>23.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='covered-line'><pre>153k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='covered-line'><pre>23.4k</pre></td><td class='code'><pre>  auto Reg = cast&lt;RegisterSDNode&gt;(Val.getOperand(1))-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='covered-line'><pre>23.4k</pre></td><td class='code'><pre>  if (!Reg.isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1514' href='#L1514'><span>1514:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.5k</span>, <span class='None'>False</span>: <span class='covered-line'>824</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='covered-line'><pre>22.5k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='covered-line'><pre>824</pre></td><td class='code'><pre>  auto RC = TRI.getPhysRegBaseClass(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='covered-line'><pre>824</pre></td><td class='code'><pre>  return RC &amp;&amp; TRI.isSGPRClass(RC);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1517' href='#L1517'><span>1517:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>824</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1517' href='#L1517'><span>1517:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>824</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1517'><span>1517:10</span></a></span>) to (<span class='line-number'><a href='#L1517'><span>1517:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1517:10)
     Condition C2 --> (1517:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>23.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectMUBUFScratchOffset(SDNode *Parent,</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                  SDValue Addr,</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                  SDValue &amp;SRsrc,</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                  SDValue &amp;SOffset,</pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>                                                  SDValue &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI =</pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>      static_cast&lt;const SIRegisterInfo *&gt;(Subtarget-&gt;getRegisterInfo());</pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = Subtarget-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = CurDAG-&gt;getMachineFunction();</pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *Info = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  SDLoc DL(Addr);</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // CopyFromReg &lt;sgpr&gt;</pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  if (IsCopyFromSGPR(*TRI, Addr)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1533' href='#L1533'><span>1533:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>114k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    SRsrc = CurDAG-&gt;getRegister(Info-&gt;getScratchRSrcReg(), MVT::v4i32);</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    SOffset = Addr;</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    Offset = CurDAG-&gt;getTargetConstant(0, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  ConstantSDNode *CAddr;</pre></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  if (Addr.getOpcode() == ISD::ADD) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1541' href='#L1541'><span>1541:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66.4k</span>, <span class='None'>False</span>: <span class='covered-line'>47.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add (CopyFromReg &lt;sgpr&gt;) &lt;constant&gt;</pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='covered-line'><pre>66.4k</pre></td><td class='code'><pre>    CAddr = dyn_cast&lt;ConstantSDNode&gt;(Addr.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='covered-line'><pre>66.4k</pre></td><td class='code'><pre>    if (!CAddr || <div class='tooltip'>!TII-&gt;isLegalMUBUFImmOffset(CAddr-&gt;getZExtValue())<span class='tooltip-content'>63.0k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1544' href='#L1544'><span>1544:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.35k</span>, <span class='None'>False</span>: <span class='covered-line'>63.0k</span>]
  Branch (<span class='line-number'><a name='L1544' href='#L1544'><span>1544:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>280</span>, <span class='None'>False</span>: <span class='covered-line'>62.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1544'><span>1544:9</span></a></span>) to (<span class='line-number'><a href='#L1544'><span>1544:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1544:9)
     Condition C2 --> (1544:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='covered-line'><pre>3.63k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='covered-line'><pre>62.7k</pre></td><td class='code'><pre>    if (!IsCopyFromSGPR(*TRI, Addr.getOperand(0)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1546' href='#L1546'><span>1546:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62.0k</span>, <span class='None'>False</span>: <span class='covered-line'>726</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='covered-line'><pre>62.0k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='covered-line'><pre>726</pre></td><td class='code'><pre>    SOffset = Addr.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='covered-line'><pre>47.7k</pre></td><td class='code'><pre>  } else if ((CAddr = dyn_cast&lt;ConstantSDNode&gt;(Addr)) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1550' href='#L1550'><span>1550:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>195</span>, <span class='None'>False</span>: <span class='covered-line'>47.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='covered-line'><pre>47.7k</pre></td><td class='code'><pre>             <div class='tooltip'>TII-&gt;isLegalMUBUFImmOffset(CAddr-&gt;getZExtValue())<span class='tooltip-content'>195</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1551' href='#L1551'><span>1551:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='None'>False</span>: <span class='covered-line'>52</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1550'><span>1550:14</span></a></span>) to (<span class='line-number'><a href='#L1550'><span>1551:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1550:14)
     Condition C2 --> (1551:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // &lt;constant&gt;</pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    SOffset = CurDAG-&gt;getTargetConstant(0, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='covered-line'><pre>869</pre></td><td class='code'><pre>  SRsrc = CurDAG-&gt;getRegister(Info-&gt;getScratchRSrcReg(), MVT::v4i32);</pre></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='covered-line'><pre>869</pre></td><td class='code'><pre>  Offset = CurDAG-&gt;getTargetConstant(CAddr-&gt;getZExtValue(), DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='covered-line'><pre>869</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectMUBUFOffset(SDValue Addr, SDValue &amp;SRsrc,</pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           SDValue &amp;SOffset, SDValue &amp;Offset</pre></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='covered-line'><pre>249k</pre></td><td class='code'><pre>                                           ) const {</pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='covered-line'><pre>249k</pre></td><td class='code'><pre>  SDValue Ptr, VAddr, Offen, Idxen, Addr64;</pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='covered-line'><pre>249k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = Subtarget-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='covered-line'><pre>249k</pre></td><td class='code'><pre>  if (!SelectMUBUF(Addr, Ptr, VAddr, SOffset, Offset, Offen, Idxen, Addr64))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1570' href='#L1570'><span>1570:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>223k</span>, <span class='None'>False</span>: <span class='covered-line'>26.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='covered-line'><pre>223k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='covered-line'><pre>26.1k</pre></td><td class='code'><pre>  if (!cast&lt;ConstantSDNode&gt;(Offen)-&gt;getSExtValue() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1573' href='#L1573'><span>1573:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='covered-line'><pre>26.1k</pre></td><td class='code'><pre>      !cast&lt;ConstantSDNode&gt;(Idxen)-&gt;getSExtValue() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1574' href='#L1574'><span>1574:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='covered-line'><pre>26.1k</pre></td><td class='code'><pre>      !cast&lt;ConstantSDNode&gt;(Addr64)-&gt;getSExtValue()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1575' href='#L1575'><span>1575:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.60k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1573'><span>1573:7</span></a></span>) to (<span class='line-number'><a href='#L1573'><span>1575:52</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1573:7)
     Condition C2 --> (1574:7)
     Condition C3 --> (1575:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  F  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>    uint64_t Rsrc = TII-&gt;getDefaultRsrcDataFormat() |</pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>                    APInt::getAllOnes(32).getZExtValue(); // Size</pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>    SDLoc DL(Addr);</pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>    const SITargetLowering&amp; Lowering =</pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>      *static_cast&lt;const SITargetLowering*&gt;(getTargetLowering());</pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>    SRsrc = SDValue(Lowering.buildRSRC(*CurDAG, DL, Ptr, 0, Rsrc), 0);</pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='covered-line'><pre>26.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectBUFSOffset(SDValue ByteOffsetNode,</pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='covered-line'><pre>5.19k</pre></td><td class='code'><pre>                                          SDValue &amp;SOffset) const {</pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='covered-line'><pre>5.19k</pre></td><td class='code'><pre>  if (Subtarget-&gt;hasRestrictedSOffset() &amp;&amp; <div class='tooltip'>isNullConstant(ByteOffsetNode)<span class='tooltip-content'>298</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1591' href='#L1591'><span>1591:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>298</span>, <span class='None'>False</span>: <span class='covered-line'>4.89k</span>]
  Branch (<span class='line-number'><a name='L1591' href='#L1591'><span>1591:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>291</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1591'><span>1591:7</span></a></span>) to (<span class='line-number'><a href='#L1591'><span>1591:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1591:7)
     Condition C2 --> (1591:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    SOffset = CurDAG-&gt;getRegister(AMDGPU::SGPR_NULL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>  SOffset = ByteOffsetNode;</pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='covered-line'><pre>5.19k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Find a load or store from corresponding pattern root.</pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Roots may be build_vector, bitconvert or their combinations.</pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>static MemSDNode* findMemSDNode(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>  N = AMDGPUTargetLowering::stripBitcast(SDValue(N,0)).getNode();</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>  if (MemSDNode *MN = dyn_cast&lt;MemSDNode&gt;(N))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1604' href='#L1604'><span>1604:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35.0k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>    return MN;</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  assert<span class='red'>(isa&lt;BuildVectorSDNode&gt;(N))</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>for (SDValue V : N-&gt;op_values())</span><span class='red'></span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1607' href='#L1607'><span>1607:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>if (MemSDNode *</span><span class='red'>MN</span><span class='red'> =</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1608' href='#L1608'><span>1608:20</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          dyn_cast&lt;MemSDNode&gt;(AMDGPUTargetLowering::stripBitcast(V)))</span></pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return MN</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;cannot find MemSDNode in the pattern!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectFlatOffsetImpl(SDNode *N, SDValue Addr,</pre></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              SDValue &amp;VAddr, SDValue &amp;Offset,</pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>                                              uint64_t FlatVariant) const {</pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>  int64_t OffsetVal = 0;</pre></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>  unsigned AS = findMemSDNode(N)-&gt;getAddressSpace();</pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>  bool CanHaveFlatSegmentOffsetBug =</pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>      Subtarget-&gt;hasFlatSegmentOffsetBug() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1622' href='#L1622'><span>1622:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.88k</span>, <span class='None'>False</span>: <span class='covered-line'>32.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>      <div class='tooltip'>FlatVariant == SIInstrFlags::FLAT<span class='tooltip-content'>2.88k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1623' href='#L1623'><span>1623:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.75k</span>, <span class='None'>False</span>: <span class='covered-line'>1.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>1.75k</span></div><div class='tooltip'>AS == AMDGPUAS::FLAT_ADDRESS<span class='tooltip-content'>1.75k</span></div> || <div class='tooltip'><span class='red'>AS == AMDGPUAS::GLOBAL_ADDRESS</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1624' href='#L1624'><span>1624:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.75k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1624' href='#L1624'><span>1624:40</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1622'><span>1622:7</span></a></span>) to (<span class='line-number'><a href='#L1622'><span>1624:71</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1622:7)
     Condition C2 --> (1623:7)
     Condition C3 --> (1624:8)
     Condition C4 --> (1624:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>  if (Subtarget-&gt;hasFlatInstOffsets() &amp;&amp; <div class='tooltip'>!CanHaveFlatSegmentOffsetBug<span class='tooltip-content'>18.4k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1626' href='#L1626'><span>1626:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.4k</span>, <span class='None'>False</span>: <span class='covered-line'>16.5k</span>]
  Branch (<span class='line-number'><a name='L1626' href='#L1626'><span>1626:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.7k</span>, <span class='None'>False</span>: <span class='covered-line'>1.75k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1626'><span>1626:7</span></a></span>) to (<span class='line-number'><a href='#L1626'><span>1626:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1626:7)
     Condition C2 --> (1626:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>16.7k</pre></td><td class='code'><pre>    SDValue N0, N1;</pre></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='covered-line'><pre>16.7k</pre></td><td class='code'><pre>    if (isBaseWithConstantOffset64(Addr, N0, N1) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1628' href='#L1628'><span>1628:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.69k</span>, <span class='None'>False</span>: <span class='covered-line'>10.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='covered-line'><pre>16.7k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>6.69k</span></div><div class='tooltip'>FlatVariant != SIInstrFlags::FlatScratch<span class='tooltip-content'>6.69k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1629' href='#L1629'><span>1629:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.46k</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='covered-line'><pre>6.69k</pre></td><td class='code'><pre>         <div class='tooltip'>isFlatScratchBaseLegal(Addr)<span class='tooltip-content'>230</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1630' href='#L1630'><span>1630:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>153</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1628'><span>1628:9</span></a></span>) to (<span class='line-number'><a href='#L1628'><span>1630:39</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1628:9)
     Condition C2 --> (1629:10)
     Condition C3 --> (1630:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>      int64_t COffsetVal = cast&lt;ConstantSDNode&gt;(N1)-&gt;getSExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>      const SIInstrInfo *TII = Subtarget-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>      if (TII-&gt;isLegalFLATOffset(COffsetVal, AS, FlatVariant)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1634' href='#L1634'><span>1634:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.11k</span>, <span class='None'>False</span>: <span class='covered-line'>500</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='covered-line'><pre>6.11k</pre></td><td class='code'><pre>        Addr = N0;</pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='covered-line'><pre>6.11k</pre></td><td class='code'><pre>        OffsetVal = COffsetVal;</pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='covered-line'><pre>6.11k</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // If the offset doesn&apos;t fit, put the low bits into the offset field and</pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // add the rest.</pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //</pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // For a FLAT instruction the hardware decides whether to access</pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // global/scratch/shared memory based on the high bits of vaddr,</pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // ignoring the offset field, so we have to ensure that when we add</pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // remainder to vaddr it still points into the same underlying object.</pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // The easiest way to do that is to make sure that we split the offset</pre></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // into two pieces that are both &gt;= 0 or both &lt;= 0.</pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='covered-line'><pre>500</pre></td><td class='code'><pre>        SDLoc DL(N);</pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='covered-line'><pre>500</pre></td><td class='code'><pre>        uint64_t RemainderOffset;</pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='covered-line'><pre>500</pre></td><td class='code'><pre>        std::tie(OffsetVal, RemainderOffset) =</pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='covered-line'><pre>500</pre></td><td class='code'><pre>            TII-&gt;splitFlatOffset(COffsetVal, AS, FlatVariant);</pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='covered-line'><pre>500</pre></td><td class='code'><pre>        SDValue AddOffsetLo =</pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='covered-line'><pre>500</pre></td><td class='code'><pre>            getMaterializedScalarImm32(Lo_32(RemainderOffset), DL);</pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='covered-line'><pre>500</pre></td><td class='code'><pre>        SDValue Clamp = CurDAG-&gt;getTargetConstant(0, DL, MVT::i1);</pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='covered-line'><pre>500</pre></td><td class='code'><pre>        if (Addr.getValueType().getSizeInBits() == 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1658' href='#L1658'><span>1658:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>476</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>          SmallVector&lt;SDValue, 3&gt; Opnds;</pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>          Opnds.push_back(N0);</pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>          Opnds.push_back(AddOffsetLo);</pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>          unsigned AddOp = AMDGPU::V_ADD_CO_U32_e32;</pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>          if (Subtarget-&gt;hasAddNoCarry()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1663' href='#L1663'><span>1663:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>            AddOp = AMDGPU::V_ADD_U32_e64;</pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>            Opnds.push_back(Clamp);</pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>          Addr = SDValue(CurDAG-&gt;getMachineNode(AddOp, DL, MVT::i32, Opnds), 0);</pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>        } else {</pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // TODO: Should this try to use a scalar add pseudo if the base address</pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // is uniform and saddr is usable?</pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>          SDValue Sub0 = CurDAG-&gt;getTargetConstant(AMDGPU::sub0, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>          SDValue Sub1 = CurDAG-&gt;getTargetConstant(AMDGPU::sub1, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>          SDNode *N0Lo = CurDAG-&gt;getMachineNode(TargetOpcode::EXTRACT_SUBREG,</pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>                                                DL, MVT::i32, N0, Sub0);</pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>          SDNode *N0Hi = CurDAG-&gt;getMachineNode(TargetOpcode::EXTRACT_SUBREG,</pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>                                                DL, MVT::i32, N0, Sub1);</pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>          SDValue AddOffsetHi =</pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>              getMaterializedScalarImm32(Hi_32(RemainderOffset), DL);</pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>          SDVTList VTs = CurDAG-&gt;getVTList(MVT::i32, MVT::i1);</pre></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>          SDNode *Add =</pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>              CurDAG-&gt;getMachineNode(AMDGPU::V_ADD_CO_U32_e64, DL, VTs,</pre></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>                                     {AddOffsetLo, SDValue(N0Lo, 0), Clamp});</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>          SDNode *Addc = CurDAG-&gt;getMachineNode(</pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>              AMDGPU::V_ADDC_U32_e64, DL, VTs,</pre></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>              {AddOffsetHi, SDValue(N0Hi, 0), SDValue(Add, 1), Clamp});</pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>          SDValue RegSequenceArgs[] = {</pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>              CurDAG-&gt;getTargetConstant(AMDGPU::VReg_64RegClassID, DL, MVT::i32),</pre></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>              SDValue(Add, 0), Sub0, SDValue(Addc, 0), Sub1};</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>          Addr = SDValue(CurDAG-&gt;getMachineNode(AMDGPU::REG_SEQUENCE, DL,</pre></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>                                                MVT::i64, RegSequenceArgs),</pre></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>                         0);</pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>500</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>16.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>  VAddr = Addr;</pre></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>  Offset = CurDAG-&gt;getTargetConstant(OffsetVal, SDLoc(), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectFlatOffset(SDNode *N, SDValue Addr,</pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          SDValue &amp;VAddr,</pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='covered-line'><pre>26.6k</pre></td><td class='code'><pre>                                          SDValue &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='covered-line'><pre>26.6k</pre></td><td class='code'><pre>  return SelectFlatOffsetImpl(N, Addr, VAddr, Offset, SIInstrFlags::FLAT);</pre></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='covered-line'><pre>26.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectGlobalOffset(SDNode *N, SDValue Addr,</pre></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            SDValue &amp;VAddr,</pre></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='covered-line'><pre>7.86k</pre></td><td class='code'><pre>                                            SDValue &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='covered-line'><pre>7.86k</pre></td><td class='code'><pre>  return SelectFlatOffsetImpl(N, Addr, VAddr, Offset, SIInstrFlags::FlatGlobal);</pre></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='covered-line'><pre>7.86k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectScratchOffset(SDNode *N, SDValue Addr,</pre></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             SDValue &amp;VAddr,</pre></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='covered-line'><pre>534</pre></td><td class='code'><pre>                                             SDValue &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='covered-line'><pre>534</pre></td><td class='code'><pre>  return SelectFlatOffsetImpl(N, Addr, VAddr, Offset,</pre></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='covered-line'><pre>534</pre></td><td class='code'><pre>                              SIInstrFlags::FlatScratch);</pre></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='covered-line'><pre>534</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// If this matches zero_extend i32:x, return x</pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='covered-line'><pre>9.53k</pre></td><td class='code'><pre>static SDValue matchZExtFromI32(SDValue Op) {</pre></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='covered-line'><pre>9.53k</pre></td><td class='code'><pre>  if (Op.getOpcode() != ISD::ZERO_EXTEND)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1730' href='#L1730'><span>1730:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.66k</span>, <span class='None'>False</span>: <span class='covered-line'>7.87k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>    return SDValue();</pre></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='covered-line'><pre>7.87k</pre></td><td class='code'><pre>  SDValue ExtSrc = Op.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='covered-line'><pre>7.87k</pre></td><td class='code'><pre>  return (ExtSrc.getValueType() == MVT::i32) ? ExtSrc : <div class='tooltip'><span class='red'>SDValue()</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1734' href='#L1734'><span>1734:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.87k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='covered-line'><pre>9.53k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Match (64-bit SGPR base) + (zext vgpr offset) + sext(imm offset)</pre></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectGlobalSAddr(SDNode *N,</pre></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           SDValue Addr,</pre></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           SDValue &amp;SAddr,</pre></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           SDValue &amp;VOffset,</pre></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='covered-line'><pre>33.9k</pre></td><td class='code'><pre>                                           SDValue &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='covered-line'><pre>33.9k</pre></td><td class='code'><pre>  int64_t ImmOffset = 0;</pre></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Match the immediate offset first, which canonically is moved as low as</pre></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // possible.</pre></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='covered-line'><pre>33.9k</pre></td><td class='code'><pre>  SDValue LHS, RHS;</pre></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='covered-line'><pre>33.9k</pre></td><td class='code'><pre>  if (isBaseWithConstantOffset64(Addr, LHS, RHS)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1749' href='#L1749'><span>1749:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.0k</span>, <span class='None'>False</span>: <span class='covered-line'>21.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>    int64_t COffsetVal = cast&lt;ConstantSDNode&gt;(RHS)-&gt;getSExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>    const SIInstrInfo *TII = Subtarget-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>    if (TII-&gt;isLegalFLATOffset(COffsetVal, AMDGPUAS::GLOBAL_ADDRESS,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1753' href='#L1753'><span>1753:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.5k</span>, <span class='None'>False</span>: <span class='covered-line'>423</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>                               SIInstrFlags::FlatGlobal)) {</pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>      Addr = LHS;</pre></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>      ImmOffset = COffsetVal;</pre></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>423</span></div><div class='tooltip'>!LHS-&gt;isDivergent()<span class='tooltip-content'>423</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1757' href='#L1757'><span>1757:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='None'>False</span>: <span class='covered-line'>274</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>      if (COffsetVal &gt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1758' href='#L1758'><span>1758:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='None'>False</span>: <span class='covered-line'>57</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>        SDLoc SL(N);</pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // saddr + large_offset -&gt; saddr +</pre></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //                         (voffset = large_offset &amp; ~MaxOffset) +</pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //                         (large_offset &amp; MaxOffset);</pre></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>        int64_t SplitImmOffset, RemainderOffset;</pre></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>        std::tie(SplitImmOffset, RemainderOffset) = TII-&gt;splitFlatOffset(</pre></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>            COffsetVal, AMDGPUAS::GLOBAL_ADDRESS, SIInstrFlags::FlatGlobal);</pre></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>        if (isUInt&lt;32&gt;(RemainderOffset)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1767' href='#L1767'><span>1767:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>          SDNode *VMov = CurDAG-&gt;getMachineNode(</pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>              AMDGPU::V_MOV_B32_e32, SL, MVT::i32,</pre></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>              CurDAG-&gt;getTargetConstant(RemainderOffset, SDLoc(), MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>          VOffset = SDValue(VMov, 0);</pre></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>          SAddr = LHS;</pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>          Offset = CurDAG-&gt;getTargetConstant(SplitImmOffset, SDLoc(), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>          return true;</pre></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We are adding a 64 bit SGPR and a constant. If constant bus limit</pre></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // is 1 we would need to perform 1 or 2 extra moves for each half of</pre></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // the constant and it is better to do a scalar add and then issue a</pre></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // single VALU instruction to materialize zero. Otherwise it is less</pre></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instructions to perform VALU adds with immediates or inline literals.</pre></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>      unsigned NumLiterals =</pre></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>          !TII-&gt;isInlineConstant(APInt(32, COffsetVal &amp; 0xffffffff)) +</pre></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>          !TII-&gt;isInlineConstant(APInt(32, COffsetVal &gt;&gt; 32));</pre></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>      if (Subtarget-&gt;getConstantBusLimit(AMDGPU::V_ADD_U32_e64) &gt; NumLiterals)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1786' href='#L1786'><span>1786:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Match the variable offset.</pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='covered-line'><pre>33.8k</pre></td><td class='code'><pre>  if (Addr.getOpcode() == ISD::ADD) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1792' href='#L1792'><span>1792:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.71k</span>, <span class='None'>False</span>: <span class='covered-line'>24.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='covered-line'><pre>9.71k</pre></td><td class='code'><pre>    LHS = Addr.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='covered-line'><pre>9.71k</pre></td><td class='code'><pre>    RHS = Addr.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='covered-line'><pre>9.71k</pre></td><td class='code'><pre>    if (!LHS-&gt;isDivergent()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1796' href='#L1796'><span>1796:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.29k</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // add (i64 sgpr), (zero_extend (i32 vgpr))</pre></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='covered-line'><pre>8.29k</pre></td><td class='code'><pre>      if (SDValue ZextRHS = matchZExtFromI32(RHS)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1798' href='#L1798'><span>1798:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.86k</span>, <span class='None'>False</span>: <span class='covered-line'>430</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='covered-line'><pre>7.86k</pre></td><td class='code'><pre>        SAddr = LHS;</pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='covered-line'><pre>7.86k</pre></td><td class='code'><pre>        VOffset = ZextRHS;</pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='covered-line'><pre>7.86k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='covered-line'><pre>8.29k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='covered-line'><pre>9.71k</pre></td><td class='code'><pre>    if (!SAddr &amp;&amp; <div class='tooltip'>!RHS-&gt;isDivergent()<span class='tooltip-content'>1.85k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1804' href='#L1804'><span>1804:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.85k</span>, <span class='None'>False</span>: <span class='covered-line'>7.86k</span>]
  Branch (<span class='line-number'><a name='L1804' href='#L1804'><span>1804:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.24k</span>, <span class='None'>False</span>: <span class='covered-line'>609</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1804'><span>1804:9</span></a></span>) to (<span class='line-number'><a href='#L1804'><span>1804:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1804:9)
     Condition C2 --> (1804:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // add (zero_extend (i32 vgpr)), (i64 sgpr)</pre></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='covered-line'><pre>1.24k</pre></td><td class='code'><pre>      if (SDValue ZextLHS = matchZExtFromI32(LHS)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1806' href='#L1806'><span>1806:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>1.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        SAddr = RHS;</pre></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        VOffset = ZextLHS;</pre></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='covered-line'><pre>1.24k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='covered-line'><pre>9.71k</pre></td><td class='code'><pre>    if (SAddr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1812' href='#L1812'><span>1812:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.87k</span>, <span class='None'>False</span>: <span class='covered-line'>1.83k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='covered-line'><pre>7.87k</pre></td><td class='code'><pre>      Offset = CurDAG-&gt;getTargetConstant(ImmOffset, SDLoc(), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='covered-line'><pre>7.87k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='covered-line'><pre>7.87k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='covered-line'><pre>9.71k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='covered-line'><pre>25.9k</pre></td><td class='code'><pre>  if (Addr-&gt;isDivergent() || <div class='tooltip'>Addr.getOpcode() == ISD::UNDEF<span class='tooltip-content'>20.4k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1818' href='#L1818'><span>1818:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.48k</span>, <span class='None'>False</span>: <span class='covered-line'>20.4k</span>]
  Branch (<span class='line-number'><a name='L1818' href='#L1818'><span>1818:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.10k</span>, <span class='None'>False</span>: <span class='covered-line'>18.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='covered-line'><pre>25.9k</pre></td><td class='code'><pre>      <div class='tooltip'>isa&lt;ConstantSDNode&gt;(Addr)<span class='tooltip-content'>18.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1819' href='#L1819'><span>1819:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>228</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1818'><span>1818:7</span></a></span>) to (<span class='line-number'><a href='#L1818'><span>1819:32</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1818:7)
     Condition C2 --> (1818:30)
     Condition C3 --> (1819:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='covered-line'><pre>7.81k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // It&apos;s cheaper to materialize a single 32-bit zero for vaddr than the two</pre></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // moves required to copy a 64-bit SGPR to VGPR.</pre></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>  SAddr = Addr;</pre></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>  SDNode *VMov =</pre></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>      CurDAG-&gt;getMachineNode(AMDGPU::V_MOV_B32_e32, SDLoc(Addr), MVT::i32,</pre></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>                             CurDAG-&gt;getTargetConstant(0, SDLoc(), MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>  VOffset = SDValue(VMov, 0);</pre></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>  Offset = CurDAG-&gt;getTargetConstant(ImmOffset, SDLoc(), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='covered-line'><pre>25.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>static SDValue SelectSAddrFI(SelectionDAG *CurDAG, SDValue SAddr) {</pre></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>  if (auto FI = dyn_cast&lt;FrameIndexSDNode&gt;(SAddr)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1834' href='#L1834'><span>1834:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.34k</span>, <span class='None'>False</span>: <span class='covered-line'>901</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>    SAddr = CurDAG-&gt;getTargetFrameIndex(FI-&gt;getIndex(), FI-&gt;getValueType(0));</pre></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>901</span></div><div class='tooltip'>SAddr.getOpcode() == ISD::ADD<span class='tooltip-content'>901</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1836' href='#L1836'><span>1836:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>516</span>, <span class='None'>False</span>: <span class='covered-line'>385</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='covered-line'><pre>901</pre></td><td class='code'><pre>             <div class='tooltip'>isa&lt;FrameIndexSDNode&gt;(SAddr.getOperand(0))<span class='tooltip-content'>516</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1837' href='#L1837'><span>1837:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='None'>False</span>: <span class='covered-line'>360</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1836'><span>1836:14</span></a></span>) to (<span class='line-number'><a href='#L1836'><span>1837:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1836:14)
     Condition C2 --> (1837:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Materialize this into a scalar move for scalar address to avoid</pre></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // readfirstlane.</pre></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    auto FI = cast&lt;FrameIndexSDNode&gt;(SAddr.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    SDValue TFI = CurDAG-&gt;getTargetFrameIndex(FI-&gt;getIndex(),</pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>                                              FI-&gt;getValueType(0));</pre></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    SAddr = SDValue(CurDAG-&gt;getMachineNode(AMDGPU::S_ADD_I32, SDLoc(SAddr),</pre></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>                                           MVT::i32, TFI, SAddr.getOperand(1)),</pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>                    0);</pre></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>  return SAddr;</pre></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Match (32-bit SGPR base) + sext(imm offset)</pre></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectScratchSAddr(SDNode *Parent, SDValue Addr,</pre></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            SDValue &amp;SAddr,</pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='covered-line'><pre>3.66k</pre></td><td class='code'><pre>                                            SDValue &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L1855' href='#L1855'><pre>1855</pre></a></td><td class='covered-line'><pre>3.66k</pre></td><td class='code'><pre>  if (Addr-&gt;isDivergent())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1855' href='#L1855'><span>1855:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>534</span>, <span class='None'>False</span>: <span class='covered-line'>3.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1856' href='#L1856'><pre>1856</pre></a></td><td class='covered-line'><pre>534</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1857' href='#L1857'><pre>1857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1858' href='#L1858'><pre>1858</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  SDLoc DL(Addr);</pre></td></tr><tr><td class='line-number'><a name='L1859' href='#L1859'><pre>1859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1860' href='#L1860'><pre>1860</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  int64_t COffsetVal = 0;</pre></td></tr><tr><td class='line-number'><a name='L1861' href='#L1861'><pre>1861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1862' href='#L1862'><pre>1862</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  if (CurDAG-&gt;isBaseWithConstantOffset(Addr) &amp;&amp; <div class='tooltip'>isFlatScratchBaseLegal(Addr)<span class='tooltip-content'>1.76k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1862' href='#L1862'><span>1862:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.76k</span>, <span class='None'>False</span>: <span class='covered-line'>1.36k</span>]
  Branch (<span class='line-number'><a name='L1862' href='#L1862'><span>1862:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='None'>False</span>: <span class='covered-line'>356</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1862'><span>1862:7</span></a></span>) to (<span class='line-number'><a href='#L1862'><span>1862:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1862:7)
     Condition C2 --> (1862:49)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1863' href='#L1863'><pre>1863</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>    COffsetVal = cast&lt;ConstantSDNode&gt;(Addr.getOperand(1))-&gt;getSExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1864' href='#L1864'><pre>1864</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>    SAddr = Addr.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1865' href='#L1865'><pre>1865</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1866' href='#L1866'><pre>1866</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>    SAddr = Addr;</pre></td></tr><tr><td class='line-number'><a name='L1867' href='#L1867'><pre>1867</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1868' href='#L1868'><pre>1868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1869' href='#L1869'><pre>1869</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  SAddr = SelectSAddrFI(CurDAG, SAddr);</pre></td></tr><tr><td class='line-number'><a name='L1870' href='#L1870'><pre>1870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1871' href='#L1871'><pre>1871</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = Subtarget-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1872' href='#L1872'><pre>1872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1873' href='#L1873'><pre>1873</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  if (!TII-&gt;isLegalFLATOffset(COffsetVal, AMDGPUAS::PRIVATE_ADDRESS,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1873' href='#L1873'><span>1873:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>3.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1874' href='#L1874'><pre>1874</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>                              SIInstrFlags::FlatScratch)) {</pre></td></tr><tr><td class='line-number'><a name='L1875' href='#L1875'><pre>1875</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    int64_t SplitImmOffset, RemainderOffset;</pre></td></tr><tr><td class='line-number'><a name='L1876' href='#L1876'><pre>1876</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    std::tie(SplitImmOffset, RemainderOffset) = TII-&gt;splitFlatOffset(</pre></td></tr><tr><td class='line-number'><a name='L1877' href='#L1877'><pre>1877</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        COffsetVal, AMDGPUAS::PRIVATE_ADDRESS, SIInstrFlags::FlatScratch);</pre></td></tr><tr><td class='line-number'><a name='L1878' href='#L1878'><pre>1878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1879' href='#L1879'><pre>1879</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    COffsetVal = SplitImmOffset;</pre></td></tr><tr><td class='line-number'><a name='L1880' href='#L1880'><pre>1880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1881' href='#L1881'><pre>1881</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    SDValue AddOffset =</pre></td></tr><tr><td class='line-number'><a name='L1882' href='#L1882'><pre>1882</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        SAddr.getOpcode() == ISD::TargetFrameIndex</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1882' href='#L1882'><span>1882:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1883' href='#L1883'><pre>1883</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>            ? getMaterializedScalarImm32(Lo_32(RemainderOffset), DL)</pre></td></tr><tr><td class='line-number'><a name='L1884' href='#L1884'><pre>1884</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>            : <div class='tooltip'><span class='red'>CurDAG-&gt;getTargetConstant(RemainderOffset, DL, MVT::i32)</span><span class='tooltip-content'>0</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1885' href='#L1885'><pre>1885</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    SAddr = SDValue(CurDAG-&gt;getMachineNode(AMDGPU::S_ADD_I32, DL, MVT::i32,</pre></td></tr><tr><td class='line-number'><a name='L1886' href='#L1886'><pre>1886</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                                           SAddr, AddOffset),</pre></td></tr><tr><td class='line-number'><a name='L1887' href='#L1887'><pre>1887</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                    0);</pre></td></tr><tr><td class='line-number'><a name='L1888' href='#L1888'><pre>1888</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1889' href='#L1889'><pre>1889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1890' href='#L1890'><pre>1890</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  Offset = CurDAG-&gt;getTargetConstant(COffsetVal, DL, MVT::i16);</pre></td></tr><tr><td class='line-number'><a name='L1891' href='#L1891'><pre>1891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1892' href='#L1892'><pre>1892</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1893' href='#L1893'><pre>1893</pre></a></td><td class='covered-line'><pre>3.66k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1894' href='#L1894'><pre>1894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1895' href='#L1895'><pre>1895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Check whether the flat scratch SVS swizzle bug affects this access.</pre></td></tr><tr><td class='line-number'><a name='L1896' href='#L1896'><pre>1896</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::checkFlatScratchSVSSwizzleBug(</pre></td></tr><tr><td class='line-number'><a name='L1897' href='#L1897'><pre>1897</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>    SDValue VAddr, SDValue SAddr, uint64_t ImmOffset) const {</pre></td></tr><tr><td class='line-number'><a name='L1898' href='#L1898'><pre>1898</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>  if (!Subtarget-&gt;hasFlatScratchSVSSwizzleBug())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1898' href='#L1898'><span>1898:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1899' href='#L1899'><pre>1899</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1900' href='#L1900'><pre>1900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1901' href='#L1901'><pre>1901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The bug affects the swizzling of SVS accesses if there is any carry out</pre></td></tr><tr><td class='line-number'><a name='L1902' href='#L1902'><pre>1902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // from the two low order bits (i.e. from bit 1 into bit 2) when adding</pre></td></tr><tr><td class='line-number'><a name='L1903' href='#L1903'><pre>1903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // voffset to (soffset + inst_offset).</pre></td></tr><tr><td class='line-number'><a name='L1904' href='#L1904'><pre>1904</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  KnownBits VKnown = CurDAG-&gt;computeKnownBits(VAddr);</pre></td></tr><tr><td class='line-number'><a name='L1905' href='#L1905'><pre>1905</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  KnownBits SKnown = KnownBits::computeForAddSub(</pre></td></tr><tr><td class='line-number'><a name='L1906' href='#L1906'><pre>1906</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      /*Add=*/true, /*NSW=*/false, /*NUW=*/false,</pre></td></tr><tr><td class='line-number'><a name='L1907' href='#L1907'><pre>1907</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      CurDAG-&gt;computeKnownBits(SAddr),</pre></td></tr><tr><td class='line-number'><a name='L1908' href='#L1908'><pre>1908</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      KnownBits::makeConstant(APInt(32, ImmOffset)));</pre></td></tr><tr><td class='line-number'><a name='L1909' href='#L1909'><pre>1909</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  uint64_t VMax = VKnown.getMaxValue().getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1910' href='#L1910'><pre>1910</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  uint64_t SMax = SKnown.getMaxValue().getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1911' href='#L1911'><pre>1911</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  return (VMax &amp; 3) + (SMax &amp; 3) &gt;= 4;</pre></td></tr><tr><td class='line-number'><a name='L1912' href='#L1912'><pre>1912</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1913' href='#L1913'><pre>1913</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1914' href='#L1914'><pre>1914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectScratchSVAddr(SDNode *N, SDValue Addr,</pre></td></tr><tr><td class='line-number'><a name='L1915' href='#L1915'><pre>1915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             SDValue &amp;VAddr, SDValue &amp;SAddr,</pre></td></tr><tr><td class='line-number'><a name='L1916' href='#L1916'><pre>1916</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>                                             SDValue &amp;Offset) const  {</pre></td></tr><tr><td class='line-number'><a name='L1917' href='#L1917'><pre>1917</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>  int64_t ImmOffset = 0;</pre></td></tr><tr><td class='line-number'><a name='L1918' href='#L1918'><pre>1918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1919' href='#L1919'><pre>1919</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>  SDValue LHS, RHS;</pre></td></tr><tr><td class='line-number'><a name='L1920' href='#L1920'><pre>1920</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>  SDValue OrigAddr = Addr;</pre></td></tr><tr><td class='line-number'><a name='L1921' href='#L1921'><pre>1921</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>  if (isBaseWithConstantOffset64(Addr, LHS, RHS)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1921' href='#L1921'><span>1921:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.23k</span>, <span class='None'>False</span>: <span class='covered-line'>1.30k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1922' href='#L1922'><pre>1922</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    int64_t COffsetVal = cast&lt;ConstantSDNode&gt;(RHS)-&gt;getSExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1923' href='#L1923'><pre>1923</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    const SIInstrInfo *TII = Subtarget-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1924' href='#L1924'><pre>1924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1925' href='#L1925'><pre>1925</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    if (TII-&gt;isLegalFLATOffset(COffsetVal, AMDGPUAS::PRIVATE_ADDRESS, true)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1925' href='#L1925'><span>1925:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21k</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1926' href='#L1926'><pre>1926</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>      Addr = LHS;</pre></td></tr><tr><td class='line-number'><a name='L1927' href='#L1927'><pre>1927</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>      ImmOffset = COffsetVal;</pre></td></tr><tr><td class='line-number'><a name='L1928' href='#L1928'><pre>1928</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>18</span></div><div class='tooltip'>!LHS-&gt;isDivergent()<span class='tooltip-content'>18</span></div> &amp;&amp; <div class='tooltip'>COffsetVal &gt; 0<span class='tooltip-content'>12</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1928' href='#L1928'><span>1928:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L1928' href='#L1928'><span>1928:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1928'><span>1928:16</span></a></span>) to (<span class='line-number'><a href='#L1928'><span>1928:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1928:16)
     Condition C2 --> (1928:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1929' href='#L1929'><pre>1929</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      SDLoc SL(N);</pre></td></tr><tr><td class='line-number'><a name='L1930' href='#L1930'><pre>1930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // saddr + large_offset -&gt; saddr + (vaddr = large_offset &amp; ~MaxOffset) +</pre></td></tr><tr><td class='line-number'><a name='L1931' href='#L1931'><pre>1931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //                         (large_offset &amp; MaxOffset);</pre></td></tr><tr><td class='line-number'><a name='L1932' href='#L1932'><pre>1932</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      int64_t SplitImmOffset, RemainderOffset;</pre></td></tr><tr><td class='line-number'><a name='L1933' href='#L1933'><pre>1933</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      std::tie(SplitImmOffset, RemainderOffset)</pre></td></tr><tr><td class='line-number'><a name='L1934' href='#L1934'><pre>1934</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        = TII-&gt;splitFlatOffset(COffsetVal, AMDGPUAS::PRIVATE_ADDRESS, true);</pre></td></tr><tr><td class='line-number'><a name='L1935' href='#L1935'><pre>1935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1936' href='#L1936'><pre>1936</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      if (isUInt&lt;32&gt;(RemainderOffset)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1936' href='#L1936'><span>1936:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1937' href='#L1937'><pre>1937</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        SDNode *VMov = CurDAG-&gt;getMachineNode(</pre></td></tr><tr><td class='line-number'><a name='L1938' href='#L1938'><pre>1938</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>          AMDGPU::V_MOV_B32_e32, SL, MVT::i32,</pre></td></tr><tr><td class='line-number'><a name='L1939' href='#L1939'><pre>1939</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>          CurDAG-&gt;getTargetConstant(RemainderOffset, SDLoc(), MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L1940' href='#L1940'><pre>1940</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        VAddr = SDValue(VMov, 0);</pre></td></tr><tr><td class='line-number'><a name='L1941' href='#L1941'><pre>1941</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        SAddr = LHS;</pre></td></tr><tr><td class='line-number'><a name='L1942' href='#L1942'><pre>1942</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        if (!isFlatScratchBaseLegal(Addr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1942' href='#L1942'><span>1942:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1943' href='#L1943'><pre>1943</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1944' href='#L1944'><pre>1944</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        if (checkFlatScratchSVSSwizzleBug(VAddr, SAddr, SplitImmOffset))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1944' href='#L1944'><span>1944:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1945' href='#L1945'><pre>1945</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1946' href='#L1946'><pre>1946</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        Offset = CurDAG-&gt;getTargetConstant(SplitImmOffset, SDLoc(), MVT::i16);</pre></td></tr><tr><td class='line-number'><a name='L1947' href='#L1947'><pre>1947</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L1948' href='#L1948'><pre>1948</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1949' href='#L1949'><pre>1949</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1950' href='#L1950'><pre>1950</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1951' href='#L1951'><pre>1951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1952' href='#L1952'><pre>1952</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>  if (Addr.getOpcode() != ISD::ADD)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1952' href='#L1952'><span>1952:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.24k</span>, <span class='None'>False</span>: <span class='covered-line'>285</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1953' href='#L1953'><pre>1953</pre></a></td><td class='covered-line'><pre>2.24k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1954' href='#L1954'><pre>1954</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1955' href='#L1955'><pre>1955</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>  LHS = Addr.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1956' href='#L1956'><pre>1956</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>  RHS = Addr.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1957' href='#L1957'><pre>1957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1958' href='#L1958'><pre>1958</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>  if (!LHS-&gt;isDivergent() &amp;&amp; <div class='tooltip'>RHS-&gt;isDivergent()<span class='tooltip-content'>279</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1958' href='#L1958'><span>1958:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>279</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L1958' href='#L1958'><span>1958:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>213</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1958'><span>1958:7</span></a></span>) to (<span class='line-number'><a href='#L1958'><span>1958:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1958:7)
     Condition C2 --> (1958:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1959' href='#L1959'><pre>1959</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>    SAddr = LHS;</pre></td></tr><tr><td class='line-number'><a name='L1960' href='#L1960'><pre>1960</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>    VAddr = RHS;</pre></td></tr><tr><td class='line-number'><a name='L1961' href='#L1961'><pre>1961</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>72</span></div><div class='tooltip'>!RHS-&gt;isDivergent()<span class='tooltip-content'>72</span></div> &amp;&amp; <div class='tooltip'>LHS-&gt;isDivergent()<span class='tooltip-content'>72</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1961' href='#L1961'><span>1961:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1961' href='#L1961'><span>1961:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1961'><span>1961:14</span></a></span>) to (<span class='line-number'><a href='#L1961'><span>1961:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1961:14)
     Condition C2 --> (1961:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1962' href='#L1962'><pre>1962</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    SAddr = RHS;</pre></td></tr><tr><td class='line-number'><a name='L1963' href='#L1963'><pre>1963</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    VAddr = LHS;</pre></td></tr><tr><td class='line-number'><a name='L1964' href='#L1964'><pre>1964</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1965' href='#L1965'><pre>1965</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1966' href='#L1966'><pre>1966</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1967' href='#L1967'><pre>1967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1968' href='#L1968'><pre>1968</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>  if (OrigAddr != Addr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1968' href='#L1968'><span>1968:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1969' href='#L1969'><pre>1969</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>    if (!isFlatScratchBaseLegalSVImm(OrigAddr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1969' href='#L1969'><span>1969:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>43</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1970' href='#L1970'><pre>1970</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1971' href='#L1971'><pre>1971</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1972' href='#L1972'><pre>1972</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>    if (!isFlatScratchBaseLegalSV(OrigAddr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1972' href='#L1972'><span>1972:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>74</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1973' href='#L1973'><pre>1973</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1974' href='#L1974'><pre>1974</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1975' href='#L1975'><pre>1975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1976' href='#L1976'><pre>1976</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  if (checkFlatScratchSVSSwizzleBug(VAddr, SAddr, ImmOffset))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1976' href='#L1976'><span>1976:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>117</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1977' href='#L1977'><pre>1977</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1978' href='#L1978'><pre>1978</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  SAddr = SelectSAddrFI(CurDAG, SAddr);</pre></td></tr><tr><td class='line-number'><a name='L1979' href='#L1979'><pre>1979</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  Offset = CurDAG-&gt;getTargetConstant(ImmOffset, SDLoc(), MVT::i16);</pre></td></tr><tr><td class='line-number'><a name='L1980' href='#L1980'><pre>1980</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1981' href='#L1981'><pre>1981</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1982' href='#L1982'><pre>1982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1983' href='#L1983'><pre>1983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Match an immediate (if Offset is not null) or an SGPR (if SOffset is</pre></td></tr><tr><td class='line-number'><a name='L1984' href='#L1984'><pre>1984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// not null) offset. If Imm32Only is true, match only 32-bit immediate</pre></td></tr><tr><td class='line-number'><a name='L1985' href='#L1985'><pre>1985</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// offsets available on CI.</pre></td></tr><tr><td class='line-number'><a name='L1986' href='#L1986'><pre>1986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectSMRDOffset(SDValue ByteOffsetNode,</pre></td></tr><tr><td class='line-number'><a name='L1987' href='#L1987'><pre>1987</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          SDValue *SOffset, SDValue *Offset,</pre></td></tr><tr><td class='line-number'><a name='L1988' href='#L1988'><pre>1988</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>                                          bool Imm32Only, bool IsBuffer) const {</pre></td></tr><tr><td class='line-number'><a name='L1989' href='#L1989'><pre>1989</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>  assert((!SOffset || !Offset) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1990' href='#L1990'><pre>1990</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>         &quot;Cannot match both soffset and offset at the same time!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1991' href='#L1991'><pre>1991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1992' href='#L1992'><pre>1992</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>  ConstantSDNode *C = dyn_cast&lt;ConstantSDNode&gt;(ByteOffsetNode);</pre></td></tr><tr><td class='line-number'><a name='L1993' href='#L1993'><pre>1993</pre></a></td><td class='covered-line'><pre>76.2k</pre></td><td class='code'><pre>  if (!C) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1993' href='#L1993'><span>1993:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.98k</span>, <span class='None'>False</span>: <span class='covered-line'>74.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1994' href='#L1994'><pre>1994</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>    if (!SOffset)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1994' href='#L1994'><span>1994:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.16k</span>, <span class='None'>False</span>: <span class='covered-line'>815</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1995' href='#L1995'><pre>1995</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1996' href='#L1996'><pre>1996</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>    if (ByteOffsetNode.getValueType().isScalarInteger() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1996' href='#L1996'><span>1996:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>815</span>]
  Branch (<span class='line-number'><a name='L1996' href='#L1996'><span>1996:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>815</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1997' href='#L1997'><pre>1997</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>        ByteOffsetNode.getValueType().getSizeInBits() == 32) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1997' href='#L1997'><span>1997:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>815</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1996'><span>1996:9</span></a></span>) to (<span class='line-number'><a href='#L1996'><span>1997:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1996:9)
     Condition C2 --> (1997:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1998' href='#L1998'><pre>1998</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      *SOffset = ByteOffsetNode;</span></pre></td></tr><tr><td class='line-number'><a name='L1999' href='#L1999'><pre>1999</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return true;</span></pre></td></tr><tr><td class='line-number'><a name='L2000' href='#L2000'><pre>2000</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2001' href='#L2001'><pre>2001</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>    if (ByteOffsetNode.getOpcode() == ISD::ZERO_EXTEND) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2001' href='#L2001'><span>2001:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>797</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2002' href='#L2002'><pre>2002</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      if (ByteOffsetNode.getOperand(0).getValueType().getSizeInBits() == 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2002' href='#L2002'><span>2002:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2003' href='#L2003'><pre>2003</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        *SOffset = ByteOffsetNode.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2004' href='#L2004'><pre>2004</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L2005' href='#L2005'><pre>2005</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2006' href='#L2006'><pre>2006</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2007' href='#L2007'><pre>2007</pre></a></td><td class='covered-line'><pre>797</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2008' href='#L2008'><pre>2008</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2009' href='#L2009'><pre>2009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2010' href='#L2010'><pre>2010</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>  SDLoc SL(ByteOffsetNode);</pre></td></tr><tr><td class='line-number'><a name='L2011' href='#L2011'><pre>2011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2012' href='#L2012'><pre>2012</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // GFX9 and GFX10 have signed byte immediate offsets. The immediate</pre></td></tr><tr><td class='line-number'><a name='L2013' href='#L2013'><pre>2013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // offset for S_BUFFER instructions is unsigned.</pre></td></tr><tr><td class='line-number'><a name='L2014' href='#L2014'><pre>2014</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>  int64_t ByteOffset = IsBuffer ? <div class='tooltip'>C-&gt;getZExtValue()<span class='tooltip-content'>754</span></div> : <div class='tooltip'>C-&gt;getSExtValue()<span class='tooltip-content'>73.4k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2014' href='#L2014'><span>2014:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>754</span>, <span class='None'>False</span>: <span class='covered-line'>73.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2015' href='#L2015'><pre>2015</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>  std::optional&lt;int64_t&gt; EncodedOffset =</pre></td></tr><tr><td class='line-number'><a name='L2016' href='#L2016'><pre>2016</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>      AMDGPU::getSMRDEncodedOffset(*Subtarget, ByteOffset, IsBuffer);</pre></td></tr><tr><td class='line-number'><a name='L2017' href='#L2017'><pre>2017</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>  if (EncodedOffset &amp;&amp; <div class='tooltip'>Offset<span class='tooltip-content'>73.7k</span></div> &amp;&amp; <div class='tooltip'>!Imm32Only<span class='tooltip-content'>73.7k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2017' href='#L2017'><span>2017:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73.7k</span>, <span class='None'>False</span>: <span class='covered-line'>448</span>]
  Branch (<span class='line-number'><a name='L2017' href='#L2017'><span>2017:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2017' href='#L2017'><span>2017:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2017'><span>2017:7</span></a></span>) to (<span class='line-number'><a href='#L2017'><span>2017:44</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2017:7)
     Condition C2 --> (2017:24)
     Condition C3 --> (2017:34)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L2018' href='#L2018'><pre>2018</pre></a></td><td class='covered-line'><pre>73.7k</pre></td><td class='code'><pre>    *Offset = CurDAG-&gt;getTargetConstant(*EncodedOffset, SL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2019' href='#L2019'><pre>2019</pre></a></td><td class='covered-line'><pre>73.7k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2020' href='#L2020'><pre>2020</pre></a></td><td class='covered-line'><pre>73.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2021' href='#L2021'><pre>2021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2022' href='#L2022'><pre>2022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SGPR and literal offsets are unsigned.</pre></td></tr><tr><td class='line-number'><a name='L2023' href='#L2023'><pre>2023</pre></a></td><td class='covered-line'><pre>448</pre></td><td class='code'><pre>  if (ByteOffset &lt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2023' href='#L2023'><span>2023:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>101</span>, <span class='None'>False</span>: <span class='covered-line'>347</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2024' href='#L2024'><pre>2024</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2025' href='#L2025'><pre>2025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2026' href='#L2026'><pre>2026</pre></a></td><td class='covered-line'><pre>347</pre></td><td class='code'><pre>  EncodedOffset = AMDGPU::getSMRDEncodedLiteralOffset32(*Subtarget, ByteOffset);</pre></td></tr><tr><td class='line-number'><a name='L2027' href='#L2027'><pre>2027</pre></a></td><td class='covered-line'><pre>347</pre></td><td class='code'><pre>  if (EncodedOffset &amp;&amp; <div class='tooltip'>Offset<span class='tooltip-content'>62</span></div> &amp;&amp; <div class='tooltip'>Imm32Only<span class='tooltip-content'>62</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2027' href='#L2027'><span>2027:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>285</span>]
  Branch (<span class='line-number'><a name='L2027' href='#L2027'><span>2027:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2027' href='#L2027'><span>2027:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2027'><span>2027:7</span></a></span>) to (<span class='line-number'><a href='#L2027'><span>2027:43</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2027:7)
     Condition C2 --> (2027:24)
     Condition C3 --> (2027:34)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L2028' href='#L2028'><pre>2028</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    *Offset = CurDAG-&gt;getTargetConstant(*EncodedOffset, SL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2029' href='#L2029'><pre>2029</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2030' href='#L2030'><pre>2030</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2031' href='#L2031'><pre>2031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2032' href='#L2032'><pre>2032</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  if (!isUInt&lt;32&gt;(ByteOffset) &amp;&amp; <div class='tooltip'>!isInt&lt;32&gt;(ByteOffset)<span class='tooltip-content'>147</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2032' href='#L2032'><span>2032:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>147</span>, <span class='None'>False</span>: <span class='covered-line'>169</span>]
  Branch (<span class='line-number'><a name='L2032' href='#L2032'><span>2032:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>147</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2032'><span>2032:7</span></a></span>) to (<span class='line-number'><a href='#L2032'><span>2032:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2032:7)
     Condition C2 --> (2032:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2033' href='#L2033'><pre>2033</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2034' href='#L2034'><pre>2034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2035' href='#L2035'><pre>2035</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>  if (SOffset) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2035' href='#L2035'><span>2035:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>146</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2036' href='#L2036'><pre>2036</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    SDValue C32Bit = CurDAG-&gt;getTargetConstant(ByteOffset, SL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2037' href='#L2037'><pre>2037</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    *SOffset = SDValue(</pre></td></tr><tr><td class='line-number'><a name='L2038' href='#L2038'><pre>2038</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>        CurDAG-&gt;getMachineNode(AMDGPU::S_MOV_B32, SL, MVT::i32, C32Bit), 0);</pre></td></tr><tr><td class='line-number'><a name='L2039' href='#L2039'><pre>2039</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2040' href='#L2040'><pre>2040</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2041' href='#L2041'><pre>2041</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2042' href='#L2042'><pre>2042</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L2043' href='#L2043'><pre>2043</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2044' href='#L2044'><pre>2044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2045' href='#L2045'><pre>2045</pre></a></td><td class='covered-line'><pre>49.1k</pre></td><td class='code'><pre>SDValue AMDGPUDAGToDAGISel::Expand32BitAddress(SDValue Addr) const {</pre></td></tr><tr><td class='line-number'><a name='L2046' href='#L2046'><pre>2046</pre></a></td><td class='covered-line'><pre>49.1k</pre></td><td class='code'><pre>  if (Addr.getValueType() != MVT::i32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2046' href='#L2046'><span>2046:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.0k</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2047' href='#L2047'><pre>2047</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    return Addr;</pre></td></tr><tr><td class='line-number'><a name='L2048' href='#L2048'><pre>2048</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2049' href='#L2049'><pre>2049</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Zero-extend a 32-bit address.</pre></td></tr><tr><td class='line-number'><a name='L2050' href='#L2050'><pre>2050</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>  SDLoc SL(Addr);</pre></td></tr><tr><td class='line-number'><a name='L2051' href='#L2051'><pre>2051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2052' href='#L2052'><pre>2052</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = CurDAG-&gt;getMachineFunction();</pre></td></tr><tr><td class='line-number'><a name='L2053' href='#L2053'><pre>2053</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *Info = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2054' href='#L2054'><pre>2054</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>  unsigned AddrHiVal = Info-&gt;get32BitAddressHighBits();</pre></td></tr><tr><td class='line-number'><a name='L2055' href='#L2055'><pre>2055</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>  SDValue AddrHi = CurDAG-&gt;getTargetConstant(AddrHiVal, SL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2056' href='#L2056'><pre>2056</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2057' href='#L2057'><pre>2057</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>  const SDValue Ops[] = {</pre></td></tr><tr><td class='line-number'><a name='L2058' href='#L2058'><pre>2058</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>    CurDAG-&gt;getTargetConstant(AMDGPU::SReg_64_XEXECRegClassID, SL, MVT::i32),</pre></td></tr><tr><td class='line-number'><a name='L2059' href='#L2059'><pre>2059</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>    Addr,</pre></td></tr><tr><td class='line-number'><a name='L2060' href='#L2060'><pre>2060</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>    CurDAG-&gt;getTargetConstant(AMDGPU::sub0, SL, MVT::i32),</pre></td></tr><tr><td class='line-number'><a name='L2061' href='#L2061'><pre>2061</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>    SDValue(CurDAG-&gt;getMachineNode(AMDGPU::S_MOV_B32, SL, MVT::i32, AddrHi),</pre></td></tr><tr><td class='line-number'><a name='L2062' href='#L2062'><pre>2062</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>            0),</pre></td></tr><tr><td class='line-number'><a name='L2063' href='#L2063'><pre>2063</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>    CurDAG-&gt;getTargetConstant(AMDGPU::sub1, SL, MVT::i32),</pre></td></tr><tr><td class='line-number'><a name='L2064' href='#L2064'><pre>2064</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L2065' href='#L2065'><pre>2065</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2066' href='#L2066'><pre>2066</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>  return SDValue(CurDAG-&gt;getMachineNode(AMDGPU::REG_SEQUENCE, SL, MVT::i64,</pre></td></tr><tr><td class='line-number'><a name='L2067' href='#L2067'><pre>2067</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>                                        Ops), 0);</pre></td></tr><tr><td class='line-number'><a name='L2068' href='#L2068'><pre>2068</pre></a></td><td class='covered-line'><pre>49.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2069' href='#L2069'><pre>2069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2070' href='#L2070'><pre>2070</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Match a base and an immediate (if Offset is not null) or an SGPR (if</pre></td></tr><tr><td class='line-number'><a name='L2071' href='#L2071'><pre>2071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SOffset is not null) or an immediate+SGPR offset. If Imm32Only is</pre></td></tr><tr><td class='line-number'><a name='L2072' href='#L2072'><pre>2072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// true, match only 32-bit immediate offsets available on CI.</pre></td></tr><tr><td class='line-number'><a name='L2073' href='#L2073'><pre>2073</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectSMRDBaseOffset(SDValue Addr, SDValue &amp;SBase,</pre></td></tr><tr><td class='line-number'><a name='L2074' href='#L2074'><pre>2074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              SDValue *SOffset, SDValue *Offset,</pre></td></tr><tr><td class='line-number'><a name='L2075' href='#L2075'><pre>2075</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              bool Imm32Only,</pre></td></tr><tr><td class='line-number'><a name='L2076' href='#L2076'><pre>2076</pre></a></td><td class='covered-line'><pre>251k</pre></td><td class='code'><pre>                                              bool IsBuffer) const {</pre></td></tr><tr><td class='line-number'><a name='L2077' href='#L2077'><pre>2077</pre></a></td><td class='covered-line'><pre>251k</pre></td><td class='code'><pre>  if (SOffset &amp;&amp; <div class='tooltip'>Offset<span class='tooltip-content'>110k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2077' href='#L2077'><span>2077:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110k</span>, <span class='None'>False</span>: <span class='covered-line'>141k</span>]
  Branch (<span class='line-number'><a name='L2077' href='#L2077'><span>2077:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43.1k</span>, <span class='None'>False</span>: <span class='covered-line'>66.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2077'><span>2077:7</span></a></span>) to (<span class='line-number'><a href='#L2077'><span>2077:24</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2077:7)
     Condition C2 --> (2077:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2078' href='#L2078'><pre>2078</pre></a></td><td class='covered-line'><pre>43.1k</pre></td><td class='code'><pre>    assert(!Imm32Only &amp;&amp; !IsBuffer);</pre></td></tr><tr><td class='line-number'><a name='L2079' href='#L2079'><pre>2079</pre></a></td><td class='covered-line'><pre>43.1k</pre></td><td class='code'><pre>    SDValue B;</pre></td></tr><tr><td class='line-number'><a name='L2080' href='#L2080'><pre>2080</pre></a></td><td class='covered-line'><pre>43.1k</pre></td><td class='code'><pre>    return SelectSMRDBaseOffset(Addr, B, nullptr, Offset) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2080' href='#L2080'><span>2080:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.1k</span>, <span class='None'>False</span>: <span class='covered-line'>18.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2081' href='#L2081'><pre>2081</pre></a></td><td class='covered-line'><pre>43.1k</pre></td><td class='code'><pre>           <div class='tooltip'>SelectSMRDBaseOffset(B, SBase, SOffset, nullptr)<span class='tooltip-content'>24.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2081' href='#L2081'><span>2081:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>24.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2080'><span>2080:12</span></a></span>) to (<span class='line-number'><a href='#L2080'><span>2081:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2080:12)
     Condition C2 --> (2081:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2082' href='#L2082'><pre>2082</pre></a></td><td class='covered-line'><pre>43.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2083' href='#L2083'><pre>2083</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2084' href='#L2084'><pre>2084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A 32-bit (address + offset) should not cause unsigned 32-bit integer</pre></td></tr><tr><td class='line-number'><a name='L2085' href='#L2085'><pre>2085</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // wraparound, because s_load instructions perform the addition in 64 bits.</pre></td></tr><tr><td class='line-number'><a name='L2086' href='#L2086'><pre>2086</pre></a></td><td class='covered-line'><pre>208k</pre></td><td class='code'><pre>  if (Addr.getValueType() == MVT::i32 &amp;&amp; <div class='tooltip'>Addr.getOpcode() == ISD::ADD<span class='tooltip-content'>472</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2086' href='#L2086'><span>2086:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>208k</span>]
  Branch (<span class='line-number'><a name='L2086' href='#L2086'><span>2086:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>472</span>, <span class='None'>False</span>: <span class='covered-line'>208k</span>]
  Branch (<span class='line-number'><a name='L2086' href='#L2086'><span>2086:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>372</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2087' href='#L2087'><pre>2087</pre></a></td><td class='covered-line'><pre>208k</pre></td><td class='code'><pre>      <div class='tooltip'>!Addr-&gt;getFlags().hasNoUnsignedWrap()<span class='tooltip-content'>100</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2087' href='#L2087'><span>2087:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2086'><span>2086:7</span></a></span>) to (<span class='line-number'><a href='#L2086'><span>2087:44</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2086:7)
     Condition C2 --> (2086:42)
     Condition C3 --> (2087:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2088' href='#L2088'><pre>2088</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2089' href='#L2089'><pre>2089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2090' href='#L2090'><pre>2090</pre></a></td><td class='covered-line'><pre>208k</pre></td><td class='code'><pre>  SDValue N0, N1;</pre></td></tr><tr><td class='line-number'><a name='L2091' href='#L2091'><pre>2091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Extract the base and offset if possible.</pre></td></tr><tr><td class='line-number'><a name='L2092' href='#L2092'><pre>2092</pre></a></td><td class='covered-line'><pre>208k</pre></td><td class='code'><pre>  if (CurDAG-&gt;isBaseWithConstantOffset(Addr) || <div class='tooltip'>Addr.getOpcode() == ISD::ADD<span class='tooltip-content'>156k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2092' href='#L2092'><span>2092:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52.1k</span>, <span class='None'>False</span>: <span class='covered-line'>156k</span>]
  Branch (<span class='line-number'><a name='L2092' href='#L2092'><span>2092:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>793</span>, <span class='None'>False</span>: <span class='covered-line'>155k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2092'><span>2092:7</span></a></span>) to (<span class='line-number'><a href='#L2092'><span>2092:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2092:7)
     Condition C2 --> (2092:49)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2093' href='#L2093'><pre>2093</pre></a></td><td class='covered-line'><pre>52.9k</pre></td><td class='code'><pre>    N0 = Addr.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2094' href='#L2094'><pre>2094</pre></a></td><td class='covered-line'><pre>52.9k</pre></td><td class='code'><pre>    N1 = Addr.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L2095' href='#L2095'><pre>2095</pre></a></td><td class='covered-line'><pre>155k</pre></td><td class='code'><pre>  } else if (getBaseWithOffsetUsingSplitOR(*CurDAG, Addr, N0, N1)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2095' href='#L2095'><span>2095:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.3k</span>, <span class='None'>False</span>: <span class='covered-line'>134k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2096' href='#L2096'><pre>2096</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>    assert(N0 &amp;&amp; N1 &amp;&amp; isa&lt;ConstantSDNode&gt;(N1));</pre></td></tr><tr><td class='line-number'><a name='L2097' href='#L2097'><pre>2097</pre></a></td><td class='covered-line'><pre>21.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2098' href='#L2098'><pre>2098</pre></a></td><td class='covered-line'><pre>208k</pre></td><td class='code'><pre>  if (!N0 || <div class='tooltip'>!N1<span class='tooltip-content'>74.2k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2098' href='#L2098'><span>2098:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>134k</span>, <span class='None'>False</span>: <span class='covered-line'>74.2k</span>]
  Branch (<span class='line-number'><a name='L2098' href='#L2098'><span>2098:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>74.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2098'><span>2098:7</span></a></span>) to (<span class='line-number'><a href='#L2098'><span>2098:17</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2098:7)
     Condition C2 --> (2098:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2099' href='#L2099'><pre>2099</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2100' href='#L2100'><pre>2100</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>  if (SelectSMRDOffset(N1, SOffset, Offset, Imm32Only, IsBuffer)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2100' href='#L2100'><span>2100:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2101' href='#L2101'><pre>2101</pre></a></td><td class='covered-line'><pre>73.2k</pre></td><td class='code'><pre>    SBase = N0;</pre></td></tr><tr><td class='line-number'><a name='L2102' href='#L2102'><pre>2102</pre></a></td><td class='covered-line'><pre>73.2k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2103' href='#L2103'><pre>2103</pre></a></td><td class='covered-line'><pre>73.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2104' href='#L2104'><pre>2104</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>  if (SelectSMRDOffset(N0, SOffset, Offset, Imm32Only, IsBuffer)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2104' href='#L2104'><span>2104:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2105' href='#L2105'><pre>2105</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    SBase = N1;</pre></td></tr><tr><td class='line-number'><a name='L2106' href='#L2106'><pre>2106</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2107' href='#L2107'><pre>2107</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2108' href='#L2108'><pre>2108</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L2109' href='#L2109'><pre>2109</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2110' href='#L2110'><pre>2110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2111' href='#L2111'><pre>2111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectSMRD(SDValue Addr, SDValue &amp;SBase,</pre></td></tr><tr><td class='line-number'><a name='L2112' href='#L2112'><pre>2112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    SDValue *SOffset, SDValue *Offset,</pre></td></tr><tr><td class='line-number'><a name='L2113' href='#L2113'><pre>2113</pre></a></td><td class='covered-line'><pre>184k</pre></td><td class='code'><pre>                                    bool Imm32Only) const {</pre></td></tr><tr><td class='line-number'><a name='L2114' href='#L2114'><pre>2114</pre></a></td><td class='covered-line'><pre>184k</pre></td><td class='code'><pre>  if (SelectSMRDBaseOffset(Addr, SBase, SOffset, Offset, Imm32Only)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2114' href='#L2114'><span>2114:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.0k</span>, <span class='None'>False</span>: <span class='covered-line'>135k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2115' href='#L2115'><pre>2115</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    SBase = Expand32BitAddress(SBase);</pre></td></tr><tr><td class='line-number'><a name='L2116' href='#L2116'><pre>2116</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2117' href='#L2117'><pre>2117</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2118' href='#L2118'><pre>2118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2119' href='#L2119'><pre>2119</pre></a></td><td class='covered-line'><pre>135k</pre></td><td class='code'><pre>  if (Addr.getValueType() == MVT::i32 &amp;&amp; <div class='tooltip'>Offset<span class='tooltip-content'>126</span></div> &amp;&amp; <div class='tooltip'>!SOffset<span class='tooltip-content'>126</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2119' href='#L2119'><span>2119:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='None'>False</span>: <span class='covered-line'>134k</span>]
  Branch (<span class='line-number'><a name='L2119' href='#L2119'><span>2119:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126</span>, <span class='None'>False</span>: <span class='covered-line'>134k</span>]
  Branch (<span class='line-number'><a name='L2119' href='#L2119'><span>2119:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2119' href='#L2119'><span>2119:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2119'><span>2119:7</span></a></span>) to (<span class='line-number'><a href='#L2119'><span>2119:60</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2119:7)
     Condition C2 --> (2119:42)
     Condition C3 --> (2119:52)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L2120' href='#L2120'><pre>2120</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>    SBase = Expand32BitAddress(Addr);</pre></td></tr><tr><td class='line-number'><a name='L2121' href='#L2121'><pre>2121</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>    *Offset = CurDAG-&gt;getTargetConstant(0, SDLoc(Addr), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2122' href='#L2122'><pre>2122</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2123' href='#L2123'><pre>2123</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2124' href='#L2124'><pre>2124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2125' href='#L2125'><pre>2125</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L2126' href='#L2126'><pre>2126</pre></a></td><td class='covered-line'><pre>135k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2127' href='#L2127'><pre>2127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2128' href='#L2128'><pre>2128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectSMRDImm(SDValue Addr, SDValue &amp;SBase,</pre></td></tr><tr><td class='line-number'><a name='L2129' href='#L2129'><pre>2129</pre></a></td><td class='covered-line'><pre>91.9k</pre></td><td class='code'><pre>                                       SDValue &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L2130' href='#L2130'><pre>2130</pre></a></td><td class='covered-line'><pre>91.9k</pre></td><td class='code'><pre>  return SelectSMRD(Addr, SBase, /* SOffset */ nullptr, &amp;Offset);</pre></td></tr><tr><td class='line-number'><a name='L2131' href='#L2131'><pre>2131</pre></a></td><td class='covered-line'><pre>91.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2132' href='#L2132'><pre>2132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2133' href='#L2133'><pre>2133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectSMRDImm32(SDValue Addr, SDValue &amp;SBase,</pre></td></tr><tr><td class='line-number'><a name='L2134' href='#L2134'><pre>2134</pre></a></td><td class='covered-line'><pre>6.31k</pre></td><td class='code'><pre>                                         SDValue &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L2135' href='#L2135'><pre>2135</pre></a></td><td class='covered-line'><pre>6.31k</pre></td><td class='code'><pre>  assert(Subtarget-&gt;getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);</pre></td></tr><tr><td class='line-number'><a name='L2136' href='#L2136'><pre>2136</pre></a></td><td class='covered-line'><pre>6.31k</pre></td><td class='code'><pre>  return SelectSMRD(Addr, SBase, /* SOffset */ nullptr, &amp;Offset,</pre></td></tr><tr><td class='line-number'><a name='L2137' href='#L2137'><pre>2137</pre></a></td><td class='covered-line'><pre>6.31k</pre></td><td class='code'><pre>                    /* Imm32Only */ true);</pre></td></tr><tr><td class='line-number'><a name='L2138' href='#L2138'><pre>2138</pre></a></td><td class='covered-line'><pre>6.31k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2139' href='#L2139'><pre>2139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2140' href='#L2140'><pre>2140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectSMRDSgpr(SDValue Addr, SDValue &amp;SBase,</pre></td></tr><tr><td class='line-number'><a name='L2141' href='#L2141'><pre>2141</pre></a></td><td class='covered-line'><pre>42.8k</pre></td><td class='code'><pre>                                        SDValue &amp;SOffset) const {</pre></td></tr><tr><td class='line-number'><a name='L2142' href='#L2142'><pre>2142</pre></a></td><td class='covered-line'><pre>42.8k</pre></td><td class='code'><pre>  return SelectSMRD(Addr, SBase, &amp;SOffset, /* Offset */ nullptr);</pre></td></tr><tr><td class='line-number'><a name='L2143' href='#L2143'><pre>2143</pre></a></td><td class='covered-line'><pre>42.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2144' href='#L2144'><pre>2144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2145' href='#L2145'><pre>2145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectSMRDSgprImm(SDValue Addr, SDValue &amp;SBase,</pre></td></tr><tr><td class='line-number'><a name='L2146' href='#L2146'><pre>2146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           SDValue &amp;SOffset,</pre></td></tr><tr><td class='line-number'><a name='L2147' href='#L2147'><pre>2147</pre></a></td><td class='covered-line'><pre>43.1k</pre></td><td class='code'><pre>                                           SDValue &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L2148' href='#L2148'><pre>2148</pre></a></td><td class='covered-line'><pre>43.1k</pre></td><td class='code'><pre>  return SelectSMRD(Addr, SBase, &amp;SOffset, &amp;Offset);</pre></td></tr><tr><td class='line-number'><a name='L2149' href='#L2149'><pre>2149</pre></a></td><td class='covered-line'><pre>43.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2150' href='#L2150'><pre>2150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2151' href='#L2151'><pre>2151</pre></a></td><td class='covered-line'><pre>832</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectSMRDBufferImm(SDValue N, SDValue &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L2152' href='#L2152'><pre>2152</pre></a></td><td class='covered-line'><pre>832</pre></td><td class='code'><pre>  return SelectSMRDOffset(N, /* SOffset */ nullptr, &amp;Offset,</pre></td></tr><tr><td class='line-number'><a name='L2153' href='#L2153'><pre>2153</pre></a></td><td class='covered-line'><pre>832</pre></td><td class='code'><pre>                          /* Imm32Only */ false, /* IsBuffer */ true);</pre></td></tr><tr><td class='line-number'><a name='L2154' href='#L2154'><pre>2154</pre></a></td><td class='covered-line'><pre>832</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2155' href='#L2155'><pre>2155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2156' href='#L2156'><pre>2156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectSMRDBufferImm32(SDValue N,</pre></td></tr><tr><td class='line-number'><a name='L2157' href='#L2157'><pre>2157</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>                                               SDValue &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L2158' href='#L2158'><pre>2158</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  assert(Subtarget-&gt;getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);</pre></td></tr><tr><td class='line-number'><a name='L2159' href='#L2159'><pre>2159</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  return SelectSMRDOffset(N, /* SOffset */ nullptr, &amp;Offset,</pre></td></tr><tr><td class='line-number'><a name='L2160' href='#L2160'><pre>2160</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>                          /* Imm32Only */ true, /* IsBuffer */ true);</pre></td></tr><tr><td class='line-number'><a name='L2161' href='#L2161'><pre>2161</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2162' href='#L2162'><pre>2162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2163' href='#L2163'><pre>2163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectSMRDBufferSgprImm(SDValue N, SDValue &amp;SOffset,</pre></td></tr><tr><td class='line-number'><a name='L2164' href='#L2164'><pre>2164</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>                                                 SDValue &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L2165' href='#L2165'><pre>2165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Match the (soffset + offset) pair as a 32-bit register base and</pre></td></tr><tr><td class='line-number'><a name='L2166' href='#L2166'><pre>2166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // an immediate offset.</pre></td></tr><tr><td class='line-number'><a name='L2167' href='#L2167'><pre>2167</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>  return N.getValueType() == MVT::i32 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2167' href='#L2167'><span>2167:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>286</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2168' href='#L2168'><pre>2168</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>         SelectSMRDBaseOffset(N, /* SBase */ SOffset, /* SOffset*/ nullptr,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2168' href='#L2168'><span>2168:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>279</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2169' href='#L2169'><pre>2169</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>                              &amp;Offset, /* Imm32Only */ false,</pre></td></tr><tr><td class='line-number'><a name='L2170' href='#L2170'><pre>2170</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>                              /* IsBuffer */ true);</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2167'><span>2167:10</span></a></span>) to (<span class='line-number'><a href='#L2167'><span>2170:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2167:10)
     Condition C2 --> (2168:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2171' href='#L2171'><pre>2171</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2172' href='#L2172'><pre>2172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2173' href='#L2173'><pre>2173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectMOVRELOffset(SDValue Index,</pre></td></tr><tr><td class='line-number'><a name='L2174' href='#L2174'><pre>2174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            SDValue &amp;Base,</pre></td></tr><tr><td class='line-number'><a name='L2175' href='#L2175'><pre>2175</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>                                            SDValue &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L2176' href='#L2176'><pre>2176</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>  SDLoc DL(Index);</pre></td></tr><tr><td class='line-number'><a name='L2177' href='#L2177'><pre>2177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2178' href='#L2178'><pre>2178</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>  if (CurDAG-&gt;isBaseWithConstantOffset(Index)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2178' href='#L2178'><span>2178:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77</span>, <span class='None'>False</span>: <span class='covered-line'>171k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2179' href='#L2179'><pre>2179</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    SDValue N0 = Index.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2180' href='#L2180'><pre>2180</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    SDValue N1 = Index.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L2181' href='#L2181'><pre>2181</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    ConstantSDNode *C1 = cast&lt;ConstantSDNode&gt;(N1);</pre></td></tr><tr><td class='line-number'><a name='L2182' href='#L2182'><pre>2182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2183' href='#L2183'><pre>2183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (add n0, c0)</pre></td></tr><tr><td class='line-number'><a name='L2184' href='#L2184'><pre>2184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t peel off the offset (c0) if doing so could possibly lead</pre></td></tr><tr><td class='line-number'><a name='L2185' href='#L2185'><pre>2185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the base (n0) to be negative.</pre></td></tr><tr><td class='line-number'><a name='L2186' href='#L2186'><pre>2186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (or n0, |c0|) can never change a sign given isBaseWithConstantOffset.</pre></td></tr><tr><td class='line-number'><a name='L2187' href='#L2187'><pre>2187</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    if (C1-&gt;getSExtValue() &lt;= 0 || <div class='tooltip'>CurDAG-&gt;SignBitIsZero(N0)<span class='tooltip-content'>53</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2187' href='#L2187'><span>2187:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
  Branch (<span class='line-number'><a name='L2187' href='#L2187'><span>2187:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2188' href='#L2188'><pre>2188</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>44</span></div><div class='tooltip'>Index-&gt;getOpcode() == ISD::OR<span class='tooltip-content'>44</span></div> &amp;&amp; <div class='tooltip'>C1-&gt;getSExtValue() &gt;= 0<span class='tooltip-content'>18</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2188' href='#L2188'><span>2188:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
  Branch (<span class='line-number'><a name='L2188' href='#L2188'><span>2188:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2187'><span>2187:9</span></a></span>) to (<span class='line-number'><a href='#L2187'><span>2188:67</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (2187:9)
     Condition C2 --> (2187:36)
     Condition C3 --> (2188:10)
     Condition C4 --> (2188:43)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  -  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  T,  -,  -  = T      }
  4 { F,  F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (1,4)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2189' href='#L2189'><pre>2189</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>      Base = N0;</pre></td></tr><tr><td class='line-number'><a name='L2190' href='#L2190'><pre>2190</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>      Offset = CurDAG-&gt;getTargetConstant(C1-&gt;getZExtValue(), DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2191' href='#L2191'><pre>2191</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L2192' href='#L2192'><pre>2192</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2193' href='#L2193'><pre>2193</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2194' href='#L2194'><pre>2194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2195' href='#L2195'><pre>2195</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>  if (isa&lt;ConstantSDNode&gt;(Index))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2195' href='#L2195'><span>2195:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>171k</span>, <span class='None'>False</span>: <span class='covered-line'>91</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2196' href='#L2196'><pre>2196</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2197' href='#L2197'><pre>2197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2198' href='#L2198'><pre>2198</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>  Base = Index;</pre></td></tr><tr><td class='line-number'><a name='L2199' href='#L2199'><pre>2199</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>  Offset = CurDAG-&gt;getTargetConstant(0, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2200' href='#L2200'><pre>2200</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2201' href='#L2201'><pre>2201</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2202' href='#L2202'><pre>2202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2203' href='#L2203'><pre>2203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SDNode *AMDGPUDAGToDAGISel::getBFE32(bool IsSigned, const SDLoc &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L2204' href='#L2204'><pre>2204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     SDValue Val, uint32_t Offset,</pre></td></tr><tr><td class='line-number'><a name='L2205' href='#L2205'><pre>2205</pre></a></td><td class='covered-line'><pre>7.10k</pre></td><td class='code'><pre>                                     uint32_t Width) {</pre></td></tr><tr><td class='line-number'><a name='L2206' href='#L2206'><pre>2206</pre></a></td><td class='covered-line'><pre>7.10k</pre></td><td class='code'><pre>  if (Val-&gt;isDivergent()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2206' href='#L2206'><span>2206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.64k</span>, <span class='None'>False</span>: <span class='covered-line'>3.45k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2207' href='#L2207'><pre>2207</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>    unsigned Opcode = IsSigned ? <div class='tooltip'>AMDGPU::V_BFE_I32_e64<span class='tooltip-content'>478</span></div> : <div class='tooltip'>AMDGPU::V_BFE_U32_e64<span class='tooltip-content'>3.16k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2207' href='#L2207'><span>2207:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>478</span>, <span class='None'>False</span>: <span class='covered-line'>3.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2208' href='#L2208'><pre>2208</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>    SDValue Off = CurDAG-&gt;getTargetConstant(Offset, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2209' href='#L2209'><pre>2209</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>    SDValue W = CurDAG-&gt;getTargetConstant(Width, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2210' href='#L2210'><pre>2210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2211' href='#L2211'><pre>2211</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>    return CurDAG-&gt;getMachineNode(Opcode, DL, MVT::i32, Val, Off, W);</pre></td></tr><tr><td class='line-number'><a name='L2212' href='#L2212'><pre>2212</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2213' href='#L2213'><pre>2213</pre></a></td><td class='covered-line'><pre>3.45k</pre></td><td class='code'><pre>  unsigned Opcode = IsSigned ? <div class='tooltip'>AMDGPU::S_BFE_I32<span class='tooltip-content'>1.44k</span></div> : <div class='tooltip'>AMDGPU::S_BFE_U32<span class='tooltip-content'>2.01k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2213' href='#L2213'><span>2213:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.44k</span>, <span class='None'>False</span>: <span class='covered-line'>2.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2214' href='#L2214'><pre>2214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Transformation function, pack the offset and width of a BFE into</pre></td></tr><tr><td class='line-number'><a name='L2215' href='#L2215'><pre>2215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the format expected by the S_BFE_I32 / S_BFE_U32. In the second</pre></td></tr><tr><td class='line-number'><a name='L2216' href='#L2216'><pre>2216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // source, bits [5:0] contain the offset and bits [22:16] the width.</pre></td></tr><tr><td class='line-number'><a name='L2217' href='#L2217'><pre>2217</pre></a></td><td class='covered-line'><pre>3.45k</pre></td><td class='code'><pre>  uint32_t PackedVal = Offset | (Width &lt;&lt; 16);</pre></td></tr><tr><td class='line-number'><a name='L2218' href='#L2218'><pre>2218</pre></a></td><td class='covered-line'><pre>3.45k</pre></td><td class='code'><pre>  SDValue PackedConst = CurDAG-&gt;getTargetConstant(PackedVal, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2219' href='#L2219'><pre>2219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2220' href='#L2220'><pre>2220</pre></a></td><td class='covered-line'><pre>3.45k</pre></td><td class='code'><pre>  return CurDAG-&gt;getMachineNode(Opcode, DL, MVT::i32, Val, PackedConst);</pre></td></tr><tr><td class='line-number'><a name='L2221' href='#L2221'><pre>2221</pre></a></td><td class='covered-line'><pre>7.10k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2222' href='#L2222'><pre>2222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2223' href='#L2223'><pre>2223</pre></a></td><td class='covered-line'><pre>570</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectS_BFEFromShifts(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L2224' href='#L2224'><pre>2224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // &quot;(a &lt;&lt; b) srl c)&quot; ---&gt; &quot;BFE_U32 a, (c-b), (32-c)</pre></td></tr><tr><td class='line-number'><a name='L2225' href='#L2225'><pre>2225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // &quot;(a &lt;&lt; b) sra c)&quot; ---&gt; &quot;BFE_I32 a, (c-b), (32-c)</pre></td></tr><tr><td class='line-number'><a name='L2226' href='#L2226'><pre>2226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Predicate: 0 &lt; b &lt;= c &lt; 32</pre></td></tr><tr><td class='line-number'><a name='L2227' href='#L2227'><pre>2227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2228' href='#L2228'><pre>2228</pre></a></td><td class='covered-line'><pre>570</pre></td><td class='code'><pre>  const SDValue &amp;Shl = N-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2229' href='#L2229'><pre>2229</pre></a></td><td class='covered-line'><pre>570</pre></td><td class='code'><pre>  ConstantSDNode *B = dyn_cast&lt;ConstantSDNode&gt;(Shl-&gt;getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L2230' href='#L2230'><pre>2230</pre></a></td><td class='covered-line'><pre>570</pre></td><td class='code'><pre>  ConstantSDNode *C = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L2231' href='#L2231'><pre>2231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2232' href='#L2232'><pre>2232</pre></a></td><td class='covered-line'><pre>570</pre></td><td class='code'><pre>  if (B &amp;&amp; <div class='tooltip'>C<span class='tooltip-content'>538</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2232' href='#L2232'><span>2232:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>538</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
  Branch (<span class='line-number'><a name='L2232' href='#L2232'><span>2232:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>538</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2232'><span>2232:7</span></a></span>) to (<span class='line-number'><a href='#L2232'><span>2232:13</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2232:7)
     Condition C2 --> (2232:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2233' href='#L2233'><pre>2233</pre></a></td><td class='covered-line'><pre>538</pre></td><td class='code'><pre>    uint32_t BVal = B-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L2234' href='#L2234'><pre>2234</pre></a></td><td class='covered-line'><pre>538</pre></td><td class='code'><pre>    uint32_t CVal = C-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L2235' href='#L2235'><pre>2235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2236' href='#L2236'><pre>2236</pre></a></td><td class='covered-line'><pre>538</pre></td><td class='code'><pre>    if (0 &lt; BVal &amp;&amp; BVal &lt;= CVal &amp;&amp; <div class='tooltip'>CVal &lt; 32<span class='tooltip-content'>536</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2236' href='#L2236'><span>2236:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>538</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2236' href='#L2236'><span>2236:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>536</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L2236' href='#L2236'><span>2236:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>536</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2236'><span>2236:9</span></a></span>) to (<span class='line-number'><a href='#L2236'><span>2236:46</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2236:9)
     Condition C2 --> (2236:21)
     Condition C3 --> (2236:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  F,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L2237' href='#L2237'><pre>2237</pre></a></td><td class='covered-line'><pre>536</pre></td><td class='code'><pre>      bool Signed = N-&gt;getOpcode() == ISD::SRA;</pre></td></tr><tr><td class='line-number'><a name='L2238' href='#L2238'><pre>2238</pre></a></td><td class='covered-line'><pre>536</pre></td><td class='code'><pre>      ReplaceNode(N, getBFE32(Signed, SDLoc(N), Shl.getOperand(0), CVal - BVal,</pre></td></tr><tr><td class='line-number'><a name='L2239' href='#L2239'><pre>2239</pre></a></td><td class='covered-line'><pre>536</pre></td><td class='code'><pre>                  32 - CVal));</pre></td></tr><tr><td class='line-number'><a name='L2240' href='#L2240'><pre>2240</pre></a></td><td class='covered-line'><pre>536</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2241' href='#L2241'><pre>2241</pre></a></td><td class='covered-line'><pre>536</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2242' href='#L2242'><pre>2242</pre></a></td><td class='covered-line'><pre>538</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2243' href='#L2243'><pre>2243</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  SelectCode(N);</pre></td></tr><tr><td class='line-number'><a name='L2244' href='#L2244'><pre>2244</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2245' href='#L2245'><pre>2245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2246' href='#L2246'><pre>2246</pre></a></td><td class='covered-line'><pre>39.4k</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectS_BFE(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L2247' href='#L2247'><pre>2247</pre></a></td><td class='covered-line'><pre>39.4k</pre></td><td class='code'><pre>  switch (N-&gt;getOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2247' href='#L2247'><span>2247:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>39.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2248' href='#L2248'><pre>2248</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>  case ISD::AND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2248' href='#L2248'><span>2248:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.1k</span>, <span class='None'>False</span>: <span class='covered-line'>21.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2249' href='#L2249'><pre>2249</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    if (N-&gt;getOperand(0).getOpcode() == ISD::SRL) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2249' href='#L2249'><span>2249:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.22k</span>, <span class='None'>False</span>: <span class='covered-line'>12.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2250' href='#L2250'><pre>2250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // &quot;(a srl b) &amp; mask&quot; ---&gt; &quot;BFE_U32 a, b, popcount(mask)&quot;</pre></td></tr><tr><td class='line-number'><a name='L2251' href='#L2251'><pre>2251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Predicate: isMask(mask)</pre></td></tr><tr><td class='line-number'><a name='L2252' href='#L2252'><pre>2252</pre></a></td><td class='covered-line'><pre>5.22k</pre></td><td class='code'><pre>      const SDValue &amp;Srl = N-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2253' href='#L2253'><pre>2253</pre></a></td><td class='covered-line'><pre>5.22k</pre></td><td class='code'><pre>      ConstantSDNode *Shift = dyn_cast&lt;ConstantSDNode&gt;(Srl.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L2254' href='#L2254'><pre>2254</pre></a></td><td class='covered-line'><pre>5.22k</pre></td><td class='code'><pre>      ConstantSDNode *Mask = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L2255' href='#L2255'><pre>2255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2256' href='#L2256'><pre>2256</pre></a></td><td class='covered-line'><pre>5.22k</pre></td><td class='code'><pre>      if (Shift &amp;&amp; <div class='tooltip'>Mask<span class='tooltip-content'>5.20k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2256' href='#L2256'><span>2256:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.20k</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
  Branch (<span class='line-number'><a name='L2256' href='#L2256'><span>2256:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.20k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2256'><span>2256:11</span></a></span>) to (<span class='line-number'><a href='#L2256'><span>2256:24</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2256:11)
     Condition C2 --> (2256:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2257' href='#L2257'><pre>2257</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>        uint32_t ShiftVal = Shift-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L2258' href='#L2258'><pre>2258</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>        uint32_t MaskVal = Mask-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L2259' href='#L2259'><pre>2259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2260' href='#L2260'><pre>2260</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>        if (isMask_32(MaskVal)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2260' href='#L2260'><span>2260:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.05k</span>, <span class='None'>False</span>: <span class='covered-line'>155</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2261' href='#L2261'><pre>2261</pre></a></td><td class='covered-line'><pre>5.05k</pre></td><td class='code'><pre>          uint32_t WidthVal = llvm::popcount(MaskVal);</pre></td></tr><tr><td class='line-number'><a name='L2262' href='#L2262'><pre>2262</pre></a></td><td class='covered-line'><pre>5.05k</pre></td><td class='code'><pre>          ReplaceNode(N, getBFE32(false, SDLoc(N), Srl.getOperand(0), ShiftVal,</pre></td></tr><tr><td class='line-number'><a name='L2263' href='#L2263'><pre>2263</pre></a></td><td class='covered-line'><pre>5.05k</pre></td><td class='code'><pre>                                  WidthVal));</pre></td></tr><tr><td class='line-number'><a name='L2264' href='#L2264'><pre>2264</pre></a></td><td class='covered-line'><pre>5.05k</pre></td><td class='code'><pre>          return;</pre></td></tr><tr><td class='line-number'><a name='L2265' href='#L2265'><pre>2265</pre></a></td><td class='covered-line'><pre>5.05k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2266' href='#L2266'><pre>2266</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2267' href='#L2267'><pre>2267</pre></a></td><td class='covered-line'><pre>5.22k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2268' href='#L2268'><pre>2268</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2269' href='#L2269'><pre>2269</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>  case ISD::SRL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2269' href='#L2269'><span>2269:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.6k</span>, <span class='None'>False</span>: <span class='covered-line'>25.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2270' href='#L2270'><pre>2270</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>    if (N-&gt;getOperand(0).getOpcode() == ISD::AND) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2270' href='#L2270'><span>2270:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>13.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2271' href='#L2271'><pre>2271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // &quot;(a &amp; mask) srl b)&quot; ---&gt; &quot;BFE_U32 a, b, popcount(mask &gt;&gt; b)&quot;</pre></td></tr><tr><td class='line-number'><a name='L2272' href='#L2272'><pre>2272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Predicate: isMask(mask &gt;&gt; b)</pre></td></tr><tr><td class='line-number'><a name='L2273' href='#L2273'><pre>2273</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      const SDValue &amp;And = N-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2274' href='#L2274'><pre>2274</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      ConstantSDNode *Shift = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L2275' href='#L2275'><pre>2275</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      ConstantSDNode *Mask = dyn_cast&lt;ConstantSDNode&gt;(And-&gt;getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L2276' href='#L2276'><pre>2276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2277' href='#L2277'><pre>2277</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      if (Shift &amp;&amp; <div class='tooltip'>Mask<span class='tooltip-content'>61</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2277' href='#L2277'><span>2277:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L2277' href='#L2277'><span>2277:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2277'><span>2277:11</span></a></span>) to (<span class='line-number'><a href='#L2277'><span>2277:24</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2277:11)
     Condition C2 --> (2277:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2278' href='#L2278'><pre>2278</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>        uint32_t ShiftVal = Shift-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L2279' href='#L2279'><pre>2279</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>        uint32_t MaskVal = Mask-&gt;getZExtValue() &gt;&gt; ShiftVal;</pre></td></tr><tr><td class='line-number'><a name='L2280' href='#L2280'><pre>2280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2281' href='#L2281'><pre>2281</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>        if (isMask_32(MaskVal)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2281' href='#L2281'><span>2281:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2282' href='#L2282'><pre>2282</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>          uint32_t WidthVal = llvm::popcount(MaskVal);</pre></td></tr><tr><td class='line-number'><a name='L2283' href='#L2283'><pre>2283</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>          ReplaceNode(N, getBFE32(false, SDLoc(N), And.getOperand(0), ShiftVal,</pre></td></tr><tr><td class='line-number'><a name='L2284' href='#L2284'><pre>2284</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>                      WidthVal));</pre></td></tr><tr><td class='line-number'><a name='L2285' href='#L2285'><pre>2285</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>          return;</pre></td></tr><tr><td class='line-number'><a name='L2286' href='#L2286'><pre>2286</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2287' href='#L2287'><pre>2287</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2288' href='#L2288'><pre>2288</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>    } else if (N-&gt;getOperand(0).getOpcode() == ISD::SHL) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2288' href='#L2288'><span>2288:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>13.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2289' href='#L2289'><pre>2289</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      SelectS_BFEFromShifts(N);</pre></td></tr><tr><td class='line-number'><a name='L2290' href='#L2290'><pre>2290</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2291' href='#L2291'><pre>2291</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2292' href='#L2292'><pre>2292</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2293' href='#L2293'><pre>2293</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>  case ISD::SRA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2293' href='#L2293'><span>2293:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.26k</span>, <span class='None'>False</span>: <span class='covered-line'>36.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2294' href='#L2294'><pre>2294</pre></a></td><td class='covered-line'><pre>3.26k</pre></td><td class='code'><pre>    if (N-&gt;getOperand(0).getOpcode() == ISD::SHL) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2294' href='#L2294'><span>2294:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>558</span>, <span class='None'>False</span>: <span class='covered-line'>2.70k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2295' href='#L2295'><pre>2295</pre></a></td><td class='covered-line'><pre>558</pre></td><td class='code'><pre>      SelectS_BFEFromShifts(N);</pre></td></tr><tr><td class='line-number'><a name='L2296' href='#L2296'><pre>2296</pre></a></td><td class='covered-line'><pre>558</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2297' href='#L2297'><pre>2297</pre></a></td><td class='covered-line'><pre>558</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2298' href='#L2298'><pre>2298</pre></a></td><td class='covered-line'><pre>2.70k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2299' href='#L2299'><pre>2299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2300' href='#L2300'><pre>2300</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>  case ISD::SIGN_EXTEND_INREG: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2300' href='#L2300'><span>2300:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.29k</span>, <span class='None'>False</span>: <span class='covered-line'>35.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2301' href='#L2301'><pre>2301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // sext_inreg (srl x, 16), i8 -&gt; bfe_i32 x, 16, 8</pre></td></tr><tr><td class='line-number'><a name='L2302' href='#L2302'><pre>2302</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>    SDValue Src = N-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2303' href='#L2303'><pre>2303</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>    if (Src.getOpcode() != ISD::SRL)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2303' href='#L2303'><span>2303:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.91k</span>, <span class='None'>False</span>: <span class='covered-line'>1.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2304' href='#L2304'><pre>2304</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2305' href='#L2305'><pre>2305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2306' href='#L2306'><pre>2306</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    const ConstantSDNode *Amt = dyn_cast&lt;ConstantSDNode&gt;(Src.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L2307' href='#L2307'><pre>2307</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    if (!Amt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2307' href='#L2307'><span>2307:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2308' href='#L2308'><pre>2308</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L2309' href='#L2309'><pre>2309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2310' href='#L2310'><pre>2310</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    unsigned Width = cast&lt;VTSDNode&gt;(N-&gt;getOperand(1))-&gt;getVT().getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L2311' href='#L2311'><pre>2311</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    ReplaceNode(N, getBFE32(true, SDLoc(N), Src.getOperand(0),</pre></td></tr><tr><td class='line-number'><a name='L2312' href='#L2312'><pre>2312</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>                            Amt-&gt;getZExtValue(), Width));</pre></td></tr><tr><td class='line-number'><a name='L2313' href='#L2313'><pre>2313</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2314' href='#L2314'><pre>2314</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2315' href='#L2315'><pre>2315</pre></a></td><td class='covered-line'><pre>39.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2316' href='#L2316'><pre>2316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2317' href='#L2317'><pre>2317</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>  SelectCode(N);</pre></td></tr><tr><td class='line-number'><a name='L2318' href='#L2318'><pre>2318</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2319' href='#L2319'><pre>2319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2320' href='#L2320'><pre>2320</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::isCBranchSCC(const SDNode *N) const {</pre></td></tr><tr><td class='line-number'><a name='L2321' href='#L2321'><pre>2321</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  assert(N-&gt;getOpcode() == ISD::BRCOND);</pre></td></tr><tr><td class='line-number'><a name='L2322' href='#L2322'><pre>2322</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  if (!N-&gt;hasOneUse())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2322' href='#L2322'><span>2322:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.87k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2323' href='#L2323'><pre>2323</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2324' href='#L2324'><pre>2324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2325' href='#L2325'><pre>2325</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  SDValue Cond = N-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L2326' href='#L2326'><pre>2326</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  if (Cond.getOpcode() == ISD::CopyToReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2326' href='#L2326'><span>2326:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.87k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2327' href='#L2327'><pre>2327</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Cond = Cond.getOperand(2)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2328' href='#L2328'><pre>2328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2329' href='#L2329'><pre>2329</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  if (Cond.getOpcode() != ISD::SETCC || <div class='tooltip'>!Cond.hasOneUse()<span class='tooltip-content'>1.72k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2329' href='#L2329'><span>2329:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154</span>, <span class='None'>False</span>: <span class='covered-line'>1.72k</span>]
  Branch (<span class='line-number'><a name='L2329' href='#L2329'><span>2329:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>1.70k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2329'><span>2329:7</span></a></span>) to (<span class='line-number'><a href='#L2329'><span>2329:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2329:7)
     Condition C2 --> (2329:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2330' href='#L2330'><pre>2330</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2331' href='#L2331'><pre>2331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2332' href='#L2332'><pre>2332</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>  MVT VT = Cond.getOperand(0).getSimpleValueType();</pre></td></tr><tr><td class='line-number'><a name='L2333' href='#L2333'><pre>2333</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>  if (VT == MVT::i32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2333' href='#L2333'><span>2333:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.29k</span>, <span class='None'>False</span>: <span class='covered-line'>413</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2334' href='#L2334'><pre>2334</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2335' href='#L2335'><pre>2335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2336' href='#L2336'><pre>2336</pre></a></td><td class='covered-line'><pre>413</pre></td><td class='code'><pre>  if (VT == MVT::i64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2336' href='#L2336'><span>2336:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>303</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2337' href='#L2337'><pre>2337</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    auto ST = static_cast&lt;const GCNSubtarget *&gt;(Subtarget);</pre></td></tr><tr><td class='line-number'><a name='L2338' href='#L2338'><pre>2338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2339' href='#L2339'><pre>2339</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    ISD::CondCode CC = cast&lt;CondCodeSDNode&gt;(Cond.getOperand(2))-&gt;get();</pre></td></tr><tr><td class='line-number'><a name='L2340' href='#L2340'><pre>2340</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    return (CC == ISD::SETEQ || <div class='tooltip'>CC == ISD::SETNE<span class='tooltip-content'>259</span></div>) &amp;&amp; <div class='tooltip'>ST-&gt;hasScalarCompareEq64()<span class='tooltip-content'>277</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2340' href='#L2340'><span>2340:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>259</span>]
  Branch (<span class='line-number'><a name='L2340' href='#L2340'><span>2340:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>233</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
  Branch (<span class='line-number'><a name='L2340' href='#L2340'><span>2340:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>223</span>, <span class='None'>False</span>: <span class='covered-line'>54</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2340'><span>2340:12</span></a></span>) to (<span class='line-number'><a href='#L2340'><span>2340:80</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2340:13)
     Condition C2 --> (2340:33)
     Condition C3 --> (2340:54)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  F  = F      }
  3 { T,  -,  T  = T      }
  4 { F,  T,  F  = F      }
  5 { F,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2341' href='#L2341'><pre>2341</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2342' href='#L2342'><pre>2342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2343' href='#L2343'><pre>2343</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L2344' href='#L2344'><pre>2344</pre></a></td><td class='covered-line'><pre>413</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2345' href='#L2345'><pre>2345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2346' href='#L2346'><pre>2346</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>static SDValue combineBallotPattern(SDValue VCMP, bool &amp;Negate) {</pre></td></tr><tr><td class='line-number'><a name='L2347' href='#L2347'><pre>2347</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  assert(VCMP-&gt;getOpcode() == AMDGPUISD::SETCC);</pre></td></tr><tr><td class='line-number'><a name='L2348' href='#L2348'><pre>2348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Special case for amdgcn.ballot:</pre></td></tr><tr><td class='line-number'><a name='L2349' href='#L2349'><pre>2349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %Cond = i1 (and/or combination of i1 ISD::SETCCs)</pre></td></tr><tr><td class='line-number'><a name='L2350' href='#L2350'><pre>2350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %VCMP = i(WaveSize) AMDGPUISD::SETCC (ext %Cond), 0, setne/seteq</pre></td></tr><tr><td class='line-number'><a name='L2351' href='#L2351'><pre>2351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // =&gt;</pre></td></tr><tr><td class='line-number'><a name='L2352' href='#L2352'><pre>2352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use i1 %Cond value instead of i(WaveSize) %VCMP.</pre></td></tr><tr><td class='line-number'><a name='L2353' href='#L2353'><pre>2353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This is possible because divergent ISD::SETCC is selected as V_CMP and</pre></td></tr><tr><td class='line-number'><a name='L2354' href='#L2354'><pre>2354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Cond becomes a i(WaveSize) full mask value.</pre></td></tr><tr><td class='line-number'><a name='L2355' href='#L2355'><pre>2355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Note that ballot doesn&apos;t use SETEQ condition but its easy to support it</pre></td></tr><tr><td class='line-number'><a name='L2356' href='#L2356'><pre>2356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // here for completeness, so in this case Negate is set true on return.</pre></td></tr><tr><td class='line-number'><a name='L2357' href='#L2357'><pre>2357</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  auto VCMP_CC = cast&lt;CondCodeSDNode&gt;(VCMP.getOperand(2))-&gt;get();</pre></td></tr><tr><td class='line-number'><a name='L2358' href='#L2358'><pre>2358</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  if ((VCMP_CC == ISD::SETEQ || <div class='tooltip'>VCMP_CC == ISD::SETNE<span class='tooltip-content'>36</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2358' href='#L2358'><span>2358:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
  Branch (<span class='line-number'><a name='L2358' href='#L2358'><span>2358:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2359' href='#L2359'><pre>2359</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      <div class='tooltip'>isNullConstant(VCMP.getOperand(1))<span class='tooltip-content'>36</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2359' href='#L2359'><span>2359:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2358'><span>2358:7</span></a></span>) to (<span class='line-number'><a href='#L2358'><span>2359:41</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2358:8)
     Condition C2 --> (2358:33)
     Condition C3 --> (2359:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  T  = T      }
  3 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L2360' href='#L2360'><pre>2360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2361' href='#L2361'><pre>2361</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    auto Cond = VCMP.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2362' href='#L2362'><pre>2362</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    if (ISD::isExtOpcode(Cond-&gt;getOpcode())) // Skip extension.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2362' href='#L2362'><span>2362:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2363' href='#L2363'><pre>2363</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Cond = Cond.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2364' href='#L2364'><pre>2364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2365' href='#L2365'><pre>2365</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    if (isBoolSGPR(Cond)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2365' href='#L2365'><span>2365:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2366' href='#L2366'><pre>2366</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      Negate = VCMP_CC == ISD::SETEQ;</pre></td></tr><tr><td class='line-number'><a name='L2367' href='#L2367'><pre>2367</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      return Cond;</pre></td></tr><tr><td class='line-number'><a name='L2368' href='#L2368'><pre>2368</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2369' href='#L2369'><pre>2369</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2370' href='#L2370'><pre>2370</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  return SDValue();</pre></td></tr><tr><td class='line-number'><a name='L2371' href='#L2371'><pre>2371</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2372' href='#L2372'><pre>2372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2373' href='#L2373'><pre>2373</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectBRCOND(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L2374' href='#L2374'><pre>2374</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>  SDValue Cond = N-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L2375' href='#L2375'><pre>2375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2376' href='#L2376'><pre>2376</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>  if (Cond.isUndef()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2376' href='#L2376'><span>2376:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126</span>, <span class='None'>False</span>: <span class='covered-line'>1.87k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2377' href='#L2377'><pre>2377</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>    CurDAG-&gt;SelectNodeTo(N, AMDGPU::SI_BR_UNDEF, MVT::Other,</pre></td></tr><tr><td class='line-number'><a name='L2378' href='#L2378'><pre>2378</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>                         N-&gt;getOperand(2), N-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L2379' href='#L2379'><pre>2379</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2380' href='#L2380'><pre>2380</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2381' href='#L2381'><pre>2381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2382' href='#L2382'><pre>2382</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  const GCNSubtarget *ST = static_cast&lt;const GCNSubtarget *&gt;(Subtarget);</pre></td></tr><tr><td class='line-number'><a name='L2383' href='#L2383'><pre>2383</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L2384' href='#L2384'><pre>2384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2385' href='#L2385'><pre>2385</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  bool UseSCCBr = isCBranchSCC(N) &amp;&amp; <div class='tooltip'>isUniformBr(N)<span class='tooltip-content'>1.51k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2385' href='#L2385'><span>2385:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.51k</span>, <span class='None'>False</span>: <span class='covered-line'>361</span>]
  Branch (<span class='line-number'><a name='L2385' href='#L2385'><span>2385:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.51k</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2385'><span>2385:19</span></a></span>) to (<span class='line-number'><a href='#L2385'><span>2385:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2385:19)
     Condition C2 --> (2385:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2386' href='#L2386'><pre>2386</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  bool AndExec = !UseSCCBr;</pre></td></tr><tr><td class='line-number'><a name='L2387' href='#L2387'><pre>2387</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  bool Negate = false;</pre></td></tr><tr><td class='line-number'><a name='L2388' href='#L2388'><pre>2388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2389' href='#L2389'><pre>2389</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  if (Cond.getOpcode() == ISD::SETCC &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2389' href='#L2389'><span>2389:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.72k</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2390' href='#L2390'><pre>2390</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>      <div class='tooltip'>Cond-&gt;getOperand(0)-&gt;getOpcode() == AMDGPUISD::SETCC<span class='tooltip-content'>1.72k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2390' href='#L2390'><span>2390:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>1.66k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2389'><span>2389:7</span></a></span>) to (<span class='line-number'><a href='#L2389'><span>2390:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2389:7)
     Condition C2 --> (2390:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2391' href='#L2391'><pre>2391</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    SDValue VCMP = Cond-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2392' href='#L2392'><pre>2392</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    auto CC = cast&lt;CondCodeSDNode&gt;(Cond-&gt;getOperand(2))-&gt;get();</pre></td></tr><tr><td class='line-number'><a name='L2393' href='#L2393'><pre>2393</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    if ((CC == ISD::SETEQ || <div class='tooltip'>CC == ISD::SETNE<span class='tooltip-content'>29</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2393' href='#L2393'><span>2393:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L2393' href='#L2393'><span>2393:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
  Branch (<span class='line-number'><a name='L2393' href='#L2393'><span>2393:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2394' href='#L2394'><pre>2394</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>        <div class='tooltip'>isNullConstant(Cond-&gt;getOperand(1))<span class='tooltip-content'>52</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2394' href='#L2394'><span>2394:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2395' href='#L2395'><pre>2395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // We may encounter ballot.i64 in wave32 mode on -O0.</pre></td></tr><tr><td class='line-number'><a name='L2396' href='#L2396'><pre>2396</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>        <div class='tooltip'>VCMP.getValueType().getSizeInBits() == ST-&gt;getWavefrontSize()<span class='tooltip-content'>52</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2396' href='#L2396'><span>2396:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2393'><span>2393:9</span></a></span>) to (<span class='line-number'><a href='#L2393'><span>2396:70</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (2393:10)
     Condition C2 --> (2393:30)
     Condition C3 --> (2394:9)
     Condition C4 --> (2396:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  -,  -  = F      }
  2 { T,  -,  T,  F  = F      }
  3 { T,  -,  T,  T  = T      }
  4 { F,  T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (1,4)
  C3-Pair: not covered
  C4-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2397' href='#L2397'><pre>2397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %VCMP = i(WaveSize) AMDGPUISD::SETCC ...</pre></td></tr><tr><td class='line-number'><a name='L2398' href='#L2398'><pre>2398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %C = i1 ISD::SETCC %VCMP, 0, setne/seteq</pre></td></tr><tr><td class='line-number'><a name='L2399' href='#L2399'><pre>2399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // BRCOND i1 %C, %BB</pre></td></tr><tr><td class='line-number'><a name='L2400' href='#L2400'><pre>2400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // =&gt;</pre></td></tr><tr><td class='line-number'><a name='L2401' href='#L2401'><pre>2401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %VCMP = i(WaveSize) AMDGPUISD::SETCC ...</pre></td></tr><tr><td class='line-number'><a name='L2402' href='#L2402'><pre>2402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // VCC = COPY i(WaveSize) %VCMP</pre></td></tr><tr><td class='line-number'><a name='L2403' href='#L2403'><pre>2403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // S_CBRANCH_VCCNZ/VCCZ %BB</pre></td></tr><tr><td class='line-number'><a name='L2404' href='#L2404'><pre>2404</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      Negate = CC == ISD::SETEQ;</pre></td></tr><tr><td class='line-number'><a name='L2405' href='#L2405'><pre>2405</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      bool NegatedBallot = false;</pre></td></tr><tr><td class='line-number'><a name='L2406' href='#L2406'><pre>2406</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      if (auto BallotCond = combineBallotPattern(VCMP, NegatedBallot)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2406' href='#L2406'><span>2406:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2407' href='#L2407'><pre>2407</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        Cond = BallotCond;</pre></td></tr><tr><td class='line-number'><a name='L2408' href='#L2408'><pre>2408</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        UseSCCBr = !BallotCond-&gt;isDivergent();</pre></td></tr><tr><td class='line-number'><a name='L2409' href='#L2409'><pre>2409</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        Negate = Negate ^ NegatedBallot;</pre></td></tr><tr><td class='line-number'><a name='L2410' href='#L2410'><pre>2410</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L2411' href='#L2411'><pre>2411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // TODO: don&apos;t use SCC here assuming that AMDGPUISD::SETCC is always</pre></td></tr><tr><td class='line-number'><a name='L2412' href='#L2412'><pre>2412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // selected as V_CMP, but this may change for uniform condition.</pre></td></tr><tr><td class='line-number'><a name='L2413' href='#L2413'><pre>2413</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        Cond = VCMP;</pre></td></tr><tr><td class='line-number'><a name='L2414' href='#L2414'><pre>2414</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        UseSCCBr = false;</pre></td></tr><tr><td class='line-number'><a name='L2415' href='#L2415'><pre>2415</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2416' href='#L2416'><pre>2416</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2417' href='#L2417'><pre>2417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Cond is either V_CMP resulted from AMDGPUISD::SETCC or a combination of</pre></td></tr><tr><td class='line-number'><a name='L2418' href='#L2418'><pre>2418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // V_CMPs resulted from ballot or ballot has uniform condition and SCC is</pre></td></tr><tr><td class='line-number'><a name='L2419' href='#L2419'><pre>2419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // used.</pre></td></tr><tr><td class='line-number'><a name='L2420' href='#L2420'><pre>2420</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    AndExec = false;</pre></td></tr><tr><td class='line-number'><a name='L2421' href='#L2421'><pre>2421</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2422' href='#L2422'><pre>2422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2423' href='#L2423'><pre>2423</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  unsigned BrOp =</pre></td></tr><tr><td class='line-number'><a name='L2424' href='#L2424'><pre>2424</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>      UseSCCBr ? <div class='tooltip'>(<span class='tooltip-content'>1.47k</span></div><div class='tooltip'>Negate<span class='tooltip-content'>1.47k</span></div> ? <div class='tooltip'>AMDGPU::S_CBRANCH_SCC0<span class='tooltip-content'>6</span></div> : <div class='tooltip'>AMDGPU::S_CBRANCH_SCC1<span class='tooltip-content'>1.47k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2424' href='#L2424'><span>2424:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.47k</span>, <span class='None'>False</span>: <span class='covered-line'>400</span>]
  Branch (<span class='line-number'><a name='L2424' href='#L2424'><span>2424:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>1.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2425' href='#L2425'><pre>2425</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>               : <div class='tooltip'>(<span class='tooltip-content'>400</span></div><div class='tooltip'>Negate<span class='tooltip-content'>400</span></div> ? <div class='tooltip'>AMDGPU::S_CBRANCH_VCCZ<span class='tooltip-content'>18</span></div> : <div class='tooltip'>AMDGPU::S_CBRANCH_VCCNZ<span class='tooltip-content'>382</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2425' href='#L2425'><span>2425:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>382</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2426' href='#L2426'><pre>2426</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  Register CondReg = UseSCCBr ? <div class='tooltip'>AMDGPU::SCC<span class='tooltip-content'>1.47k</span></div> : <div class='tooltip'>TRI-&gt;getVCC()<span class='tooltip-content'>400</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2426' href='#L2426'><span>2426:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.47k</span>, <span class='None'>False</span>: <span class='covered-line'>400</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2427' href='#L2427'><pre>2427</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  SDLoc SL(N);</pre></td></tr><tr><td class='line-number'><a name='L2428' href='#L2428'><pre>2428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2429' href='#L2429'><pre>2429</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  if (AndExec) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2429' href='#L2429'><span>2429:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>363</span>, <span class='None'>False</span>: <span class='covered-line'>1.51k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2430' href='#L2430'><pre>2430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This is the case that we are selecting to S_CBRANCH_VCCNZ.  We have not</pre></td></tr><tr><td class='line-number'><a name='L2431' href='#L2431'><pre>2431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // analyzed what generates the vcc value, so we do not know whether vcc</pre></td></tr><tr><td class='line-number'><a name='L2432' href='#L2432'><pre>2432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // bits for disabled lanes are 0.  Thus we need to mask out bits for</pre></td></tr><tr><td class='line-number'><a name='L2433' href='#L2433'><pre>2433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // disabled lanes.</pre></td></tr><tr><td class='line-number'><a name='L2434' href='#L2434'><pre>2434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L2435' href='#L2435'><pre>2435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For the case that we select S_CBRANCH_SCC1 and it gets</pre></td></tr><tr><td class='line-number'><a name='L2436' href='#L2436'><pre>2436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // changed to S_CBRANCH_VCCNZ in SIFixSGPRCopies, SIFixSGPRCopies calls</pre></td></tr><tr><td class='line-number'><a name='L2437' href='#L2437'><pre>2437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // SIInstrInfo::moveToVALU which inserts the S_AND).</pre></td></tr><tr><td class='line-number'><a name='L2438' href='#L2438'><pre>2438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L2439' href='#L2439'><pre>2439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We could add an analysis of what generates the vcc value here and omit</pre></td></tr><tr><td class='line-number'><a name='L2440' href='#L2440'><pre>2440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the S_AND when is unnecessary. But it would be better to add a separate</pre></td></tr><tr><td class='line-number'><a name='L2441' href='#L2441'><pre>2441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // pass after SIFixSGPRCopies to do the unnecessary S_AND removal, so it</pre></td></tr><tr><td class='line-number'><a name='L2442' href='#L2442'><pre>2442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // catches both cases.</pre></td></tr><tr><td class='line-number'><a name='L2443' href='#L2443'><pre>2443</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>    Cond = SDValue(CurDAG-&gt;getMachineNode(ST-&gt;isWave32() ? <div class='tooltip'>AMDGPU::S_AND_B32<span class='tooltip-content'>63</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2443' href='#L2443'><span>2443:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>300</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2444' href='#L2444'><pre>2444</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>                                                         : <div class='tooltip'>AMDGPU::S_AND_B64<span class='tooltip-content'>300</span></div>,</pre></td></tr><tr><td class='line-number'><a name='L2445' href='#L2445'><pre>2445</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>                     SL, MVT::i1,</pre></td></tr><tr><td class='line-number'><a name='L2446' href='#L2446'><pre>2446</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>                     CurDAG-&gt;getRegister(ST-&gt;isWave32() ? <div class='tooltip'>AMDGPU::EXEC_LO<span class='tooltip-content'>63</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2446' href='#L2446'><span>2446:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>300</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2447' href='#L2447'><pre>2447</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>                                                        : <div class='tooltip'>AMDGPU::EXEC<span class='tooltip-content'>300</span></div>,</pre></td></tr><tr><td class='line-number'><a name='L2448' href='#L2448'><pre>2448</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>                                         MVT::i1),</pre></td></tr><tr><td class='line-number'><a name='L2449' href='#L2449'><pre>2449</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>                    Cond),</pre></td></tr><tr><td class='line-number'><a name='L2450' href='#L2450'><pre>2450</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>                   0);</pre></td></tr><tr><td class='line-number'><a name='L2451' href='#L2451'><pre>2451</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2452' href='#L2452'><pre>2452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2453' href='#L2453'><pre>2453</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  SDValue VCC = CurDAG-&gt;getCopyToReg(N-&gt;getOperand(0), SL, CondReg, Cond);</pre></td></tr><tr><td class='line-number'><a name='L2454' href='#L2454'><pre>2454</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  CurDAG-&gt;SelectNodeTo(N, BrOp, MVT::Other,</pre></td></tr><tr><td class='line-number'><a name='L2455' href='#L2455'><pre>2455</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>                       N-&gt;getOperand(2), // Basic Block</pre></td></tr><tr><td class='line-number'><a name='L2456' href='#L2456'><pre>2456</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>                       VCC.getValue(0));</pre></td></tr><tr><td class='line-number'><a name='L2457' href='#L2457'><pre>2457</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2458' href='#L2458'><pre>2458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2459' href='#L2459'><pre>2459</pre></a></td><td class='covered-line'><pre>1.83k</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectFP_EXTEND(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L2460' href='#L2460'><pre>2460</pre></a></td><td class='covered-line'><pre>1.83k</pre></td><td class='code'><pre>  if (Subtarget-&gt;hasSALUFloatInsts() &amp;&amp; <div class='tooltip'>N-&gt;getValueType(0) == MVT::f32<span class='tooltip-content'>9</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2460' href='#L2460'><span>2460:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>1.82k</span>]
  Branch (<span class='line-number'><a name='L2460' href='#L2460'><span>2460:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>1.82k</span>]
  Branch (<span class='line-number'><a name='L2460' href='#L2460'><span>2460:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2461' href='#L2461'><pre>2461</pre></a></td><td class='covered-line'><pre>1.83k</pre></td><td class='code'><pre>      <div class='tooltip'>!N-&gt;isDivergent()<span class='tooltip-content'>9</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2461' href='#L2461'><span>2461:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2460'><span>2460:7</span></a></span>) to (<span class='line-number'><a href='#L2460'><span>2461:24</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2460:7)
     Condition C2 --> (2460:41)
     Condition C3 --> (2461:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L2462' href='#L2462'><pre>2462</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    SDValue Src = N-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2463' href='#L2463'><pre>2463</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    if (Src.getValueType() == MVT::f16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2463' href='#L2463'><span>2463:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2464' href='#L2464'><pre>2464</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      if (isExtractHiElt(Src, Src)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2464' href='#L2464'><span>2464:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2465' href='#L2465'><pre>2465</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        CurDAG-&gt;SelectNodeTo(N, AMDGPU::S_CVT_HI_F32_F16, N-&gt;getVTList(),</pre></td></tr><tr><td class='line-number'><a name='L2466' href='#L2466'><pre>2466</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                             {Src});</pre></td></tr><tr><td class='line-number'><a name='L2467' href='#L2467'><pre>2467</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        return;</pre></td></tr><tr><td class='line-number'><a name='L2468' href='#L2468'><pre>2468</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2469' href='#L2469'><pre>2469</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2470' href='#L2470'><pre>2470</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2471' href='#L2471'><pre>2471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2472' href='#L2472'><pre>2472</pre></a></td><td class='covered-line'><pre>1.82k</pre></td><td class='code'><pre>  SelectCode(N);</pre></td></tr><tr><td class='line-number'><a name='L2473' href='#L2473'><pre>2473</pre></a></td><td class='covered-line'><pre>1.82k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2474' href='#L2474'><pre>2474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2475' href='#L2475'><pre>2475</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectDSAppendConsume(SDNode *N, unsigned IntrID) {</pre></td></tr><tr><td class='line-number'><a name='L2476' href='#L2476'><pre>2476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The address is assumed to be uniform, so if it ends up in a VGPR, it will</pre></td></tr><tr><td class='line-number'><a name='L2477' href='#L2477'><pre>2477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // be copied to an SGPR with readfirstlane.</pre></td></tr><tr><td class='line-number'><a name='L2478' href='#L2478'><pre>2478</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  unsigned Opc = IntrID == Intrinsic::amdgcn_ds_append ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2478' href='#L2478'><span>2478:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2479' href='#L2479'><pre>2479</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    AMDGPU::DS_APPEND : <div class='tooltip'>AMDGPU::DS_CONSUME<span class='tooltip-content'>44</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2480' href='#L2480'><pre>2480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2481' href='#L2481'><pre>2481</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  SDValue Chain = N-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2482' href='#L2482'><pre>2482</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  SDValue Ptr = N-&gt;getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L2483' href='#L2483'><pre>2483</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  MemIntrinsicSDNode *M = cast&lt;MemIntrinsicSDNode&gt;(N);</pre></td></tr><tr><td class='line-number'><a name='L2484' href='#L2484'><pre>2484</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  MachineMemOperand *MMO = M-&gt;getMemOperand();</pre></td></tr><tr><td class='line-number'><a name='L2485' href='#L2485'><pre>2485</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  bool IsGDS = M-&gt;getAddressSpace() == AMDGPUAS::REGION_ADDRESS;</pre></td></tr><tr><td class='line-number'><a name='L2486' href='#L2486'><pre>2486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2487' href='#L2487'><pre>2487</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  SDValue Offset;</pre></td></tr><tr><td class='line-number'><a name='L2488' href='#L2488'><pre>2488</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  if (CurDAG-&gt;isBaseWithConstantOffset(Ptr)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2488' href='#L2488'><span>2488:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2489' href='#L2489'><pre>2489</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    SDValue PtrBase = Ptr.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2490' href='#L2490'><pre>2490</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    SDValue PtrOffset = Ptr.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L2491' href='#L2491'><pre>2491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2492' href='#L2492'><pre>2492</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    const APInt &amp;OffsetVal = PtrOffset-&gt;getAsAPIntVal();</pre></td></tr><tr><td class='line-number'><a name='L2493' href='#L2493'><pre>2493</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    if (isDSOffsetLegal(PtrBase, OffsetVal.getZExtValue())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2493' href='#L2493'><span>2493:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2494' href='#L2494'><pre>2494</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>      N = glueCopyToM0(N, PtrBase);</pre></td></tr><tr><td class='line-number'><a name='L2495' href='#L2495'><pre>2495</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>      Offset = CurDAG-&gt;getTargetConstant(OffsetVal, SDLoc(), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2496' href='#L2496'><pre>2496</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2497' href='#L2497'><pre>2497</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2498' href='#L2498'><pre>2498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2499' href='#L2499'><pre>2499</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  if (!Offset) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2499' href='#L2499'><span>2499:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2500' href='#L2500'><pre>2500</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    N = glueCopyToM0(N, Ptr);</pre></td></tr><tr><td class='line-number'><a name='L2501' href='#L2501'><pre>2501</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    Offset = CurDAG-&gt;getTargetConstant(0, SDLoc(), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2502' href='#L2502'><pre>2502</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2503' href='#L2503'><pre>2503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2504' href='#L2504'><pre>2504</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  SDValue Ops[] = {</pre></td></tr><tr><td class='line-number'><a name='L2505' href='#L2505'><pre>2505</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    Offset,</pre></td></tr><tr><td class='line-number'><a name='L2506' href='#L2506'><pre>2506</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    CurDAG-&gt;getTargetConstant(IsGDS, SDLoc(), MVT::i32),</pre></td></tr><tr><td class='line-number'><a name='L2507' href='#L2507'><pre>2507</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    Chain,</pre></td></tr><tr><td class='line-number'><a name='L2508' href='#L2508'><pre>2508</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    N-&gt;getOperand(N-&gt;getNumOperands() - 1) // New glue</pre></td></tr><tr><td class='line-number'><a name='L2509' href='#L2509'><pre>2509</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L2510' href='#L2510'><pre>2510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2511' href='#L2511'><pre>2511</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  SDNode *Selected = CurDAG-&gt;SelectNodeTo(N, Opc, N-&gt;getVTList(), Ops);</pre></td></tr><tr><td class='line-number'><a name='L2512' href='#L2512'><pre>2512</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(Selected), {MMO});</pre></td></tr><tr><td class='line-number'><a name='L2513' href='#L2513'><pre>2513</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2514' href='#L2514'><pre>2514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2515' href='#L2515'><pre>2515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// We need to handle this here because tablegen doesn&apos;t support matching</pre></td></tr><tr><td class='line-number'><a name='L2516' href='#L2516'><pre>2516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// instructions with multiple outputs.</pre></td></tr><tr><td class='line-number'><a name='L2517' href='#L2517'><pre>2517</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectDSBvhStackIntrinsic(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L2518' href='#L2518'><pre>2518</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  unsigned Opc = AMDGPU::DS_BVH_STACK_RTN_B32;</pre></td></tr><tr><td class='line-number'><a name='L2519' href='#L2519'><pre>2519</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  SDValue Ops[] = {N-&gt;getOperand(2), N-&gt;getOperand(3), N-&gt;getOperand(4),</pre></td></tr><tr><td class='line-number'><a name='L2520' href='#L2520'><pre>2520</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                   N-&gt;getOperand(5), N-&gt;getOperand(0)};</pre></td></tr><tr><td class='line-number'><a name='L2521' href='#L2521'><pre>2521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2522' href='#L2522'><pre>2522</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MemIntrinsicSDNode *M = cast&lt;MemIntrinsicSDNode&gt;(N);</pre></td></tr><tr><td class='line-number'><a name='L2523' href='#L2523'><pre>2523</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MachineMemOperand *MMO = M-&gt;getMemOperand();</pre></td></tr><tr><td class='line-number'><a name='L2524' href='#L2524'><pre>2524</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  SDNode *Selected = CurDAG-&gt;SelectNodeTo(N, Opc, N-&gt;getVTList(), Ops);</pre></td></tr><tr><td class='line-number'><a name='L2525' href='#L2525'><pre>2525</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(Selected), {MMO});</pre></td></tr><tr><td class='line-number'><a name='L2526' href='#L2526'><pre>2526</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2527' href='#L2527'><pre>2527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2528' href='#L2528'><pre>2528</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>static unsigned gwsIntrinToOpcode(unsigned IntrID) {</pre></td></tr><tr><td class='line-number'><a name='L2529' href='#L2529'><pre>2529</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  switch (IntrID) {</pre></td></tr><tr><td class='line-number'><a name='L2530' href='#L2530'><pre>2530</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_gws_init:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2530' href='#L2530'><span>2530:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>152</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2531' href='#L2531'><pre>2531</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    return AMDGPU::DS_GWS_INIT;</pre></td></tr><tr><td class='line-number'><a name='L2532' href='#L2532'><pre>2532</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_gws_barrier:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2532' href='#L2532'><span>2532:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122</span>, <span class='None'>False</span>: <span class='covered-line'>114</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2533' href='#L2533'><pre>2533</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    return AMDGPU::DS_GWS_BARRIER;</pre></td></tr><tr><td class='line-number'><a name='L2534' href='#L2534'><pre>2534</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_gws_sema_v:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2534' href='#L2534'><span>2534:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2535' href='#L2535'><pre>2535</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return AMDGPU::DS_GWS_SEMA_V;</pre></td></tr><tr><td class='line-number'><a name='L2536' href='#L2536'><pre>2536</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_gws_sema_br:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2536' href='#L2536'><span>2536:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>224</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2537' href='#L2537'><pre>2537</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return AMDGPU::DS_GWS_SEMA_BR;</pre></td></tr><tr><td class='line-number'><a name='L2538' href='#L2538'><pre>2538</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_gws_sema_p:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2538' href='#L2538'><span>2538:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2539' href='#L2539'><pre>2539</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return AMDGPU::DS_GWS_SEMA_P;</pre></td></tr><tr><td class='line-number'><a name='L2540' href='#L2540'><pre>2540</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_gws_sema_release_all:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2540' href='#L2540'><span>2540:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2541' href='#L2541'><pre>2541</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return AMDGPU::DS_GWS_SEMA_RELEASE_ALL;</pre></td></tr><tr><td class='line-number'><a name='L2542' href='#L2542'><pre>2542</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2542' href='#L2542'><span>2542:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>236</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2543' href='#L2543'><pre>2543</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span>(&quot;not a gws intrinsic&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2544' href='#L2544'><pre>2544</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2545' href='#L2545'><pre>2545</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2546' href='#L2546'><pre>2546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2547' href='#L2547'><pre>2547</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectDS_GWS(SDNode *N, unsigned IntrID) {</pre></td></tr><tr><td class='line-number'><a name='L2548' href='#L2548'><pre>2548</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  if (!Subtarget-&gt;hasGWS() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2548' href='#L2548'><span>2548:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>236</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2549' href='#L2549'><pre>2549</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>      (IntrID == Intrinsic::amdgcn_ds_gws_sema_release_all &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2549' href='#L2549'><span>2549:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2550' href='#L2550'><pre>2550</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>       <div class='tooltip'>!Subtarget-&gt;hasGWSSemaReleaseAll()<span class='tooltip-content'>6</span></div>)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2550' href='#L2550'><span>2550:8</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2548'><span>2548:7</span></a></span>) to (<span class='line-number'><a href='#L2548'><span>2550:43</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2548:7)
     Condition C2 --> (2549:8)
     Condition C3 --> (2550:8)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { F,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2551' href='#L2551'><pre>2551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Let this error.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2552' href='#L2552'><pre>2552</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    SelectCode(N);</span></pre></td></tr><tr><td class='line-number'><a name='L2553' href='#L2553'><pre>2553</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L2554' href='#L2554'><pre>2554</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2555' href='#L2555'><pre>2555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2556' href='#L2556'><pre>2556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Chain, intrinsic ID, vsrc, offset</pre></td></tr><tr><td class='line-number'><a name='L2557' href='#L2557'><pre>2557</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  const bool HasVSrc = N-&gt;getNumOperands() == 4;</pre></td></tr><tr><td class='line-number'><a name='L2558' href='#L2558'><pre>2558</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  assert(HasVSrc || N-&gt;getNumOperands() == 3);</pre></td></tr><tr><td class='line-number'><a name='L2559' href='#L2559'><pre>2559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2560' href='#L2560'><pre>2560</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  SDLoc SL(N);</pre></td></tr><tr><td class='line-number'><a name='L2561' href='#L2561'><pre>2561</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  SDValue BaseOffset = N-&gt;getOperand(HasVSrc ? <div class='tooltip'>3<span class='tooltip-content'>218</span></div> : <div class='tooltip'>2<span class='tooltip-content'>18</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2561' href='#L2561'><span>2561:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>218</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2562' href='#L2562'><pre>2562</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  int ImmOffset = 0;</pre></td></tr><tr><td class='line-number'><a name='L2563' href='#L2563'><pre>2563</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  MemIntrinsicSDNode *M = cast&lt;MemIntrinsicSDNode&gt;(N);</pre></td></tr><tr><td class='line-number'><a name='L2564' href='#L2564'><pre>2564</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  MachineMemOperand *MMO = M-&gt;getMemOperand();</pre></td></tr><tr><td class='line-number'><a name='L2565' href='#L2565'><pre>2565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2566' href='#L2566'><pre>2566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t worry if the offset ends up in a VGPR. Only one lane will have</pre></td></tr><tr><td class='line-number'><a name='L2567' href='#L2567'><pre>2567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // effect, so SIFixSGPRCopies will validly insert readfirstlane.</pre></td></tr><tr><td class='line-number'><a name='L2568' href='#L2568'><pre>2568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2569' href='#L2569'><pre>2569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The resource id offset is computed as (&lt;isa opaque base&gt; + M0[21:16] +</pre></td></tr><tr><td class='line-number'><a name='L2570' href='#L2570'><pre>2570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // offset field) % 64. Some versions of the programming guide omit the m0</pre></td></tr><tr><td class='line-number'><a name='L2571' href='#L2571'><pre>2571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // part, or claim it&apos;s from offset 0.</pre></td></tr><tr><td class='line-number'><a name='L2572' href='#L2572'><pre>2572</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  if (ConstantSDNode *ConstOffset = dyn_cast&lt;ConstantSDNode&gt;(BaseOffset)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2572' href='#L2572'><span>2572:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>175</span>, <span class='None'>False</span>: <span class='covered-line'>61</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2573' href='#L2573'><pre>2573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we have a constant offset, try to use the 0 in m0 as the base.</pre></td></tr><tr><td class='line-number'><a name='L2574' href='#L2574'><pre>2574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Look into changing the default m0 initialization value. If the</pre></td></tr><tr><td class='line-number'><a name='L2575' href='#L2575'><pre>2575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // default -1 only set the low 16-bits, we could leave it as-is and add 1 to</pre></td></tr><tr><td class='line-number'><a name='L2576' href='#L2576'><pre>2576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the immediate offset.</pre></td></tr><tr><td class='line-number'><a name='L2577' href='#L2577'><pre>2577</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>    glueCopyToM0(N, CurDAG-&gt;getTargetConstant(0, SL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L2578' href='#L2578'><pre>2578</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>    ImmOffset = ConstOffset-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L2579' href='#L2579'><pre>2579</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L2580' href='#L2580'><pre>2580</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    if (CurDAG-&gt;isBaseWithConstantOffset(BaseOffset)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2580' href='#L2580'><span>2580:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2581' href='#L2581'><pre>2581</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      ImmOffset = BaseOffset.getConstantOperandVal(1);</pre></td></tr><tr><td class='line-number'><a name='L2582' href='#L2582'><pre>2582</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      BaseOffset = BaseOffset.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2583' href='#L2583'><pre>2583</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2584' href='#L2584'><pre>2584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2585' href='#L2585'><pre>2585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Prefer to do the shift in an SGPR since it should be possible to use m0</pre></td></tr><tr><td class='line-number'><a name='L2586' href='#L2586'><pre>2586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // as the result directly. If it&apos;s already an SGPR, it will be eliminated</pre></td></tr><tr><td class='line-number'><a name='L2587' href='#L2587'><pre>2587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // later.</pre></td></tr><tr><td class='line-number'><a name='L2588' href='#L2588'><pre>2588</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    SDNode *SGPROffset</pre></td></tr><tr><td class='line-number'><a name='L2589' href='#L2589'><pre>2589</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>      = CurDAG-&gt;getMachineNode(AMDGPU::V_READFIRSTLANE_B32, SL, MVT::i32,</pre></td></tr><tr><td class='line-number'><a name='L2590' href='#L2590'><pre>2590</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>                               BaseOffset);</pre></td></tr><tr><td class='line-number'><a name='L2591' href='#L2591'><pre>2591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Shift to offset in m0</pre></td></tr><tr><td class='line-number'><a name='L2592' href='#L2592'><pre>2592</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    SDNode *M0Base</pre></td></tr><tr><td class='line-number'><a name='L2593' href='#L2593'><pre>2593</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>      = CurDAG-&gt;getMachineNode(AMDGPU::S_LSHL_B32, SL, MVT::i32,</pre></td></tr><tr><td class='line-number'><a name='L2594' href='#L2594'><pre>2594</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>                               SDValue(SGPROffset, 0),</pre></td></tr><tr><td class='line-number'><a name='L2595' href='#L2595'><pre>2595</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>                               CurDAG-&gt;getTargetConstant(16, SL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L2596' href='#L2596'><pre>2596</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    glueCopyToM0(N, SDValue(M0Base, 0));</pre></td></tr><tr><td class='line-number'><a name='L2597' href='#L2597'><pre>2597</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2598' href='#L2598'><pre>2598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2599' href='#L2599'><pre>2599</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  SDValue Chain = N-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2600' href='#L2600'><pre>2600</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  SDValue OffsetField = CurDAG-&gt;getTargetConstant(ImmOffset, SL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2601' href='#L2601'><pre>2601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2602' href='#L2602'><pre>2602</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  const unsigned Opc = gwsIntrinToOpcode(IntrID);</pre></td></tr><tr><td class='line-number'><a name='L2603' href='#L2603'><pre>2603</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  SmallVector&lt;SDValue, 5&gt; Ops;</pre></td></tr><tr><td class='line-number'><a name='L2604' href='#L2604'><pre>2604</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  if (HasVSrc)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2604' href='#L2604'><span>2604:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>218</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2605' href='#L2605'><pre>2605</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>    Ops.push_back(N-&gt;getOperand(2));</pre></td></tr><tr><td class='line-number'><a name='L2606' href='#L2606'><pre>2606</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  Ops.push_back(OffsetField);</pre></td></tr><tr><td class='line-number'><a name='L2607' href='#L2607'><pre>2607</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  Ops.push_back(Chain);</pre></td></tr><tr><td class='line-number'><a name='L2608' href='#L2608'><pre>2608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2609' href='#L2609'><pre>2609</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  SDNode *Selected = CurDAG-&gt;SelectNodeTo(N, Opc, N-&gt;getVTList(), Ops);</pre></td></tr><tr><td class='line-number'><a name='L2610' href='#L2610'><pre>2610</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(Selected), {MMO});</pre></td></tr><tr><td class='line-number'><a name='L2611' href='#L2611'><pre>2611</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2612' href='#L2612'><pre>2612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2613' href='#L2613'><pre>2613</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectInterpP1F16(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L2614' href='#L2614'><pre>2614</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  if (Subtarget-&gt;getLDSBankCount() != 16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2614' href='#L2614'><span>2614:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2615' href='#L2615'><pre>2615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This is a single instruction with a pattern.</pre></td></tr><tr><td class='line-number'><a name='L2616' href='#L2616'><pre>2616</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    SelectCode(N);</pre></td></tr><tr><td class='line-number'><a name='L2617' href='#L2617'><pre>2617</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2618' href='#L2618'><pre>2618</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2619' href='#L2619'><pre>2619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2620' href='#L2620'><pre>2620</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  SDLoc DL(N);</pre></td></tr><tr><td class='line-number'><a name='L2621' href='#L2621'><pre>2621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2622' href='#L2622'><pre>2622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This requires 2 instructions. It is possible to write a pattern to support</pre></td></tr><tr><td class='line-number'><a name='L2623' href='#L2623'><pre>2623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this, but the generated isel emitter doesn&apos;t correctly deal with multiple</pre></td></tr><tr><td class='line-number'><a name='L2624' href='#L2624'><pre>2624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // output instructions using the same physical register input. The copy to m0</pre></td></tr><tr><td class='line-number'><a name='L2625' href='#L2625'><pre>2625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is incorrectly placed before the second instruction.</pre></td></tr><tr><td class='line-number'><a name='L2626' href='#L2626'><pre>2626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L2627' href='#L2627'><pre>2627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Match source modifiers.</pre></td></tr><tr><td class='line-number'><a name='L2628' href='#L2628'><pre>2628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L2629' href='#L2629'><pre>2629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // def : Pat &lt;</pre></td></tr><tr><td class='line-number'><a name='L2630' href='#L2630'><pre>2630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   (int_amdgcn_interp_p1_f16</pre></td></tr><tr><td class='line-number'><a name='L2631' href='#L2631'><pre>2631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    (VOP3Mods f32:$src0, i32:$src0_modifiers),</pre></td></tr><tr><td class='line-number'><a name='L2632' href='#L2632'><pre>2632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                             (i32 timm:$attrchan), (i32 timm:$attr),</pre></td></tr><tr><td class='line-number'><a name='L2633' href='#L2633'><pre>2633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                             (i1 timm:$high), M0),</pre></td></tr><tr><td class='line-number'><a name='L2634' href='#L2634'><pre>2634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   (V_INTERP_P1LV_F16 $src0_modifiers, VGPR_32:$src0, timm:$attr,</pre></td></tr><tr><td class='line-number'><a name='L2635' href='#L2635'><pre>2635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //       timm:$attrchan, 0,</pre></td></tr><tr><td class='line-number'><a name='L2636' href='#L2636'><pre>2636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //       (V_INTERP_MOV_F32 2, timm:$attr, timm:$attrchan), timm:$high)&gt; {</pre></td></tr><tr><td class='line-number'><a name='L2637' href='#L2637'><pre>2637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   let Predicates = [has16BankLDS];</pre></td></tr><tr><td class='line-number'><a name='L2638' href='#L2638'><pre>2638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // }</pre></td></tr><tr><td class='line-number'><a name='L2639' href='#L2639'><pre>2639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2640' href='#L2640'><pre>2640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 16 bank LDS</pre></td></tr><tr><td class='line-number'><a name='L2641' href='#L2641'><pre>2641</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  SDValue ToM0 = CurDAG-&gt;getCopyToReg(CurDAG-&gt;getEntryNode(), DL, AMDGPU::M0,</pre></td></tr><tr><td class='line-number'><a name='L2642' href='#L2642'><pre>2642</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                                      N-&gt;getOperand(5), SDValue());</pre></td></tr><tr><td class='line-number'><a name='L2643' href='#L2643'><pre>2643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2644' href='#L2644'><pre>2644</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  SDVTList VTs = CurDAG-&gt;getVTList(MVT::f32, MVT::Other);</pre></td></tr><tr><td class='line-number'><a name='L2645' href='#L2645'><pre>2645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2646' href='#L2646'><pre>2646</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  SDNode *InterpMov =</pre></td></tr><tr><td class='line-number'><a name='L2647' href='#L2647'><pre>2647</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    CurDAG-&gt;getMachineNode(AMDGPU::V_INTERP_MOV_F32, DL, VTs, {</pre></td></tr><tr><td class='line-number'><a name='L2648' href='#L2648'><pre>2648</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        CurDAG-&gt;getTargetConstant(2, DL, MVT::i32), // P0</pre></td></tr><tr><td class='line-number'><a name='L2649' href='#L2649'><pre>2649</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        N-&gt;getOperand(3),  // Attr</pre></td></tr><tr><td class='line-number'><a name='L2650' href='#L2650'><pre>2650</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        N-&gt;getOperand(2),  // Attrchan</pre></td></tr><tr><td class='line-number'><a name='L2651' href='#L2651'><pre>2651</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        ToM0.getValue(1) // In glue</pre></td></tr><tr><td class='line-number'><a name='L2652' href='#L2652'><pre>2652</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L2653' href='#L2653'><pre>2653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2654' href='#L2654'><pre>2654</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  SDNode *InterpP1LV =</pre></td></tr><tr><td class='line-number'><a name='L2655' href='#L2655'><pre>2655</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    CurDAG-&gt;getMachineNode(AMDGPU::V_INTERP_P1LV_F16, DL, MVT::f32, {</pre></td></tr><tr><td class='line-number'><a name='L2656' href='#L2656'><pre>2656</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        CurDAG-&gt;getTargetConstant(0, DL, MVT::i32), // $src0_modifiers</pre></td></tr><tr><td class='line-number'><a name='L2657' href='#L2657'><pre>2657</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        N-&gt;getOperand(1), // Src0</pre></td></tr><tr><td class='line-number'><a name='L2658' href='#L2658'><pre>2658</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        N-&gt;getOperand(3), // Attr</pre></td></tr><tr><td class='line-number'><a name='L2659' href='#L2659'><pre>2659</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        N-&gt;getOperand(2), // Attrchan</pre></td></tr><tr><td class='line-number'><a name='L2660' href='#L2660'><pre>2660</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        CurDAG-&gt;getTargetConstant(0, DL, MVT::i32), // $src2_modifiers</pre></td></tr><tr><td class='line-number'><a name='L2661' href='#L2661'><pre>2661</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        SDValue(InterpMov, 0), // Src2 - holds two f16 values selected by high</pre></td></tr><tr><td class='line-number'><a name='L2662' href='#L2662'><pre>2662</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        N-&gt;getOperand(4), // high</pre></td></tr><tr><td class='line-number'><a name='L2663' href='#L2663'><pre>2663</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        CurDAG-&gt;getTargetConstant(0, DL, MVT::i1), // $clamp</pre></td></tr><tr><td class='line-number'><a name='L2664' href='#L2664'><pre>2664</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        CurDAG-&gt;getTargetConstant(0, DL, MVT::i32), // $omod</pre></td></tr><tr><td class='line-number'><a name='L2665' href='#L2665'><pre>2665</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        SDValue(InterpMov, 1)</pre></td></tr><tr><td class='line-number'><a name='L2666' href='#L2666'><pre>2666</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L2667' href='#L2667'><pre>2667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2668' href='#L2668'><pre>2668</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  CurDAG-&gt;ReplaceAllUsesOfValueWith(SDValue(N, 0), SDValue(InterpP1LV, 0));</pre></td></tr><tr><td class='line-number'><a name='L2669' href='#L2669'><pre>2669</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2670' href='#L2670'><pre>2670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2671' href='#L2671'><pre>2671</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectINTRINSIC_W_CHAIN(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L2672' href='#L2672'><pre>2672</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>  unsigned IntrID = N-&gt;getConstantOperandVal(1);</pre></td></tr><tr><td class='line-number'><a name='L2673' href='#L2673'><pre>2673</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>  switch (IntrID) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2673' href='#L2673'><span>2673:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>269</span>, <span class='None'>False</span>: <span class='covered-line'>91</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2674' href='#L2674'><pre>2674</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_append:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2674' href='#L2674'><span>2674:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>315</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2675' href='#L2675'><pre>2675</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_consume: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2675' href='#L2675'><span>2675:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>316</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2676' href='#L2676'><pre>2676</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    if (N-&gt;getValueType(0) != MVT::i32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2676' href='#L2676'><span>2676:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>89</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2677' href='#L2677'><pre>2677</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L2678' href='#L2678'><pre>2678</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    SelectDSAppendConsume(N, IntrID);</pre></td></tr><tr><td class='line-number'><a name='L2679' href='#L2679'><pre>2679</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2680' href='#L2680'><pre>2680</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2681' href='#L2681'><pre>2681</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_bvh_stack_rtn:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2681' href='#L2681'><span>2681:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>358</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2682' href='#L2682'><pre>2682</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    SelectDSBvhStackIntrinsic(N);</pre></td></tr><tr><td class='line-number'><a name='L2683' href='#L2683'><pre>2683</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2684' href='#L2684'><pre>2684</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2685' href='#L2685'><pre>2685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2686' href='#L2686'><pre>2686</pre></a></td><td class='covered-line'><pre>269</pre></td><td class='code'><pre>  SelectCode(N);</pre></td></tr><tr><td class='line-number'><a name='L2687' href='#L2687'><pre>2687</pre></a></td><td class='covered-line'><pre>269</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2688' href='#L2688'><pre>2688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2689' href='#L2689'><pre>2689</pre></a></td><td class='covered-line'><pre>8.27k</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectINTRINSIC_WO_CHAIN(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L2690' href='#L2690'><pre>2690</pre></a></td><td class='covered-line'><pre>8.27k</pre></td><td class='code'><pre>  unsigned IntrID = N-&gt;getConstantOperandVal(0);</pre></td></tr><tr><td class='line-number'><a name='L2691' href='#L2691'><pre>2691</pre></a></td><td class='covered-line'><pre>8.27k</pre></td><td class='code'><pre>  unsigned Opcode = AMDGPU::INSTRUCTION_LIST_END;</pre></td></tr><tr><td class='line-number'><a name='L2692' href='#L2692'><pre>2692</pre></a></td><td class='covered-line'><pre>8.27k</pre></td><td class='code'><pre>  SDNode *ConvGlueNode = N-&gt;getGluedNode();</pre></td></tr><tr><td class='line-number'><a name='L2693' href='#L2693'><pre>2693</pre></a></td><td class='covered-line'><pre>8.27k</pre></td><td class='code'><pre>  if (ConvGlueNode) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2693' href='#L2693'><span>2693:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2694' href='#L2694'><pre>2694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Possibly iterate over multiple glue nodes?</pre></td></tr><tr><td class='line-number'><a name='L2695' href='#L2695'><pre>2695</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    assert(ConvGlueNode-&gt;getOpcode() == ISD::CONVERGENCECTRL_GLUE);</pre></td></tr><tr><td class='line-number'><a name='L2696' href='#L2696'><pre>2696</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    ConvGlueNode = ConvGlueNode-&gt;getOperand(0).getNode();</pre></td></tr><tr><td class='line-number'><a name='L2697' href='#L2697'><pre>2697</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    ConvGlueNode =</pre></td></tr><tr><td class='line-number'><a name='L2698' href='#L2698'><pre>2698</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        CurDAG-&gt;getMachineNode(TargetOpcode::CONVERGENCECTRL_GLUE, {},</pre></td></tr><tr><td class='line-number'><a name='L2699' href='#L2699'><pre>2699</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>                               MVT::Glue, SDValue(ConvGlueNode, 0));</pre></td></tr><tr><td class='line-number'><a name='L2700' href='#L2700'><pre>2700</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L2701' href='#L2701'><pre>2701</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>    ConvGlueNode = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2702' href='#L2702'><pre>2702</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2703' href='#L2703'><pre>2703</pre></a></td><td class='covered-line'><pre>8.27k</pre></td><td class='code'><pre>  switch (IntrID) {</pre></td></tr><tr><td class='line-number'><a name='L2704' href='#L2704'><pre>2704</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_wqm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2704' href='#L2704'><span>2704:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>8.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2705' href='#L2705'><pre>2705</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    Opcode = AMDGPU::WQM;</pre></td></tr><tr><td class='line-number'><a name='L2706' href='#L2706'><pre>2706</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2707' href='#L2707'><pre>2707</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_softwqm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2707' href='#L2707'><span>2707:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>8.27k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2708' href='#L2708'><pre>2708</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Opcode = AMDGPU::SOFT_WQM;</pre></td></tr><tr><td class='line-number'><a name='L2709' href='#L2709'><pre>2709</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2710' href='#L2710'><pre>2710</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_wwm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2710' href='#L2710'><span>2710:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>8.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2711' href='#L2711'><pre>2711</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_strict_wwm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2711' href='#L2711'><span>2711:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>192</span>, <span class='None'>False</span>: <span class='covered-line'>8.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2712' href='#L2712'><pre>2712</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>    Opcode = AMDGPU::STRICT_WWM;</pre></td></tr><tr><td class='line-number'><a name='L2713' href='#L2713'><pre>2713</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2714' href='#L2714'><pre>2714</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_strict_wqm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2714' href='#L2714'><span>2714:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>8.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2715' href='#L2715'><pre>2715</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    Opcode = AMDGPU::STRICT_WQM;</pre></td></tr><tr><td class='line-number'><a name='L2716' href='#L2716'><pre>2716</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2717' href='#L2717'><pre>2717</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_interp_p1_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2717' href='#L2717'><span>2717:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2718' href='#L2718'><pre>2718</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    SelectInterpP1F16(N);</pre></td></tr><tr><td class='line-number'><a name='L2719' href='#L2719'><pre>2719</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2720' href='#L2720'><pre>2720</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_inverse_ballot:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2720' href='#L2720'><span>2720:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>8.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2721' href='#L2721'><pre>2721</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    switch (N-&gt;getOperand(1).getValueSizeInBits()) {</pre></td></tr><tr><td class='line-number'><a name='L2722' href='#L2722'><pre>2722</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    case 32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2722' href='#L2722'><span>2722:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2723' href='#L2723'><pre>2723</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      Opcode = AMDGPU::S_INVERSE_BALLOT_U32;</pre></td></tr><tr><td class='line-number'><a name='L2724' href='#L2724'><pre>2724</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2725' href='#L2725'><pre>2725</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    case 64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2725' href='#L2725'><span>2725:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2726' href='#L2726'><pre>2726</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      Opcode = AMDGPU::S_INVERSE_BALLOT_U64;</pre></td></tr><tr><td class='line-number'><a name='L2727' href='#L2727'><pre>2727</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2728' href='#L2728'><pre>2728</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2728' href='#L2728'><span>2728:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2729' href='#L2729'><pre>2729</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span>(&quot;Unsupported size for inverse ballot mask.&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2730' href='#L2730'><pre>2730</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2731' href='#L2731'><pre>2731</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2732' href='#L2732'><pre>2732</pre></a></td><td class='covered-line'><pre>7.93k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2732' href='#L2732'><span>2732:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.93k</span>, <span class='None'>False</span>: <span class='covered-line'>344</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2733' href='#L2733'><pre>2733</pre></a></td><td class='covered-line'><pre>7.93k</pre></td><td class='code'><pre>    SelectCode(N);</pre></td></tr><tr><td class='line-number'><a name='L2734' href='#L2734'><pre>2734</pre></a></td><td class='covered-line'><pre>7.93k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2735' href='#L2735'><pre>2735</pre></a></td><td class='covered-line'><pre>8.27k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2736' href='#L2736'><pre>2736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2737' href='#L2737'><pre>2737</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  if (Opcode != AMDGPU::INSTRUCTION_LIST_END) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2737' href='#L2737'><span>2737:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>327</span>, <span class='None'>False</span>: <span class='covered-line'>7.93k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2738' href='#L2738'><pre>2738</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>    SDValue Src = N-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L2739' href='#L2739'><pre>2739</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>    CurDAG-&gt;SelectNodeTo(N, Opcode, N-&gt;getVTList(), {Src});</pre></td></tr><tr><td class='line-number'><a name='L2740' href='#L2740'><pre>2740</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2741' href='#L2741'><pre>2741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2742' href='#L2742'><pre>2742</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  if (ConvGlueNode) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2742' href='#L2742'><span>2742:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>8.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2743' href='#L2743'><pre>2743</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    SmallVector&lt;SDValue, 4&gt; NewOps(N-&gt;op_begin(), N-&gt;op_end());</pre></td></tr><tr><td class='line-number'><a name='L2744' href='#L2744'><pre>2744</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    NewOps.push_back(SDValue(ConvGlueNode, 0));</pre></td></tr><tr><td class='line-number'><a name='L2745' href='#L2745'><pre>2745</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    CurDAG-&gt;MorphNodeTo(N, N-&gt;getOpcode(), N-&gt;getVTList(), NewOps);</pre></td></tr><tr><td class='line-number'><a name='L2746' href='#L2746'><pre>2746</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2747' href='#L2747'><pre>2747</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2748' href='#L2748'><pre>2748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2749' href='#L2749'><pre>2749</pre></a></td><td class='covered-line'><pre>3.11k</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectINTRINSIC_VOID(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L2750' href='#L2750'><pre>2750</pre></a></td><td class='covered-line'><pre>3.11k</pre></td><td class='code'><pre>  unsigned IntrID = N-&gt;getConstantOperandVal(1);</pre></td></tr><tr><td class='line-number'><a name='L2751' href='#L2751'><pre>2751</pre></a></td><td class='covered-line'><pre>3.11k</pre></td><td class='code'><pre>  switch (IntrID) {</pre></td></tr><tr><td class='line-number'><a name='L2752' href='#L2752'><pre>2752</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_gws_init:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2752' href='#L2752'><span>2752:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>3.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2753' href='#L2753'><pre>2753</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_gws_barrier:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2753' href='#L2753'><span>2753:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122</span>, <span class='None'>False</span>: <span class='covered-line'>2.99k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2754' href='#L2754'><pre>2754</pre></a></td><td class='covered-line'><pre>212</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_gws_sema_v:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2754' href='#L2754'><span>2754:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>3.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2755' href='#L2755'><pre>2755</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_gws_sema_br:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2755' href='#L2755'><span>2755:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>3.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2756' href='#L2756'><pre>2756</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_gws_sema_p:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2756' href='#L2756'><span>2756:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>3.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2757' href='#L2757'><pre>2757</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_gws_sema_release_all:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2757' href='#L2757'><span>2757:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>3.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2758' href='#L2758'><pre>2758</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>    SelectDS_GWS(N, IntrID);</pre></td></tr><tr><td class='line-number'><a name='L2759' href='#L2759'><pre>2759</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2760' href='#L2760'><pre>2760</pre></a></td><td class='covered-line'><pre>2.88k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2760' href='#L2760'><span>2760:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.88k</span>, <span class='None'>False</span>: <span class='covered-line'>236</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2761' href='#L2761'><pre>2761</pre></a></td><td class='covered-line'><pre>2.88k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2762' href='#L2762'><pre>2762</pre></a></td><td class='covered-line'><pre>3.11k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2763' href='#L2763'><pre>2763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2764' href='#L2764'><pre>2764</pre></a></td><td class='covered-line'><pre>2.88k</pre></td><td class='code'><pre>  SelectCode(N);</pre></td></tr><tr><td class='line-number'><a name='L2765' href='#L2765'><pre>2765</pre></a></td><td class='covered-line'><pre>2.88k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2766' href='#L2766'><pre>2766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2767' href='#L2767'><pre>2767</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectWAVE_ADDRESS(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L2768' href='#L2768'><pre>2768</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  SDValue Log2WaveSize =</pre></td></tr><tr><td class='line-number'><a name='L2769' href='#L2769'><pre>2769</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    CurDAG-&gt;getTargetConstant(Subtarget-&gt;getWavefrontSizeLog2(), SDLoc(N), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2770' href='#L2770'><pre>2770</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  CurDAG-&gt;SelectNodeTo(N, AMDGPU::S_LSHR_B32, N-&gt;getVTList(),</pre></td></tr><tr><td class='line-number'><a name='L2771' href='#L2771'><pre>2771</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>                       {N-&gt;getOperand(0), Log2WaveSize});</pre></td></tr><tr><td class='line-number'><a name='L2772' href='#L2772'><pre>2772</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2773' href='#L2773'><pre>2773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2774' href='#L2774'><pre>2774</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::SelectSTACKRESTORE(SDNode *N) {</pre></td></tr><tr><td class='line-number'><a name='L2775' href='#L2775'><pre>2775</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  SDValue SrcVal = N-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L2776' href='#L2776'><pre>2776</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  if (SrcVal.getValueType() != MVT::i32) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2776' href='#L2776'><span>2776:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>65</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2777' href='#L2777'><pre>2777</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    SelectCode(N); // Emit default error</span></pre></td></tr><tr><td class='line-number'><a name='L2778' href='#L2778'><pre>2778</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L2779' href='#L2779'><pre>2779</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2780' href='#L2780'><pre>2780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2781' href='#L2781'><pre>2781</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  SDValue CopyVal;</pre></td></tr><tr><td class='line-number'><a name='L2782' href='#L2782'><pre>2782</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  Register SP = TLI-&gt;getStackPointerRegisterToSaveRestore();</pre></td></tr><tr><td class='line-number'><a name='L2783' href='#L2783'><pre>2783</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  SDLoc SL(N);</pre></td></tr><tr><td class='line-number'><a name='L2784' href='#L2784'><pre>2784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2785' href='#L2785'><pre>2785</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  if (SrcVal.getOpcode() == AMDGPUISD::WAVE_ADDRESS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2785' href='#L2785'><span>2785:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2786' href='#L2786'><pre>2786</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    CopyVal = SrcVal.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2787' href='#L2787'><pre>2787</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L2788' href='#L2788'><pre>2788</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    SDValue Log2WaveSize = CurDAG-&gt;getTargetConstant(</pre></td></tr><tr><td class='line-number'><a name='L2789' href='#L2789'><pre>2789</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        Subtarget-&gt;getWavefrontSizeLog2(), SL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2790' href='#L2790'><pre>2790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2791' href='#L2791'><pre>2791</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    if (N-&gt;isDivergent()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2791' href='#L2791'><span>2791:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2792' href='#L2792'><pre>2792</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      SrcVal = SDValue(CurDAG-&gt;getMachineNode(AMDGPU::V_READFIRSTLANE_B32, SL,</pre></td></tr><tr><td class='line-number'><a name='L2793' href='#L2793'><pre>2793</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>                                              MVT::i32, SrcVal),</pre></td></tr><tr><td class='line-number'><a name='L2794' href='#L2794'><pre>2794</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>                       0);</pre></td></tr><tr><td class='line-number'><a name='L2795' href='#L2795'><pre>2795</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2796' href='#L2796'><pre>2796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2797' href='#L2797'><pre>2797</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    CopyVal = SDValue(CurDAG-&gt;getMachineNode(AMDGPU::S_LSHL_B32, SL, MVT::i32,</pre></td></tr><tr><td class='line-number'><a name='L2798' href='#L2798'><pre>2798</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>                                             {SrcVal, Log2WaveSize}),</pre></td></tr><tr><td class='line-number'><a name='L2799' href='#L2799'><pre>2799</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>                      0);</pre></td></tr><tr><td class='line-number'><a name='L2800' href='#L2800'><pre>2800</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2801' href='#L2801'><pre>2801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2802' href='#L2802'><pre>2802</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  SDValue CopyToSP = CurDAG-&gt;getCopyToReg(N-&gt;getOperand(0), SL, SP, CopyVal);</pre></td></tr><tr><td class='line-number'><a name='L2803' href='#L2803'><pre>2803</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  CurDAG-&gt;ReplaceAllUsesOfValueWith(SDValue(N, 0), CopyToSP);</pre></td></tr><tr><td class='line-number'><a name='L2804' href='#L2804'><pre>2804</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2805' href='#L2805'><pre>2805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2806' href='#L2806'><pre>2806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3ModsImpl(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L2807' href='#L2807'><pre>2807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            unsigned &amp;Mods,</pre></td></tr><tr><td class='line-number'><a name='L2808' href='#L2808'><pre>2808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            bool IsCanonicalizing,</pre></td></tr><tr><td class='line-number'><a name='L2809' href='#L2809'><pre>2809</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>                                            bool AllowAbs) const {</pre></td></tr><tr><td class='line-number'><a name='L2810' href='#L2810'><pre>2810</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  Mods = SISrcMods::NONE;</pre></td></tr><tr><td class='line-number'><a name='L2811' href='#L2811'><pre>2811</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  Src = In;</pre></td></tr><tr><td class='line-number'><a name='L2812' href='#L2812'><pre>2812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2813' href='#L2813'><pre>2813</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  if (Src.getOpcode() == ISD::FNEG) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2813' href='#L2813'><span>2813:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.49k</span>, <span class='None'>False</span>: <span class='covered-line'>154k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2814' href='#L2814'><pre>2814</pre></a></td><td class='covered-line'><pre>8.49k</pre></td><td class='code'><pre>    Mods |= SISrcMods::NEG;</pre></td></tr><tr><td class='line-number'><a name='L2815' href='#L2815'><pre>2815</pre></a></td><td class='covered-line'><pre>8.49k</pre></td><td class='code'><pre>    Src = Src.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2816' href='#L2816'><pre>2816</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>  } else if (Src.getOpcode() == ISD::FSUB &amp;&amp; <div class='tooltip'>IsCanonicalizing<span class='tooltip-content'>1.13k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2816' href='#L2816'><span>2816:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.13k</span>, <span class='None'>False</span>: <span class='covered-line'>153k</span>]
  Branch (<span class='line-number'><a name='L2816' href='#L2816'><span>2816:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.11k</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2816'><span>2816:14</span></a></span>) to (<span class='line-number'><a href='#L2816'><span>2816:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2816:14)
     Condition C2 --> (2816:46)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2817' href='#L2817'><pre>2817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Fold fsub [+-]0 into fneg. This may not have folded depending on the</pre></td></tr><tr><td class='line-number'><a name='L2818' href='#L2818'><pre>2818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // denormal mode, but we&apos;re implicitly canonicalizing in a source operand.</pre></td></tr><tr><td class='line-number'><a name='L2819' href='#L2819'><pre>2819</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    auto *LHS = dyn_cast&lt;ConstantFPSDNode&gt;(Src.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L2820' href='#L2820'><pre>2820</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    if (LHS &amp;&amp; <div class='tooltip'>LHS-&gt;isZero()<span class='tooltip-content'>150</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2820' href='#L2820'><span>2820:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150</span>, <span class='None'>False</span>: <span class='covered-line'>961</span>]
  Branch (<span class='line-number'><a name='L2820' href='#L2820'><span>2820:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2820'><span>2820:9</span></a></span>) to (<span class='line-number'><a href='#L2820'><span>2820:29</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2820:9)
     Condition C2 --> (2820:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2821' href='#L2821'><pre>2821</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>      Mods |= SISrcMods::NEG;</pre></td></tr><tr><td class='line-number'><a name='L2822' href='#L2822'><pre>2822</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>      Src = Src.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L2823' href='#L2823'><pre>2823</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2824' href='#L2824'><pre>2824</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2825' href='#L2825'><pre>2825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2826' href='#L2826'><pre>2826</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  if (AllowAbs &amp;&amp; <div class='tooltip'>Src.getOpcode() == ISD::FABS<span class='tooltip-content'>159k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2826' href='#L2826'><span>2826:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159k</span>, <span class='None'>False</span>: <span class='covered-line'>4.07k</span>]
  Branch (<span class='line-number'><a name='L2826' href='#L2826'><span>2826:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.85k</span>, <span class='None'>False</span>: <span class='covered-line'>156k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2826'><span>2826:7</span></a></span>) to (<span class='line-number'><a href='#L2826'><span>2826:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2826:7)
     Condition C2 --> (2826:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2827' href='#L2827'><pre>2827</pre></a></td><td class='covered-line'><pre>2.85k</pre></td><td class='code'><pre>    Mods |= SISrcMods::ABS;</pre></td></tr><tr><td class='line-number'><a name='L2828' href='#L2828'><pre>2828</pre></a></td><td class='covered-line'><pre>2.85k</pre></td><td class='code'><pre>    Src = Src.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2829' href='#L2829'><pre>2829</pre></a></td><td class='covered-line'><pre>2.85k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2830' href='#L2830'><pre>2830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2831' href='#L2831'><pre>2831</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2832' href='#L2832'><pre>2832</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2833' href='#L2833'><pre>2833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2834' href='#L2834'><pre>2834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3Mods(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L2835' href='#L2835'><pre>2835</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>                                        SDValue &amp;SrcMods) const {</pre></td></tr><tr><td class='line-number'><a name='L2836' href='#L2836'><pre>2836</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>  unsigned Mods;</pre></td></tr><tr><td class='line-number'><a name='L2837' href='#L2837'><pre>2837</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>  if (SelectVOP3ModsImpl(In, Src, Mods, /*IsCanonicalizing=*/true,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2837' href='#L2837'><span>2837:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>124k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2838' href='#L2838'><pre>2838</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>                         /*AllowAbs=*/true)) {</pre></td></tr><tr><td class='line-number'><a name='L2839' href='#L2839'><pre>2839</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>    SrcMods = CurDAG-&gt;getTargetConstant(Mods, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2840' href='#L2840'><pre>2840</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2841' href='#L2841'><pre>2841</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2842' href='#L2842'><pre>2842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2843' href='#L2843'><pre>2843</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2844' href='#L2844'><pre>2844</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2845' href='#L2845'><pre>2845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2846' href='#L2846'><pre>2846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3ModsNonCanonicalizing(</pre></td></tr><tr><td class='line-number'><a name='L2847' href='#L2847'><pre>2847</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>    SDValue In, SDValue &amp;Src, SDValue &amp;SrcMods) const {</pre></td></tr><tr><td class='line-number'><a name='L2848' href='#L2848'><pre>2848</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>  unsigned Mods;</pre></td></tr><tr><td class='line-number'><a name='L2849' href='#L2849'><pre>2849</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>  if (SelectVOP3ModsImpl(In, Src, Mods, /*IsCanonicalizing=*/false,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2849' href='#L2849'><span>2849:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.0k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2850' href='#L2850'><pre>2850</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>                         /*AllowAbs=*/true)) {</pre></td></tr><tr><td class='line-number'><a name='L2851' href='#L2851'><pre>2851</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>    SrcMods = CurDAG-&gt;getTargetConstant(Mods, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2852' href='#L2852'><pre>2852</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2853' href='#L2853'><pre>2853</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2854' href='#L2854'><pre>2854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2855' href='#L2855'><pre>2855</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2856' href='#L2856'><pre>2856</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2857' href='#L2857'><pre>2857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2858' href='#L2858'><pre>2858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3BMods(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L2859' href='#L2859'><pre>2859</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>                                         SDValue &amp;SrcMods) const {</pre></td></tr><tr><td class='line-number'><a name='L2860' href='#L2860'><pre>2860</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>  unsigned Mods;</pre></td></tr><tr><td class='line-number'><a name='L2861' href='#L2861'><pre>2861</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>  if (SelectVOP3ModsImpl(In, Src, Mods,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2861' href='#L2861'><span>2861:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.95k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2862' href='#L2862'><pre>2862</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>                         /*IsCanonicalizing=*/true,</pre></td></tr><tr><td class='line-number'><a name='L2863' href='#L2863'><pre>2863</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>                         /*AllowAbs=*/false)) {</pre></td></tr><tr><td class='line-number'><a name='L2864' href='#L2864'><pre>2864</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>    SrcMods = CurDAG-&gt;getTargetConstant(Mods, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2865' href='#L2865'><pre>2865</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2866' href='#L2866'><pre>2866</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2867' href='#L2867'><pre>2867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2868' href='#L2868'><pre>2868</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2869' href='#L2869'><pre>2869</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2870' href='#L2870'><pre>2870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2871' href='#L2871'><pre>2871</pre></a></td><td class='covered-line'><pre>6.69k</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3NoMods(SDValue In, SDValue &amp;Src) const {</pre></td></tr><tr><td class='line-number'><a name='L2872' href='#L2872'><pre>2872</pre></a></td><td class='covered-line'><pre>6.69k</pre></td><td class='code'><pre>  if (In.getOpcode() == ISD::FABS || <div class='tooltip'>In.getOpcode() == ISD::FNEG<span class='tooltip-content'>6.57k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2872' href='#L2872'><span>2872:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>124</span>, <span class='None'>False</span>: <span class='covered-line'>6.57k</span>]
  Branch (<span class='line-number'><a name='L2872' href='#L2872'><span>2872:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>942</span>, <span class='None'>False</span>: <span class='covered-line'>5.62k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2872'><span>2872:7</span></a></span>) to (<span class='line-number'><a href='#L2872'><span>2872:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2872:7)
     Condition C2 --> (2872:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2873' href='#L2873'><pre>2873</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2874' href='#L2874'><pre>2874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2875' href='#L2875'><pre>2875</pre></a></td><td class='covered-line'><pre>5.62k</pre></td><td class='code'><pre>  Src = In;</pre></td></tr><tr><td class='line-number'><a name='L2876' href='#L2876'><pre>2876</pre></a></td><td class='covered-line'><pre>5.62k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2877' href='#L2877'><pre>2877</pre></a></td><td class='covered-line'><pre>6.69k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2878' href='#L2878'><pre>2878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2879' href='#L2879'><pre>2879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVINTERPModsImpl(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L2880' href='#L2880'><pre>2880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               SDValue &amp;SrcMods,</pre></td></tr><tr><td class='line-number'><a name='L2881' href='#L2881'><pre>2881</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>                                               bool OpSel) const {</pre></td></tr><tr><td class='line-number'><a name='L2882' href='#L2882'><pre>2882</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>  unsigned Mods;</pre></td></tr><tr><td class='line-number'><a name='L2883' href='#L2883'><pre>2883</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>  if (SelectVOP3ModsImpl(In, Src, Mods,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2883' href='#L2883'><span>2883:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>114</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2884' href='#L2884'><pre>2884</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>                         /*IsCanonicalizing=*/true,</pre></td></tr><tr><td class='line-number'><a name='L2885' href='#L2885'><pre>2885</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>                         /*AllowAbs=*/false)) {</pre></td></tr><tr><td class='line-number'><a name='L2886' href='#L2886'><pre>2886</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>    if (OpSel)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2886' href='#L2886'><span>2886:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>108</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2887' href='#L2887'><pre>2887</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      Mods |= SISrcMods::OP_SEL_0;</pre></td></tr><tr><td class='line-number'><a name='L2888' href='#L2888'><pre>2888</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>    SrcMods = CurDAG-&gt;getTargetConstant(Mods, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L2889' href='#L2889'><pre>2889</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2890' href='#L2890'><pre>2890</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2891' href='#L2891'><pre>2891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2892' href='#L2892'><pre>2892</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2893' href='#L2893'><pre>2893</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2894' href='#L2894'><pre>2894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2895' href='#L2895'><pre>2895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVINTERPMods(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L2896' href='#L2896'><pre>2896</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>                                           SDValue &amp;SrcMods) const {</pre></td></tr><tr><td class='line-number'><a name='L2897' href='#L2897'><pre>2897</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>  return SelectVINTERPModsImpl(In, Src, SrcMods, /* OpSel */ false);</pre></td></tr><tr><td class='line-number'><a name='L2898' href='#L2898'><pre>2898</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2899' href='#L2899'><pre>2899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2900' href='#L2900'><pre>2900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVINTERPModsHi(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L2901' href='#L2901'><pre>2901</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                                             SDValue &amp;SrcMods) const {</pre></td></tr><tr><td class='line-number'><a name='L2902' href='#L2902'><pre>2902</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  return SelectVINTERPModsImpl(In, Src, SrcMods, /* OpSel */ true);</pre></td></tr><tr><td class='line-number'><a name='L2903' href='#L2903'><pre>2903</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2904' href='#L2904'><pre>2904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2905' href='#L2905'><pre>2905</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3Mods0(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L2906' href='#L2906'><pre>2906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         SDValue &amp;SrcMods, SDValue &amp;Clamp,</pre></td></tr><tr><td class='line-number'><a name='L2907' href='#L2907'><pre>2907</pre></a></td><td class='covered-line'><pre>60.6k</pre></td><td class='code'><pre>                                         SDValue &amp;Omod) const {</pre></td></tr><tr><td class='line-number'><a name='L2908' href='#L2908'><pre>2908</pre></a></td><td class='covered-line'><pre>60.6k</pre></td><td class='code'><pre>  SDLoc DL(In);</pre></td></tr><tr><td class='line-number'><a name='L2909' href='#L2909'><pre>2909</pre></a></td><td class='covered-line'><pre>60.6k</pre></td><td class='code'><pre>  Clamp = CurDAG-&gt;getTargetConstant(0, DL, MVT::i1);</pre></td></tr><tr><td class='line-number'><a name='L2910' href='#L2910'><pre>2910</pre></a></td><td class='covered-line'><pre>60.6k</pre></td><td class='code'><pre>  Omod = CurDAG-&gt;getTargetConstant(0, DL, MVT::i1);</pre></td></tr><tr><td class='line-number'><a name='L2911' href='#L2911'><pre>2911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2912' href='#L2912'><pre>2912</pre></a></td><td class='covered-line'><pre>60.6k</pre></td><td class='code'><pre>  return SelectVOP3Mods(In, Src, SrcMods);</pre></td></tr><tr><td class='line-number'><a name='L2913' href='#L2913'><pre>2913</pre></a></td><td class='covered-line'><pre>60.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2914' href='#L2914'><pre>2914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2915' href='#L2915'><pre>2915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3BMods0(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L2916' href='#L2916'><pre>2916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          SDValue &amp;SrcMods, SDValue &amp;Clamp,</pre></td></tr><tr><td class='line-number'><a name='L2917' href='#L2917'><pre>2917</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>                                          SDValue &amp;Omod) const {</pre></td></tr><tr><td class='line-number'><a name='L2918' href='#L2918'><pre>2918</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  SDLoc DL(In);</pre></td></tr><tr><td class='line-number'><a name='L2919' href='#L2919'><pre>2919</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  Clamp = CurDAG-&gt;getTargetConstant(0, DL, MVT::i1);</pre></td></tr><tr><td class='line-number'><a name='L2920' href='#L2920'><pre>2920</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  Omod = CurDAG-&gt;getTargetConstant(0, DL, MVT::i1);</pre></td></tr><tr><td class='line-number'><a name='L2921' href='#L2921'><pre>2921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2922' href='#L2922'><pre>2922</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  return SelectVOP3BMods(In, Src, SrcMods);</pre></td></tr><tr><td class='line-number'><a name='L2923' href='#L2923'><pre>2923</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2924' href='#L2924'><pre>2924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2925' href='#L2925'><pre>2925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3OMods(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L2926' href='#L2926'><pre>2926</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                         SDValue &amp;Clamp, SDValue &amp;Omod) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2927' href='#L2927'><pre>2927</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Src = In;</span></pre></td></tr><tr><td class='line-number'><a name='L2928' href='#L2928'><pre>2928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2929' href='#L2929'><pre>2929</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  SDLoc DL(In);</span></pre></td></tr><tr><td class='line-number'><a name='L2930' href='#L2930'><pre>2930</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Clamp = CurDAG-&gt;getTargetConstant(0, DL, MVT::i1);</span></pre></td></tr><tr><td class='line-number'><a name='L2931' href='#L2931'><pre>2931</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Omod = CurDAG-&gt;getTargetConstant(0, DL, MVT::i1);</span></pre></td></tr><tr><td class='line-number'><a name='L2932' href='#L2932'><pre>2932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2933' href='#L2933'><pre>2933</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return true;</span></pre></td></tr><tr><td class='line-number'><a name='L2934' href='#L2934'><pre>2934</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L2935' href='#L2935'><pre>2935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2936' href='#L2936'><pre>2936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3PMods(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L2937' href='#L2937'><pre>2937</pre></a></td><td class='covered-line'><pre>6.23k</pre></td><td class='code'><pre>                                         SDValue &amp;SrcMods, bool IsDOT) const {</pre></td></tr><tr><td class='line-number'><a name='L2938' href='#L2938'><pre>2938</pre></a></td><td class='covered-line'><pre>6.23k</pre></td><td class='code'><pre>  unsigned Mods = SISrcMods::NONE;</pre></td></tr><tr><td class='line-number'><a name='L2939' href='#L2939'><pre>2939</pre></a></td><td class='covered-line'><pre>6.23k</pre></td><td class='code'><pre>  Src = In;</pre></td></tr><tr><td class='line-number'><a name='L2940' href='#L2940'><pre>2940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2941' href='#L2941'><pre>2941</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Handle G_FSUB 0 as fneg</pre></td></tr><tr><td class='line-number'><a name='L2942' href='#L2942'><pre>2942</pre></a></td><td class='covered-line'><pre>6.23k</pre></td><td class='code'><pre>  if (Src.getOpcode() == ISD::FNEG) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2942' href='#L2942'><span>2942:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117</span>, <span class='None'>False</span>: <span class='covered-line'>6.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2943' href='#L2943'><pre>2943</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>    Mods ^= (SISrcMods::NEG | SISrcMods::NEG_HI);</pre></td></tr><tr><td class='line-number'><a name='L2944' href='#L2944'><pre>2944</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>    Src = Src.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2945' href='#L2945'><pre>2945</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2946' href='#L2946'><pre>2946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2947' href='#L2947'><pre>2947</pre></a></td><td class='covered-line'><pre>6.23k</pre></td><td class='code'><pre>  if (Src.getOpcode() == ISD::BUILD_VECTOR &amp;&amp; <div class='tooltip'>Src.getNumOperands() == 2<span class='tooltip-content'>2.03k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2947' href='#L2947'><span>2947:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.03k</span>, <span class='None'>False</span>: <span class='covered-line'>4.19k</span>]
  Branch (<span class='line-number'><a name='L2947' href='#L2947'><span>2947:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.01k</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2948' href='#L2948'><pre>2948</pre></a></td><td class='covered-line'><pre>6.23k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>2.01k</span></div><div class='tooltip'>!IsDOT<span class='tooltip-content'>2.01k</span></div> || <div class='tooltip'>!Subtarget-&gt;hasDOTOpSelHazard()<span class='tooltip-content'>8</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2948' href='#L2948'><span>2948:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.01k</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L2948' href='#L2948'><span>2948:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2947'><span>2947:7</span></a></span>) to (<span class='line-number'><a href='#L2947'><span>2948:50</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (2947:7)
     Condition C2 --> (2947:47)
     Condition C3 --> (2948:8)
     Condition C4 --> (2948:18)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  F  = F      }
  4 { T,  T,  T,  -  = T      }
  5 { T,  T,  F,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2949' href='#L2949'><pre>2949</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    unsigned VecMods = Mods;</pre></td></tr><tr><td class='line-number'><a name='L2950' href='#L2950'><pre>2950</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2951' href='#L2951'><pre>2951</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    SDValue Lo = stripBitcast(Src.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L2952' href='#L2952'><pre>2952</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    SDValue Hi = stripBitcast(Src.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L2953' href='#L2953'><pre>2953</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2954' href='#L2954'><pre>2954</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    if (Lo.getOpcode() == ISD::FNEG) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2954' href='#L2954'><span>2954:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>1.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2955' href='#L2955'><pre>2955</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      Lo = stripBitcast(Lo.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L2956' href='#L2956'><pre>2956</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      Mods ^= SISrcMods::NEG;</pre></td></tr><tr><td class='line-number'><a name='L2957' href='#L2957'><pre>2957</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2958' href='#L2958'><pre>2958</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2959' href='#L2959'><pre>2959</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    if (Hi.getOpcode() == ISD::FNEG) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2959' href='#L2959'><span>2959:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>1.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2960' href='#L2960'><pre>2960</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      Hi = stripBitcast(Hi.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L2961' href='#L2961'><pre>2961</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      Mods ^= SISrcMods::NEG_HI;</pre></td></tr><tr><td class='line-number'><a name='L2962' href='#L2962'><pre>2962</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2963' href='#L2963'><pre>2963</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2964' href='#L2964'><pre>2964</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    if (isExtractHiElt(Lo, Lo))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2964' href='#L2964'><span>2964:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>1.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2965' href='#L2965'><pre>2965</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>      Mods |= SISrcMods::OP_SEL_0;</pre></td></tr><tr><td class='line-number'><a name='L2966' href='#L2966'><pre>2966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2967' href='#L2967'><pre>2967</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    if (isExtractHiElt(Hi, Hi))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2967' href='#L2967'><span>2967:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>276</span>, <span class='None'>False</span>: <span class='covered-line'>1.74k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2968' href='#L2968'><pre>2968</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>      Mods |= SISrcMods::OP_SEL_1;</pre></td></tr><tr><td class='line-number'><a name='L2969' href='#L2969'><pre>2969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2970' href='#L2970'><pre>2970</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    unsigned VecSize = Src.getValueSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L2971' href='#L2971'><pre>2971</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    Lo = stripExtractLoElt(Lo);</pre></td></tr><tr><td class='line-number'><a name='L2972' href='#L2972'><pre>2972</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    Hi = stripExtractLoElt(Hi);</pre></td></tr><tr><td class='line-number'><a name='L2973' href='#L2973'><pre>2973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2974' href='#L2974'><pre>2974</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    if (Lo.getValueSizeInBits() &gt; VecSize) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2974' href='#L2974'><span>2974:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>257</span>, <span class='None'>False</span>: <span class='covered-line'>1.75k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2975' href='#L2975'><pre>2975</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>      Lo = CurDAG-&gt;getTargetExtractSubreg(</pre></td></tr><tr><td class='line-number'><a name='L2976' href='#L2976'><pre>2976</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>        (VecSize &gt; 32) ? <div class='tooltip'>AMDGPU::sub0_sub1<span class='tooltip-content'>253</span></div> : <div class='tooltip'>AMDGPU::sub0<span class='tooltip-content'>4</span></div>, SDLoc(In),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2976' href='#L2976'><span>2976:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>253</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2977' href='#L2977'><pre>2977</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>        MVT::getIntegerVT(VecSize), Lo);</pre></td></tr><tr><td class='line-number'><a name='L2978' href='#L2978'><pre>2978</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2979' href='#L2979'><pre>2979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2980' href='#L2980'><pre>2980</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    if (Hi.getValueSizeInBits() &gt; VecSize) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2980' href='#L2980'><span>2980:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>256</span>, <span class='None'>False</span>: <span class='covered-line'>1.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2981' href='#L2981'><pre>2981</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>      Hi = CurDAG-&gt;getTargetExtractSubreg(</pre></td></tr><tr><td class='line-number'><a name='L2982' href='#L2982'><pre>2982</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>        (VecSize &gt; 32) ? <div class='tooltip'>AMDGPU::sub0_sub1<span class='tooltip-content'>253</span></div> : <div class='tooltip'>AMDGPU::sub0<span class='tooltip-content'>3</span></div>, SDLoc(In),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2982' href='#L2982'><span>2982:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>253</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2983' href='#L2983'><pre>2983</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>        MVT::getIntegerVT(VecSize), Hi);</pre></td></tr><tr><td class='line-number'><a name='L2984' href='#L2984'><pre>2984</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2985' href='#L2985'><pre>2985</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2986' href='#L2986'><pre>2986</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    assert(Lo.getValueSizeInBits() &lt;= VecSize &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2987' href='#L2987'><pre>2987</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>           Hi.getValueSizeInBits() &lt;= VecSize);</pre></td></tr><tr><td class='line-number'><a name='L2988' href='#L2988'><pre>2988</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2989' href='#L2989'><pre>2989</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    if (Lo == Hi &amp;&amp; <div class='tooltip'>!isInlineImmediate(Lo.getNode())<span class='tooltip-content'>973</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2989' href='#L2989'><span>2989:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>973</span>, <span class='None'>False</span>: <span class='covered-line'>1.04k</span>]
  Branch (<span class='line-number'><a name='L2989' href='#L2989'><span>2989:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>452</span>, <span class='None'>False</span>: <span class='covered-line'>521</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2989'><span>2989:9</span></a></span>) to (<span class='line-number'><a href='#L2989'><span>2989:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2989:9)
     Condition C2 --> (2989:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2990' href='#L2990'><pre>2990</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Really a scalar input. Just select from the low half of the register to</pre></td></tr><tr><td class='line-number'><a name='L2991' href='#L2991'><pre>2991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // avoid packing.</pre></td></tr><tr><td class='line-number'><a name='L2992' href='#L2992'><pre>2992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2993' href='#L2993'><pre>2993</pre></a></td><td class='covered-line'><pre>452</pre></td><td class='code'><pre>      if (VecSize == 32 || <div class='tooltip'>VecSize == Lo.getValueSizeInBits()<span class='tooltip-content'>291</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2993' href='#L2993'><span>2993:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>422</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
  Branch (<span class='line-number'><a name='L2993' href='#L2993'><span>2993:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>161</span>, <span class='None'>False</span>: <span class='covered-line'>291</span>]
  Branch (<span class='line-number'><a name='L2993' href='#L2993'><span>2993:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>261</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2993'><span>2993:11</span></a></span>) to (<span class='line-number'><a href='#L2993'><span>2993:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2993:11)
     Condition C2 --> (2993:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2994' href='#L2994'><pre>2994</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>        Src = Lo;</pre></td></tr><tr><td class='line-number'><a name='L2995' href='#L2995'><pre>2995</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L2996' href='#L2996'><pre>2996</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>        assert(Lo.getValueSizeInBits() == 32 &amp;&amp; VecSize == 64);</pre></td></tr><tr><td class='line-number'><a name='L2997' href='#L2997'><pre>2997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2998' href='#L2998'><pre>2998</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>        SDLoc SL(In);</pre></td></tr><tr><td class='line-number'><a name='L2999' href='#L2999'><pre>2999</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>        SDValue Undef = SDValue(</pre></td></tr><tr><td class='line-number'><a name='L3000' href='#L3000'><pre>3000</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>          CurDAG-&gt;getMachineNode(TargetOpcode::IMPLICIT_DEF, SL,</pre></td></tr><tr><td class='line-number'><a name='L3001' href='#L3001'><pre>3001</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>                                 Lo.getValueType()), 0);</pre></td></tr><tr><td class='line-number'><a name='L3002' href='#L3002'><pre>3002</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>        auto RC = Lo-&gt;isDivergent() ? <div class='tooltip'>AMDGPU::VReg_64RegClassID<span class='tooltip-content'>8</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3002' href='#L3002'><span>3002:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3003' href='#L3003'><pre>3003</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>                                    : <div class='tooltip'>AMDGPU::SReg_64RegClassID<span class='tooltip-content'>22</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L3004' href='#L3004'><pre>3004</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>        const SDValue Ops[] = {</pre></td></tr><tr><td class='line-number'><a name='L3005' href='#L3005'><pre>3005</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>          CurDAG-&gt;getTargetConstant(RC, SL, MVT::i32),</pre></td></tr><tr><td class='line-number'><a name='L3006' href='#L3006'><pre>3006</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>          Lo, CurDAG-&gt;getTargetConstant(AMDGPU::sub0, SL, MVT::i32),</pre></td></tr><tr><td class='line-number'><a name='L3007' href='#L3007'><pre>3007</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>          Undef, CurDAG-&gt;getTargetConstant(AMDGPU::sub1, SL, MVT::i32) };</pre></td></tr><tr><td class='line-number'><a name='L3008' href='#L3008'><pre>3008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3009' href='#L3009'><pre>3009</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>        Src = SDValue(CurDAG-&gt;getMachineNode(TargetOpcode::REG_SEQUENCE, SL,</pre></td></tr><tr><td class='line-number'><a name='L3010' href='#L3010'><pre>3010</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>                                             Src.getValueType(), Ops), 0);</pre></td></tr><tr><td class='line-number'><a name='L3011' href='#L3011'><pre>3011</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L3012' href='#L3012'><pre>3012</pre></a></td><td class='covered-line'><pre>452</pre></td><td class='code'><pre>      SrcMods = CurDAG-&gt;getTargetConstant(Mods, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3013' href='#L3013'><pre>3013</pre></a></td><td class='covered-line'><pre>452</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L3014' href='#L3014'><pre>3014</pre></a></td><td class='covered-line'><pre>452</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3015' href='#L3015'><pre>3015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3016' href='#L3016'><pre>3016</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    if (VecSize == 64 &amp;&amp; <div class='tooltip'>Lo == Hi<span class='tooltip-content'>490</span></div> &amp;&amp; <div class='tooltip'>isa&lt;ConstantFPSDNode&gt;(Lo)<span class='tooltip-content'>13</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3016' href='#L3016'><span>3016:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>490</span>, <span class='None'>False</span>: <span class='covered-line'>1.07k</span>]
  Branch (<span class='line-number'><a name='L3016' href='#L3016'><span>3016:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>477</span>]
  Branch (<span class='line-number'><a name='L3016' href='#L3016'><span>3016:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3016'><span>3016:9</span></a></span>) to (<span class='line-number'><a href='#L3016'><span>3016:63</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (3016:9)
     Condition C2 --> (3016:26)
     Condition C3 --> (3016:38)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L3017' href='#L3017'><pre>3017</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      uint64_t Lit = cast&lt;ConstantFPSDNode&gt;(Lo)-&gt;getValueAPF()</pre></td></tr><tr><td class='line-number'><a name='L3018' href='#L3018'><pre>3018</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>                      .bitcastToAPInt().getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L3019' href='#L3019'><pre>3019</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      if (AMDGPU::isInlinableLiteral32(Lit, Subtarget-&gt;hasInv2PiInlineImm())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3019' href='#L3019'><span>3019:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3020' href='#L3020'><pre>3020</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        Src = CurDAG-&gt;getTargetConstant(Lit, SDLoc(In), MVT::i64);</pre></td></tr><tr><td class='line-number'><a name='L3021' href='#L3021'><pre>3021</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        SrcMods = CurDAG-&gt;getTargetConstant(Mods, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3022' href='#L3022'><pre>3022</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L3023' href='#L3023'><pre>3023</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L3024' href='#L3024'><pre>3024</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3025' href='#L3025'><pre>3025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3026' href='#L3026'><pre>3026</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>    Mods = VecMods;</pre></td></tr><tr><td class='line-number'><a name='L3027' href='#L3027'><pre>3027</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3028' href='#L3028'><pre>3028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3029' href='#L3029'><pre>3029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Packed instructions do not have abs modifiers.</pre></td></tr><tr><td class='line-number'><a name='L3030' href='#L3030'><pre>3030</pre></a></td><td class='covered-line'><pre>5.76k</pre></td><td class='code'><pre>  Mods |= SISrcMods::OP_SEL_1;</pre></td></tr><tr><td class='line-number'><a name='L3031' href='#L3031'><pre>3031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3032' href='#L3032'><pre>3032</pre></a></td><td class='covered-line'><pre>5.76k</pre></td><td class='code'><pre>  SrcMods = CurDAG-&gt;getTargetConstant(Mods, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3033' href='#L3033'><pre>3033</pre></a></td><td class='covered-line'><pre>5.76k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3034' href='#L3034'><pre>3034</pre></a></td><td class='covered-line'><pre>6.23k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3035' href='#L3035'><pre>3035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3036' href='#L3036'><pre>3036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3PModsDOT(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L3037' href='#L3037'><pre>3037</pre></a></td><td class='covered-line'><pre>627</pre></td><td class='code'><pre>                                            SDValue &amp;SrcMods) const {</pre></td></tr><tr><td class='line-number'><a name='L3038' href='#L3038'><pre>3038</pre></a></td><td class='covered-line'><pre>627</pre></td><td class='code'><pre>  return SelectVOP3PMods(In, Src, SrcMods, true);</pre></td></tr><tr><td class='line-number'><a name='L3039' href='#L3039'><pre>3039</pre></a></td><td class='covered-line'><pre>627</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3040' href='#L3040'><pre>3040</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3041' href='#L3041'><pre>3041</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3PModsNeg(SDValue In, SDValue &amp;Src) const {</pre></td></tr><tr><td class='line-number'><a name='L3042' href='#L3042'><pre>3042</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>  const ConstantSDNode *C = cast&lt;ConstantSDNode&gt;(In);</pre></td></tr><tr><td class='line-number'><a name='L3043' href='#L3043'><pre>3043</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Literal i1 value set in intrinsic, represents SrcMods for the next operand.</pre></td></tr><tr><td class='line-number'><a name='L3044' href='#L3044'><pre>3044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 1 promotes packed values to signed, 0 treats them as unsigned.</pre></td></tr><tr><td class='line-number'><a name='L3045' href='#L3045'><pre>3045</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>  assert(C-&gt;getAPIntValue().getBitWidth() == 1 &amp;&amp; &quot;expected i1 value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L3046' href='#L3046'><pre>3046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3047' href='#L3047'><pre>3047</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>  unsigned Mods = SISrcMods::OP_SEL_1;</pre></td></tr><tr><td class='line-number'><a name='L3048' href='#L3048'><pre>3048</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>  unsigned SrcSign = C-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L3049' href='#L3049'><pre>3049</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>  if (SrcSign == 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3049' href='#L3049'><span>3049:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>136</span>, <span class='None'>False</span>: <span class='covered-line'>232</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3050' href='#L3050'><pre>3050</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>    Mods ^= SISrcMods::NEG;</pre></td></tr><tr><td class='line-number'><a name='L3051' href='#L3051'><pre>3051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3052' href='#L3052'><pre>3052</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>  Src = CurDAG-&gt;getTargetConstant(Mods, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3053' href='#L3053'><pre>3053</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3054' href='#L3054'><pre>3054</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3055' href='#L3055'><pre>3055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3056' href='#L3056'><pre>3056</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectWMMAOpSelVOP3PMods(SDValue In,</pre></td></tr><tr><td class='line-number'><a name='L3057' href='#L3057'><pre>3057</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>                                                  SDValue &amp;Src) const {</pre></td></tr><tr><td class='line-number'><a name='L3058' href='#L3058'><pre>3058</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  const ConstantSDNode *C = cast&lt;ConstantSDNode&gt;(In);</pre></td></tr><tr><td class='line-number'><a name='L3059' href='#L3059'><pre>3059</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  assert(C-&gt;getAPIntValue().getBitWidth() == 1 &amp;&amp; &quot;expected i1 value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L3060' href='#L3060'><pre>3060</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3061' href='#L3061'><pre>3061</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  unsigned Mods = SISrcMods::OP_SEL_1;</pre></td></tr><tr><td class='line-number'><a name='L3062' href='#L3062'><pre>3062</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  unsigned SrcVal = C-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L3063' href='#L3063'><pre>3063</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  if (SrcVal == 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3063' href='#L3063'><span>3063:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3064' href='#L3064'><pre>3064</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    Mods |= SISrcMods::OP_SEL_0;</pre></td></tr><tr><td class='line-number'><a name='L3065' href='#L3065'><pre>3065</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3066' href='#L3066'><pre>3066</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  Src = CurDAG-&gt;getTargetConstant(Mods, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3067' href='#L3067'><pre>3067</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3068' href='#L3068'><pre>3068</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3069' href='#L3069'><pre>3069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3070' href='#L3070'><pre>3070</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MachineSDNode *buildRegSequence32(SmallVectorImpl&lt;SDValue&gt; &amp;Elts,</pre></td></tr><tr><td class='line-number'><a name='L3071' href='#L3071'><pre>3071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         llvm::SelectionDAG *CurDAG,</pre></td></tr><tr><td class='line-number'><a name='L3072' href='#L3072'><pre>3072</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>                                         const SDLoc &amp;DL) {</pre></td></tr><tr><td class='line-number'><a name='L3073' href='#L3073'><pre>3073</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  unsigned DstRegClass;</pre></td></tr><tr><td class='line-number'><a name='L3074' href='#L3074'><pre>3074</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  EVT DstTy;</pre></td></tr><tr><td class='line-number'><a name='L3075' href='#L3075'><pre>3075</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  switch (Elts.size()) {</pre></td></tr><tr><td class='line-number'><a name='L3076' href='#L3076'><pre>3076</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case 8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3076' href='#L3076'><span>3076:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3077' href='#L3077'><pre>3077</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    DstRegClass = AMDGPU::VReg_256RegClassID;</pre></td></tr><tr><td class='line-number'><a name='L3078' href='#L3078'><pre>3078</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    DstTy = MVT::v8i32;</pre></td></tr><tr><td class='line-number'><a name='L3079' href='#L3079'><pre>3079</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L3080' href='#L3080'><pre>3080</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  case 4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3080' href='#L3080'><span>3080:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3081' href='#L3081'><pre>3081</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    DstRegClass = AMDGPU::VReg_128RegClassID;</pre></td></tr><tr><td class='line-number'><a name='L3082' href='#L3082'><pre>3082</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    DstTy = MVT::v4i32;</pre></td></tr><tr><td class='line-number'><a name='L3083' href='#L3083'><pre>3083</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L3084' href='#L3084'><pre>3084</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case 2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3084' href='#L3084'><span>3084:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3085' href='#L3085'><pre>3085</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    DstRegClass = AMDGPU::VReg_64RegClassID;</pre></td></tr><tr><td class='line-number'><a name='L3086' href='#L3086'><pre>3086</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    DstTy = MVT::v2i32;</pre></td></tr><tr><td class='line-number'><a name='L3087' href='#L3087'><pre>3087</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L3088' href='#L3088'><pre>3088</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3088' href='#L3088'><span>3088:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3089' href='#L3089'><pre>3089</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span>(&quot;unhandled Reg sequence size&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L3090' href='#L3090'><pre>3090</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3091' href='#L3091'><pre>3091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3092' href='#L3092'><pre>3092</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  SmallVector&lt;SDValue, 17&gt; Ops;</pre></td></tr><tr><td class='line-number'><a name='L3093' href='#L3093'><pre>3093</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  Ops.push_back(CurDAG-&gt;getTargetConstant(DstRegClass, DL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L3094' href='#L3094'><pre>3094</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; Elts.size(); <div class='tooltip'>++i<span class='tooltip-content'>264</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3094' href='#L3094'><span>3094:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>264</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3095' href='#L3095'><pre>3095</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>    Ops.push_back(Elts[i]);</pre></td></tr><tr><td class='line-number'><a name='L3096' href='#L3096'><pre>3096</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>    Ops.push_back(CurDAG-&gt;getTargetConstant(</pre></td></tr><tr><td class='line-number'><a name='L3097' href='#L3097'><pre>3097</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>        SIRegisterInfo::getSubRegFromChannel(i), DL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L3098' href='#L3098'><pre>3098</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3099' href='#L3099'><pre>3099</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  return CurDAG-&gt;getMachineNode(TargetOpcode::REG_SEQUENCE, DL, DstTy, Ops);</pre></td></tr><tr><td class='line-number'><a name='L3100' href='#L3100'><pre>3100</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3101' href='#L3101'><pre>3101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3102' href='#L3102'><pre>3102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MachineSDNode *buildRegSequence16(SmallVectorImpl&lt;SDValue&gt; &amp;Elts,</pre></td></tr><tr><td class='line-number'><a name='L3103' href='#L3103'><pre>3103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         llvm::SelectionDAG *CurDAG,</pre></td></tr><tr><td class='line-number'><a name='L3104' href='#L3104'><pre>3104</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>                                         const SDLoc &amp;DL) {</pre></td></tr><tr><td class='line-number'><a name='L3105' href='#L3105'><pre>3105</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  SmallVector&lt;SDValue, 8&gt; PackedElts;</pre></td></tr><tr><td class='line-number'><a name='L3106' href='#L3106'><pre>3106</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  assert(&quot;unhandled Reg sequence size&quot; &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L3107' href='#L3107'><pre>3107</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>         (Elts.size() == 8 || Elts.size() == 16));</pre></td></tr><tr><td class='line-number'><a name='L3108' href='#L3108'><pre>3108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3109' href='#L3109'><pre>3109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Pack 16-bit elements in pairs into 32-bit register. If both elements are</pre></td></tr><tr><td class='line-number'><a name='L3110' href='#L3110'><pre>3110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // unpacked from 32-bit source use it, otherwise pack them using v_perm.</pre></td></tr><tr><td class='line-number'><a name='L3111' href='#L3111'><pre>3111</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned i = 0; <span class='tooltip-content'>16</span></div>i &lt; Elts.size(); <div class='tooltip'>i += 2<span class='tooltip-content'>72</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3111' href='#L3111'><span>3111:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3112' href='#L3112'><pre>3112</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    SDValue LoSrc = stripExtractLoElt(stripBitcast(Elts[i]));</pre></td></tr><tr><td class='line-number'><a name='L3113' href='#L3113'><pre>3113</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    SDValue HiSrc;</pre></td></tr><tr><td class='line-number'><a name='L3114' href='#L3114'><pre>3114</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    if (isExtractHiElt(Elts[i + 1], HiSrc) &amp;&amp; <div class='tooltip'>LoSrc == HiSrc<span class='tooltip-content'>68</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3114' href='#L3114'><span>3114:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L3114' href='#L3114'><span>3114:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3114'><span>3114:9</span></a></span>) to (<span class='line-number'><a href='#L3114'><span>3114:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3114:9)
     Condition C2 --> (3114:47)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3115' href='#L3115'><pre>3115</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>      PackedElts.push_back(HiSrc);</pre></td></tr><tr><td class='line-number'><a name='L3116' href='#L3116'><pre>3116</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L3117' href='#L3117'><pre>3117</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      SDValue PackLoLo = CurDAG-&gt;getTargetConstant(0x05040100, DL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3118' href='#L3118'><pre>3118</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      MachineSDNode *Packed =</pre></td></tr><tr><td class='line-number'><a name='L3119' href='#L3119'><pre>3119</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          CurDAG-&gt;getMachineNode(AMDGPU::V_PERM_B32_e64, DL, MVT::i32,</pre></td></tr><tr><td class='line-number'><a name='L3120' href='#L3120'><pre>3120</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                                 {Elts[i + 1], Elts[i], PackLoLo});</pre></td></tr><tr><td class='line-number'><a name='L3121' href='#L3121'><pre>3121</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      PackedElts.push_back(SDValue(Packed, 0));</pre></td></tr><tr><td class='line-number'><a name='L3122' href='#L3122'><pre>3122</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3123' href='#L3123'><pre>3123</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3124' href='#L3124'><pre>3124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3125' href='#L3125'><pre>3125</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  return buildRegSequence32(PackedElts, CurDAG, DL);</pre></td></tr><tr><td class='line-number'><a name='L3126' href='#L3126'><pre>3126</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3127' href='#L3127'><pre>3127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3128' href='#L3128'><pre>3128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MachineSDNode *buildRegSequence(SmallVectorImpl&lt;SDValue&gt; &amp;Elts,</pre></td></tr><tr><td class='line-number'><a name='L3129' href='#L3129'><pre>3129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       llvm::SelectionDAG *CurDAG,</pre></td></tr><tr><td class='line-number'><a name='L3130' href='#L3130'><pre>3130</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>                                       const SDLoc &amp;DL, unsigned ElementSize) {</pre></td></tr><tr><td class='line-number'><a name='L3131' href='#L3131'><pre>3131</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  if (ElementSize == 16)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3131' href='#L3131'><span>3131:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3132' href='#L3132'><pre>3132</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return buildRegSequence16(Elts, CurDAG, DL);</pre></td></tr><tr><td class='line-number'><a name='L3133' href='#L3133'><pre>3133</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  if (ElementSize == 32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3133' href='#L3133'><span>3133:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3134' href='#L3134'><pre>3134</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    return buildRegSequence32(Elts, CurDAG, DL);</pre></td></tr><tr><td class='line-number'><a name='L3135' href='#L3135'><pre>3135</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unhandled element size&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L3136' href='#L3136'><pre>3136</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L3137' href='#L3137'><pre>3137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3138' href='#L3138'><pre>3138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void selectWMMAModsNegAbs(unsigned ModOpcode, unsigned &amp;Mods,</pre></td></tr><tr><td class='line-number'><a name='L3139' href='#L3139'><pre>3139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 SmallVectorImpl&lt;SDValue&gt; &amp;Elts, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L3140' href='#L3140'><pre>3140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 llvm::SelectionDAG *CurDAG, const SDLoc &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L3141' href='#L3141'><pre>3141</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>                                 unsigned ElementSize) {</pre></td></tr><tr><td class='line-number'><a name='L3142' href='#L3142'><pre>3142</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  if (ModOpcode == ISD::FNEG) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3142' href='#L3142'><span>3142:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3143' href='#L3143'><pre>3143</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    Mods |= SISrcMods::NEG;</pre></td></tr><tr><td class='line-number'><a name='L3144' href='#L3144'><pre>3144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check if all elements also have abs modifier</pre></td></tr><tr><td class='line-number'><a name='L3145' href='#L3145'><pre>3145</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    SmallVector&lt;SDValue, 8&gt; NegAbsElts;</pre></td></tr><tr><td class='line-number'><a name='L3146' href='#L3146'><pre>3146</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    for (auto El : Elts) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3146' href='#L3146'><span>3146:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3147' href='#L3147'><pre>3147</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      if (El.getOpcode() != ISD::FABS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3147' href='#L3147'><span>3147:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3148' href='#L3148'><pre>3148</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L3149' href='#L3149'><pre>3149</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      NegAbsElts.push_back(El-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L3150' href='#L3150'><pre>3150</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3151' href='#L3151'><pre>3151</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    if (Elts.size() != NegAbsElts.size()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3151' href='#L3151'><span>3151:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3152' href='#L3152'><pre>3152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Neg</pre></td></tr><tr><td class='line-number'><a name='L3153' href='#L3153'><pre>3153</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      Src = SDValue(buildRegSequence(Elts, CurDAG, DL, ElementSize), 0);</pre></td></tr><tr><td class='line-number'><a name='L3154' href='#L3154'><pre>3154</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L3155' href='#L3155'><pre>3155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Neg and Abs</pre></td></tr><tr><td class='line-number'><a name='L3156' href='#L3156'><pre>3156</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Mods |= SISrcMods::NEG_HI;</pre></td></tr><tr><td class='line-number'><a name='L3157' href='#L3157'><pre>3157</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Src = SDValue(buildRegSequence(NegAbsElts, CurDAG, DL, ElementSize), 0);</pre></td></tr><tr><td class='line-number'><a name='L3158' href='#L3158'><pre>3158</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3159' href='#L3159'><pre>3159</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L3160' href='#L3160'><pre>3160</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    assert(ModOpcode == ISD::FABS);</pre></td></tr><tr><td class='line-number'><a name='L3161' href='#L3161'><pre>3161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Abs</pre></td></tr><tr><td class='line-number'><a name='L3162' href='#L3162'><pre>3162</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    Mods |= SISrcMods::NEG_HI;</pre></td></tr><tr><td class='line-number'><a name='L3163' href='#L3163'><pre>3163</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    Src = SDValue(buildRegSequence(Elts, CurDAG, DL, ElementSize), 0);</pre></td></tr><tr><td class='line-number'><a name='L3164' href='#L3164'><pre>3164</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3165' href='#L3165'><pre>3165</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3166' href='#L3166'><pre>3166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3167' href='#L3167'><pre>3167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Check all f16 elements for modifiers while looking through b32 and v2b16</pre></td></tr><tr><td class='line-number'><a name='L3168' href='#L3168'><pre>3168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// build vector, stop if element does not satisfy ModifierCheck.</pre></td></tr><tr><td class='line-number'><a name='L3169' href='#L3169'><pre>3169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void</pre></td></tr><tr><td class='line-number'><a name='L3170' href='#L3170'><pre>3170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>checkWMMAElementsModifiersF16(BuildVectorSDNode *BV,</pre></td></tr><tr><td class='line-number'><a name='L3171' href='#L3171'><pre>3171</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>                              std::function&lt;bool(SDValue)&gt; ModifierCheck) {</pre></td></tr><tr><td class='line-number'><a name='L3172' href='#L3172'><pre>3172</pre></a></td><td class='covered-line'><pre>816</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; BV-&gt;getNumOperands(); <div class='tooltip'>++i<span class='tooltip-content'>652</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3172' href='#L3172'><span>3172:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>652</span>, <span class='None'>False</span>: <span class='covered-line'>164</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3173' href='#L3173'><pre>3173</pre></a></td><td class='covered-line'><pre>652</pre></td><td class='code'><pre>    if (auto *F16Pair =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3173' href='#L3173'><span>3173:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78</span>, <span class='None'>False</span>: <span class='covered-line'>574</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3174' href='#L3174'><pre>3174</pre></a></td><td class='covered-line'><pre>652</pre></td><td class='code'><pre>            dyn_cast&lt;BuildVectorSDNode&gt;(stripBitcast(BV-&gt;getOperand(i)))) {</pre></td></tr><tr><td class='line-number'><a name='L3175' href='#L3175'><pre>3175</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>      for (unsigned i = 0; i &lt; F16Pair-&gt;getNumOperands(); <div class='tooltip'>++i<span class='tooltip-content'>144</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3175' href='#L3175'><span>3175:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3176' href='#L3176'><pre>3176</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>        SDValue ElF16 = stripBitcast(F16Pair-&gt;getOperand(i));</pre></td></tr><tr><td class='line-number'><a name='L3177' href='#L3177'><pre>3177</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>        if (!ModifierCheck(ElF16))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3177' href='#L3177'><span>3177:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3178' href='#L3178'><pre>3178</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L3179' href='#L3179'><pre>3179</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L3180' href='#L3180'><pre>3180</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3181' href='#L3181'><pre>3181</pre></a></td><td class='covered-line'><pre>652</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3182' href='#L3182'><pre>3182</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3183' href='#L3183'><pre>3183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3184' href='#L3184'><pre>3184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectWMMAModsF16Neg(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L3185' href='#L3185'><pre>3185</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>                                              SDValue &amp;SrcMods) const {</pre></td></tr><tr><td class='line-number'><a name='L3186' href='#L3186'><pre>3186</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>  Src = In;</pre></td></tr><tr><td class='line-number'><a name='L3187' href='#L3187'><pre>3187</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>  unsigned Mods = SISrcMods::OP_SEL_1;</pre></td></tr><tr><td class='line-number'><a name='L3188' href='#L3188'><pre>3188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3189' href='#L3189'><pre>3189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // mods are on f16 elements</pre></td></tr><tr><td class='line-number'><a name='L3190' href='#L3190'><pre>3190</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>  if (auto *BV = dyn_cast&lt;BuildVectorSDNode&gt;(stripBitcast(In))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3190' href='#L3190'><span>3190:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>148</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3191' href='#L3191'><pre>3191</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>    SmallVector&lt;SDValue, 8&gt; EltsF16;</pre></td></tr><tr><td class='line-number'><a name='L3192' href='#L3192'><pre>3192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3193' href='#L3193'><pre>3193</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>    checkWMMAElementsModifiersF16(BV, [&amp;](SDValue Element) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L3194' href='#L3194'><pre>3194</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>      if (Element.getOpcode() != ISD::FNEG)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3194' href='#L3194'><span>3194:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>112</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3195' href='#L3195'><pre>3195</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L3196' href='#L3196'><pre>3196</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>      EltsF16.push_back(Element.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L3197' href='#L3197'><pre>3197</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L3198' href='#L3198'><pre>3198</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>    });</pre></td></tr><tr><td class='line-number'><a name='L3199' href='#L3199'><pre>3199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3200' href='#L3200'><pre>3200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All elements have neg modifier</pre></td></tr><tr><td class='line-number'><a name='L3201' href='#L3201'><pre>3201</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>    if (BV-&gt;getNumOperands() * 2 == EltsF16.size()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3201' href='#L3201'><span>3201:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3202' href='#L3202'><pre>3202</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Src = SDValue(buildRegSequence16(EltsF16, CurDAG, SDLoc(In)), 0);</pre></td></tr><tr><td class='line-number'><a name='L3203' href='#L3203'><pre>3203</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Mods |= SISrcMods::NEG;</pre></td></tr><tr><td class='line-number'><a name='L3204' href='#L3204'><pre>3204</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Mods |= SISrcMods::NEG_HI;</pre></td></tr><tr><td class='line-number'><a name='L3205' href='#L3205'><pre>3205</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3206' href='#L3206'><pre>3206</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3207' href='#L3207'><pre>3207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3208' href='#L3208'><pre>3208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // mods are on v2f16 elements</pre></td></tr><tr><td class='line-number'><a name='L3209' href='#L3209'><pre>3209</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>  if (auto *BV = dyn_cast&lt;BuildVectorSDNode&gt;(stripBitcast(In))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3209' href='#L3209'><span>3209:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>148</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3210' href='#L3210'><pre>3210</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>    SmallVector&lt;SDValue, 8&gt; EltsV2F16;</pre></td></tr><tr><td class='line-number'><a name='L3211' href='#L3211'><pre>3211</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>    for (unsigned i = 0; i &lt; BV-&gt;getNumOperands(); <div class='tooltip'>++i<span class='tooltip-content'>16</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3211' href='#L3211'><span>3211:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3212' href='#L3212'><pre>3212</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>      SDValue ElV2f16 = stripBitcast(BV-&gt;getOperand(i));</pre></td></tr><tr><td class='line-number'><a name='L3213' href='#L3213'><pre>3213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Based on first element decide which mod we match, neg or abs</pre></td></tr><tr><td class='line-number'><a name='L3214' href='#L3214'><pre>3214</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>      if (ElV2f16.getOpcode() != ISD::FNEG)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3214' href='#L3214'><span>3214:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3215' href='#L3215'><pre>3215</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L3216' href='#L3216'><pre>3216</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      EltsV2F16.push_back(ElV2f16.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L3217' href='#L3217'><pre>3217</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3218' href='#L3218'><pre>3218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3219' href='#L3219'><pre>3219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All pairs of elements have neg modifier</pre></td></tr><tr><td class='line-number'><a name='L3220' href='#L3220'><pre>3220</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>    if (BV-&gt;getNumOperands() == EltsV2F16.size()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3220' href='#L3220'><span>3220:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>140</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3221' href='#L3221'><pre>3221</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      Src = SDValue(buildRegSequence32(EltsV2F16, CurDAG, SDLoc(In)), 0);</pre></td></tr><tr><td class='line-number'><a name='L3222' href='#L3222'><pre>3222</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      Mods |= SISrcMods::NEG;</pre></td></tr><tr><td class='line-number'><a name='L3223' href='#L3223'><pre>3223</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      Mods |= SISrcMods::NEG_HI;</pre></td></tr><tr><td class='line-number'><a name='L3224' href='#L3224'><pre>3224</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3225' href='#L3225'><pre>3225</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3226' href='#L3226'><pre>3226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3227' href='#L3227'><pre>3227</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>  SrcMods = CurDAG-&gt;getTargetConstant(Mods, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3228' href='#L3228'><pre>3228</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3229' href='#L3229'><pre>3229</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3230' href='#L3230'><pre>3230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3231' href='#L3231'><pre>3231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectWMMAModsF16NegAbs(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L3232' href='#L3232'><pre>3232</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>                                                 SDValue &amp;SrcMods) const {</pre></td></tr><tr><td class='line-number'><a name='L3233' href='#L3233'><pre>3233</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  Src = In;</pre></td></tr><tr><td class='line-number'><a name='L3234' href='#L3234'><pre>3234</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  unsigned Mods = SISrcMods::OP_SEL_1;</pre></td></tr><tr><td class='line-number'><a name='L3235' href='#L3235'><pre>3235</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  unsigned ModOpcode;</pre></td></tr><tr><td class='line-number'><a name='L3236' href='#L3236'><pre>3236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3237' href='#L3237'><pre>3237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // mods are on f16 elements</pre></td></tr><tr><td class='line-number'><a name='L3238' href='#L3238'><pre>3238</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  if (auto *BV = dyn_cast&lt;BuildVectorSDNode&gt;(stripBitcast(In))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3238' href='#L3238'><span>3238:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3239' href='#L3239'><pre>3239</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    SmallVector&lt;SDValue, 8&gt; EltsF16;</pre></td></tr><tr><td class='line-number'><a name='L3240' href='#L3240'><pre>3240</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    checkWMMAElementsModifiersF16(BV, [&amp;](SDValue ElF16) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L3241' href='#L3241'><pre>3241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Based on first element decide which mod we match, neg or abs</pre></td></tr><tr><td class='line-number'><a name='L3242' href='#L3242'><pre>3242</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>      if (EltsF16.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3242' href='#L3242'><span>3242:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3243' href='#L3243'><pre>3243</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        ModOpcode = (ElF16.getOpcode() == ISD::FNEG) ? <div class='tooltip'>ISD::FNEG<span class='tooltip-content'>3</span></div> : <div class='tooltip'>ISD::FABS<span class='tooltip-content'>7</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3243' href='#L3243'><span>3243:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3244' href='#L3244'><pre>3244</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>      if (ElF16.getOpcode() != ModOpcode)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3244' href='#L3244'><span>3244:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3245' href='#L3245'><pre>3245</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L3246' href='#L3246'><pre>3246</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      EltsF16.push_back(ElF16.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L3247' href='#L3247'><pre>3247</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L3248' href='#L3248'><pre>3248</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    });</pre></td></tr><tr><td class='line-number'><a name='L3249' href='#L3249'><pre>3249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3250' href='#L3250'><pre>3250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All elements have ModOpcode modifier</pre></td></tr><tr><td class='line-number'><a name='L3251' href='#L3251'><pre>3251</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    if (BV-&gt;getNumOperands() * 2 == EltsF16.size())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3251' href='#L3251'><span>3251:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3252' href='#L3252'><pre>3252</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      selectWMMAModsNegAbs(ModOpcode, Mods, EltsF16, Src, CurDAG, SDLoc(In),</pre></td></tr><tr><td class='line-number'><a name='L3253' href='#L3253'><pre>3253</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                           16);</pre></td></tr><tr><td class='line-number'><a name='L3254' href='#L3254'><pre>3254</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3255' href='#L3255'><pre>3255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3256' href='#L3256'><pre>3256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // mods are on v2f16 elements</pre></td></tr><tr><td class='line-number'><a name='L3257' href='#L3257'><pre>3257</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  if (auto *BV = dyn_cast&lt;BuildVectorSDNode&gt;(stripBitcast(In))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3257' href='#L3257'><span>3257:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3258' href='#L3258'><pre>3258</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    SmallVector&lt;SDValue, 8&gt; EltsV2F16;</pre></td></tr><tr><td class='line-number'><a name='L3259' href='#L3259'><pre>3259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3260' href='#L3260'><pre>3260</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    for (unsigned i = 0; i &lt; BV-&gt;getNumOperands(); <div class='tooltip'>++i<span class='tooltip-content'>8</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3260' href='#L3260'><span>3260:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3261' href='#L3261'><pre>3261</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      SDValue ElV2f16 = stripBitcast(BV-&gt;getOperand(i));</pre></td></tr><tr><td class='line-number'><a name='L3262' href='#L3262'><pre>3262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Based on first element decide which mod we match, neg or abs</pre></td></tr><tr><td class='line-number'><a name='L3263' href='#L3263'><pre>3263</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      if (EltsV2F16.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3263' href='#L3263'><span>3263:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3264' href='#L3264'><pre>3264</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        ModOpcode = (ElV2f16.getOpcode() == ISD::FNEG) ? <div class='tooltip'>ISD::FNEG<span class='tooltip-content'>3</span></div> : <div class='tooltip'>ISD::FABS<span class='tooltip-content'>13</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3264' href='#L3264'><span>3264:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3265' href='#L3265'><pre>3265</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      if (ElV2f16-&gt;getOpcode() != ModOpcode)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3265' href='#L3265'><span>3265:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3266' href='#L3266'><pre>3266</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L3267' href='#L3267'><pre>3267</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      EltsV2F16.push_back(ElV2f16-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L3268' href='#L3268'><pre>3268</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3269' href='#L3269'><pre>3269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3270' href='#L3270'><pre>3270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All elements have ModOpcode modifier</pre></td></tr><tr><td class='line-number'><a name='L3271' href='#L3271'><pre>3271</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    if (BV-&gt;getNumOperands() == EltsV2F16.size())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3271' href='#L3271'><span>3271:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3272' href='#L3272'><pre>3272</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      selectWMMAModsNegAbs(ModOpcode, Mods, EltsV2F16, Src, CurDAG, SDLoc(In),</pre></td></tr><tr><td class='line-number'><a name='L3273' href='#L3273'><pre>3273</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                           32);</pre></td></tr><tr><td class='line-number'><a name='L3274' href='#L3274'><pre>3274</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3275' href='#L3275'><pre>3275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3276' href='#L3276'><pre>3276</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  SrcMods = CurDAG-&gt;getTargetConstant(Mods, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3277' href='#L3277'><pre>3277</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3278' href='#L3278'><pre>3278</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3279' href='#L3279'><pre>3279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3280' href='#L3280'><pre>3280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectWMMAModsF32NegAbs(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L3281' href='#L3281'><pre>3281</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>                                                 SDValue &amp;SrcMods) const {</pre></td></tr><tr><td class='line-number'><a name='L3282' href='#L3282'><pre>3282</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  Src = In;</pre></td></tr><tr><td class='line-number'><a name='L3283' href='#L3283'><pre>3283</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  unsigned Mods = SISrcMods::OP_SEL_1;</pre></td></tr><tr><td class='line-number'><a name='L3284' href='#L3284'><pre>3284</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  SmallVector&lt;SDValue, 8&gt; EltsF32;</pre></td></tr><tr><td class='line-number'><a name='L3285' href='#L3285'><pre>3285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3286' href='#L3286'><pre>3286</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  if (auto *BV = dyn_cast&lt;BuildVectorSDNode&gt;(stripBitcast(In))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3286' href='#L3286'><span>3286:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3287' href='#L3287'><pre>3287</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    assert(BV-&gt;getNumOperands() &gt; 0);</pre></td></tr><tr><td class='line-number'><a name='L3288' href='#L3288'><pre>3288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Based on first element decide which mod we match, neg or abs</pre></td></tr><tr><td class='line-number'><a name='L3289' href='#L3289'><pre>3289</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    SDValue ElF32 = stripBitcast(BV-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L3290' href='#L3290'><pre>3290</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    unsigned ModOpcode =</pre></td></tr><tr><td class='line-number'><a name='L3291' href='#L3291'><pre>3291</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>        (ElF32.getOpcode() == ISD::FNEG) ? <div class='tooltip'>ISD::FNEG<span class='tooltip-content'>16</span></div> : <div class='tooltip'>ISD::FABS<span class='tooltip-content'>40</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3291' href='#L3291'><span>3291:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3292' href='#L3292'><pre>3292</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>    for (unsigned i = 0; i &lt; BV-&gt;getNumOperands(); <div class='tooltip'>++i<span class='tooltip-content'>168</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3292' href='#L3292'><span>3292:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>196</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3293' href='#L3293'><pre>3293</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>      SDValue ElF32 = stripBitcast(BV-&gt;getOperand(i));</pre></td></tr><tr><td class='line-number'><a name='L3294' href='#L3294'><pre>3294</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>      if (ElF32.getOpcode() != ModOpcode)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3294' href='#L3294'><span>3294:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>168</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3295' href='#L3295'><pre>3295</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L3296' href='#L3296'><pre>3296</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>      EltsF32.push_back(ElF32.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L3297' href='#L3297'><pre>3297</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3298' href='#L3298'><pre>3298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3299' href='#L3299'><pre>3299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All elements had ModOpcode modifier</pre></td></tr><tr><td class='line-number'><a name='L3300' href='#L3300'><pre>3300</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    if (BV-&gt;getNumOperands() == EltsF32.size())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3300' href='#L3300'><span>3300:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3301' href='#L3301'><pre>3301</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      selectWMMAModsNegAbs(ModOpcode, Mods, EltsF32, Src, CurDAG, SDLoc(In),</pre></td></tr><tr><td class='line-number'><a name='L3302' href='#L3302'><pre>3302</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                           32);</pre></td></tr><tr><td class='line-number'><a name='L3303' href='#L3303'><pre>3303</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3304' href='#L3304'><pre>3304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3305' href='#L3305'><pre>3305</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  SrcMods = CurDAG-&gt;getTargetConstant(Mods, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3306' href='#L3306'><pre>3306</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3307' href='#L3307'><pre>3307</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3308' href='#L3308'><pre>3308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3309' href='#L3309'><pre>3309</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectWMMAVISrc(SDValue In, SDValue &amp;Src) const {</pre></td></tr><tr><td class='line-number'><a name='L3310' href='#L3310'><pre>3310</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>  if (auto *BV = dyn_cast&lt;BuildVectorSDNode&gt;(In)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3310' href='#L3310'><span>3310:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>106</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3311' href='#L3311'><pre>3311</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>    BitVector UndefElements;</pre></td></tr><tr><td class='line-number'><a name='L3312' href='#L3312'><pre>3312</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>    if (SDValue Splat = BV-&gt;getSplatValue(&amp;UndefElements))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3312' href='#L3312'><span>3312:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>68</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3313' href='#L3313'><pre>3313</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>      if (isInlineImmediate(Splat.getNode())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3313' href='#L3313'><span>3313:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3314' href='#L3314'><pre>3314</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        if (const ConstantSDNode *C = dyn_cast&lt;ConstantSDNode&gt;(Splat)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3314' href='#L3314'><span>3314:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3315' href='#L3315'><pre>3315</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          unsigned Imm = C-&gt;getAPIntValue().getSExtValue();</pre></td></tr><tr><td class='line-number'><a name='L3316' href='#L3316'><pre>3316</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          Src = CurDAG-&gt;getTargetConstant(Imm, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3317' href='#L3317'><pre>3317</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          return true;</pre></td></tr><tr><td class='line-number'><a name='L3318' href='#L3318'><pre>3318</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L3319' href='#L3319'><pre>3319</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        if (const ConstantFPSDNode *C = dyn_cast&lt;ConstantFPSDNode&gt;(Splat)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3319' href='#L3319'><span>3319:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3320' href='#L3320'><pre>3320</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>          unsigned Imm = C-&gt;getValueAPF().bitcastToAPInt().getSExtValue();</pre></td></tr><tr><td class='line-number'><a name='L3321' href='#L3321'><pre>3321</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>          Src = CurDAG-&gt;getTargetConstant(Imm, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3322' href='#L3322'><pre>3322</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>          return true;</pre></td></tr><tr><td class='line-number'><a name='L3323' href='#L3323'><pre>3323</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L3324' href='#L3324'><pre>3324</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>llvm_unreachable</span><span class='red'>(&quot;unhandled Constant node&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L3325' href='#L3325'><pre>3325</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L3326' href='#L3326'><pre>3326</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3327' href='#L3327'><pre>3327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3328' href='#L3328'><pre>3328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 16 bit splat</pre></td></tr><tr><td class='line-number'><a name='L3329' href='#L3329'><pre>3329</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  SDValue SplatSrc32 = stripBitcast(In);</pre></td></tr><tr><td class='line-number'><a name='L3330' href='#L3330'><pre>3330</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  if (auto *SplatSrc32BV = dyn_cast&lt;BuildVectorSDNode&gt;(SplatSrc32))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3330' href='#L3330'><span>3330:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>112</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3331' href='#L3331'><pre>3331</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>    if (SDValue Splat32 = SplatSrc32BV-&gt;getSplatValue()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3331' href='#L3331'><span>3331:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3332' href='#L3332'><pre>3332</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      SDValue SplatSrc16 = stripBitcast(Splat32);</pre></td></tr><tr><td class='line-number'><a name='L3333' href='#L3333'><pre>3333</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      if (auto *SplatSrc16BV = dyn_cast&lt;BuildVectorSDNode&gt;(SplatSrc16))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3333' href='#L3333'><span>3333:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3334' href='#L3334'><pre>3334</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        if (SDValue Splat = SplatSrc16BV-&gt;getSplatValue()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3334' href='#L3334'><span>3334:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3335' href='#L3335'><pre>3335</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>          const SIInstrInfo *TII = Subtarget-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L3336' href='#L3336'><pre>3336</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>          std::optional&lt;APInt&gt; RawValue;</pre></td></tr><tr><td class='line-number'><a name='L3337' href='#L3337'><pre>3337</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>          if (const ConstantFPSDNode *C = dyn_cast&lt;ConstantFPSDNode&gt;(Splat))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3337' href='#L3337'><span>3337:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3338' href='#L3338'><pre>3338</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            RawValue = C-&gt;getValueAPF().bitcastToAPInt();</pre></td></tr><tr><td class='line-number'><a name='L3339' href='#L3339'><pre>3339</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          else if (const ConstantSDNode *C = dyn_cast&lt;ConstantSDNode&gt;(Splat))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3339' href='#L3339'><span>3339:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3340' href='#L3340'><pre>3340</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>            RawValue = C-&gt;getAPIntValue();</pre></td></tr><tr><td class='line-number'><a name='L3341' href='#L3341'><pre>3341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3342' href='#L3342'><pre>3342</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>          if (RawValue.has_value()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3342' href='#L3342'><span>3342:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3343' href='#L3343'><pre>3343</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>            EVT VT = In.getValueType().getScalarType();</pre></td></tr><tr><td class='line-number'><a name='L3344' href='#L3344'><pre>3344</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>            if (VT.getSimpleVT() == MVT::f16 || <div class='tooltip'>VT.getSimpleVT() == MVT::bf16<span class='tooltip-content'>4</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3344' href='#L3344'><span>3344:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L3344' href='#L3344'><span>3344:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L3344' href='#L3344'><span>3344:49</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3344'><span>3344:17</span></a></span>) to (<span class='line-number'><a href='#L3344'><span>3344:78</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3344:17)
     Condition C2 --> (3344:49)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3345' href='#L3345'><pre>3345</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>              APFloat FloatVal(VT.getSimpleVT() == MVT::f16</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3345' href='#L3345'><span>3345:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3346' href='#L3346'><pre>3346</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                                   ? APFloatBase::IEEEhalf()</pre></td></tr><tr><td class='line-number'><a name='L3347' href='#L3347'><pre>3347</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                                   : <div class='tooltip'><span class='red'>APFloatBase::BFloat()</span><span class='tooltip-content'>0</span></div>,</pre></td></tr><tr><td class='line-number'><a name='L3348' href='#L3348'><pre>3348</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                               RawValue.value());</pre></td></tr><tr><td class='line-number'><a name='L3349' href='#L3349'><pre>3349</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>              if (TII-&gt;isInlineConstant(FloatVal)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3349' href='#L3349'><span>3349:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3350' href='#L3350'><pre>3350</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                Src = CurDAG-&gt;getTargetConstant(RawValue.value(), SDLoc(In),</pre></td></tr><tr><td class='line-number'><a name='L3351' href='#L3351'><pre>3351</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                                                MVT::i16);</pre></td></tr><tr><td class='line-number'><a name='L3352' href='#L3352'><pre>3352</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                return true;</pre></td></tr><tr><td class='line-number'><a name='L3353' href='#L3353'><pre>3353</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>              }</pre></td></tr><tr><td class='line-number'><a name='L3354' href='#L3354'><pre>3354</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            } else <div class='tooltip'>if (<span class='tooltip-content'>4</span></div><div class='tooltip'>VT.getSimpleVT() == MVT::i16<span class='tooltip-content'>4</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3354' href='#L3354'><span>3354:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3355' href='#L3355'><pre>3355</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>              if (TII-&gt;isInlineConstant(RawValue.value())) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3355' href='#L3355'><span>3355:19</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3356' href='#L3356'><pre>3356</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                Src = CurDAG-&gt;getTargetConstant(RawValue.value(), SDLoc(In),</span></pre></td></tr><tr><td class='line-number'><a name='L3357' href='#L3357'><pre>3357</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                                MVT::i16);</span></pre></td></tr><tr><td class='line-number'><a name='L3358' href='#L3358'><pre>3358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                return true;</span></pre></td></tr><tr><td class='line-number'><a name='L3359' href='#L3359'><pre>3359</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              }</span></pre></td></tr><tr><td class='line-number'><a name='L3360' href='#L3360'><pre>3360</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>            } else</pre></td></tr><tr><td class='line-number'><a name='L3361' href='#L3361'><pre>3361</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>              <span class='red'>llvm_unreachable</span>(&quot;unknown 16-bit type&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L3362' href='#L3362'><pre>3362</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L3363' href='#L3363'><pre>3363</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L3364' href='#L3364'><pre>3364</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3365' href='#L3365'><pre>3365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3366' href='#L3366'><pre>3366</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L3367' href='#L3367'><pre>3367</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3368' href='#L3368'><pre>3368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3369' href='#L3369'><pre>3369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectSWMMACIndex8(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L3370' href='#L3370'><pre>3370</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>                                            SDValue &amp;IndexKey) const {</pre></td></tr><tr><td class='line-number'><a name='L3371' href='#L3371'><pre>3371</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  unsigned Key = 0;</pre></td></tr><tr><td class='line-number'><a name='L3372' href='#L3372'><pre>3372</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  Src = In;</pre></td></tr><tr><td class='line-number'><a name='L3373' href='#L3373'><pre>3373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3374' href='#L3374'><pre>3374</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  if (In.getOpcode() == ISD::SRL) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3374' href='#L3374'><span>3374:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3375' href='#L3375'><pre>3375</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    const llvm::SDValue &amp;ShiftSrc = In.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L3376' href='#L3376'><pre>3376</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    ConstantSDNode *ShiftAmt = dyn_cast&lt;ConstantSDNode&gt;(In.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L3377' href='#L3377'><pre>3377</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    if (ShiftSrc.getValueType().getSizeInBits() == 32 &amp;&amp; ShiftAmt &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3377' href='#L3377'><span>3377:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L3377' href='#L3377'><span>3377:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L3377' href='#L3377'><span>3377:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3378' href='#L3378'><pre>3378</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        ShiftAmt-&gt;getZExtValue() % 8 == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3378' href='#L3378'><span>3378:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3377'><span>3377:9</span></a></span>) to (<span class='line-number'><a href='#L3377'><span>3378:42</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (3377:9)
     Condition C2 --> (3377:58)
     Condition C3 --> (3378:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3379' href='#L3379'><pre>3379</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      Key = ShiftAmt-&gt;getZExtValue() / 8;</pre></td></tr><tr><td class='line-number'><a name='L3380' href='#L3380'><pre>3380</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      Src = ShiftSrc;</pre></td></tr><tr><td class='line-number'><a name='L3381' href='#L3381'><pre>3381</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3382' href='#L3382'><pre>3382</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3383' href='#L3383'><pre>3383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3384' href='#L3384'><pre>3384</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  IndexKey = CurDAG-&gt;getTargetConstant(Key, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3385' href='#L3385'><pre>3385</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3386' href='#L3386'><pre>3386</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3387' href='#L3387'><pre>3387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3388' href='#L3388'><pre>3388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectSWMMACIndex16(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L3389' href='#L3389'><pre>3389</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>                                             SDValue &amp;IndexKey) const {</pre></td></tr><tr><td class='line-number'><a name='L3390' href='#L3390'><pre>3390</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  unsigned Key = 0;</pre></td></tr><tr><td class='line-number'><a name='L3391' href='#L3391'><pre>3391</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  Src = In;</pre></td></tr><tr><td class='line-number'><a name='L3392' href='#L3392'><pre>3392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3393' href='#L3393'><pre>3393</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  if (In.getOpcode() == ISD::SRL) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3393' href='#L3393'><span>3393:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>60</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3394' href='#L3394'><pre>3394</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    const llvm::SDValue &amp;ShiftSrc = In.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L3395' href='#L3395'><pre>3395</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    ConstantSDNode *ShiftAmt = dyn_cast&lt;ConstantSDNode&gt;(In.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L3396' href='#L3396'><pre>3396</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    if (ShiftSrc.getValueType().getSizeInBits() == 32 &amp;&amp; ShiftAmt &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3396' href='#L3396'><span>3396:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L3396' href='#L3396'><span>3396:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L3396' href='#L3396'><span>3396:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3397' href='#L3397'><pre>3397</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        ShiftAmt-&gt;getZExtValue() == 16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3397' href='#L3397'><span>3397:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3396'><span>3396:9</span></a></span>) to (<span class='line-number'><a href='#L3396'><span>3397:39</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (3396:9)
     Condition C2 --> (3396:58)
     Condition C3 --> (3397:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3398' href='#L3398'><pre>3398</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Key = 1;</pre></td></tr><tr><td class='line-number'><a name='L3399' href='#L3399'><pre>3399</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Src = ShiftSrc;</pre></td></tr><tr><td class='line-number'><a name='L3400' href='#L3400'><pre>3400</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3401' href='#L3401'><pre>3401</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3402' href='#L3402'><pre>3402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3403' href='#L3403'><pre>3403</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  IndexKey = CurDAG-&gt;getTargetConstant(Key, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3404' href='#L3404'><pre>3404</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3405' href='#L3405'><pre>3405</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3406' href='#L3406'><pre>3406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3407' href='#L3407'><pre>3407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3OpSel(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L3408' href='#L3408'><pre>3408</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>                                         SDValue &amp;SrcMods) const {</pre></td></tr><tr><td class='line-number'><a name='L3409' href='#L3409'><pre>3409</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  Src = In;</pre></td></tr><tr><td class='line-number'><a name='L3410' href='#L3410'><pre>3410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Handle op_sel</pre></td></tr><tr><td class='line-number'><a name='L3411' href='#L3411'><pre>3411</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  SrcMods = CurDAG-&gt;getTargetConstant(0, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3412' href='#L3412'><pre>3412</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3413' href='#L3413'><pre>3413</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3414' href='#L3414'><pre>3414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3415' href='#L3415'><pre>3415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3OpSelMods(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L3416' href='#L3416'><pre>3416</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>                                             SDValue &amp;SrcMods) const {</pre></td></tr><tr><td class='line-number'><a name='L3417' href='#L3417'><pre>3417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Handle op_sel</pre></td></tr><tr><td class='line-number'><a name='L3418' href='#L3418'><pre>3418</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>  return SelectVOP3Mods(In, Src, SrcMods);</pre></td></tr><tr><td class='line-number'><a name='L3419' href='#L3419'><pre>3419</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3420' href='#L3420'><pre>3420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3421' href='#L3421'><pre>3421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The return value is not whether the match is possible (which it always is),</pre></td></tr><tr><td class='line-number'><a name='L3422' href='#L3422'><pre>3422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// but whether or not it a conversion is really used.</pre></td></tr><tr><td class='line-number'><a name='L3423' href='#L3423'><pre>3423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3PMadMixModsImpl(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L3424' href='#L3424'><pre>3424</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>                                                   unsigned &amp;Mods) const {</pre></td></tr><tr><td class='line-number'><a name='L3425' href='#L3425'><pre>3425</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  Mods = 0;</pre></td></tr><tr><td class='line-number'><a name='L3426' href='#L3426'><pre>3426</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  SelectVOP3ModsImpl(In, Src, Mods);</pre></td></tr><tr><td class='line-number'><a name='L3427' href='#L3427'><pre>3427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3428' href='#L3428'><pre>3428</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  if (Src.getOpcode() == ISD::FP_EXTEND) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3428' href='#L3428'><span>3428:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>793</span>, <span class='None'>False</span>: <span class='covered-line'>12.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3429' href='#L3429'><pre>3429</pre></a></td><td class='covered-line'><pre>793</pre></td><td class='code'><pre>    Src = Src.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L3430' href='#L3430'><pre>3430</pre></a></td><td class='covered-line'><pre>793</pre></td><td class='code'><pre>    assert(Src.getValueType() == MVT::f16);</pre></td></tr><tr><td class='line-number'><a name='L3431' href='#L3431'><pre>3431</pre></a></td><td class='covered-line'><pre>793</pre></td><td class='code'><pre>    Src = stripBitcast(Src);</pre></td></tr><tr><td class='line-number'><a name='L3432' href='#L3432'><pre>3432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3433' href='#L3433'><pre>3433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Be careful about folding modifiers if we already have an abs. fneg is</pre></td></tr><tr><td class='line-number'><a name='L3434' href='#L3434'><pre>3434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // applied last, so we don&apos;t want to apply an earlier fneg.</pre></td></tr><tr><td class='line-number'><a name='L3435' href='#L3435'><pre>3435</pre></a></td><td class='covered-line'><pre>793</pre></td><td class='code'><pre>    if ((Mods &amp; SISrcMods::ABS) == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3435' href='#L3435'><span>3435:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>784</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3436' href='#L3436'><pre>3436</pre></a></td><td class='covered-line'><pre>784</pre></td><td class='code'><pre>      unsigned ModsTmp;</pre></td></tr><tr><td class='line-number'><a name='L3437' href='#L3437'><pre>3437</pre></a></td><td class='covered-line'><pre>784</pre></td><td class='code'><pre>      SelectVOP3ModsImpl(Src, Src, ModsTmp);</pre></td></tr><tr><td class='line-number'><a name='L3438' href='#L3438'><pre>3438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3439' href='#L3439'><pre>3439</pre></a></td><td class='covered-line'><pre>784</pre></td><td class='code'><pre>      if ((ModsTmp &amp; SISrcMods::NEG) != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3439' href='#L3439'><span>3439:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>776</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3440' href='#L3440'><pre>3440</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        Mods ^= SISrcMods::NEG;</pre></td></tr><tr><td class='line-number'><a name='L3441' href='#L3441'><pre>3441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3442' href='#L3442'><pre>3442</pre></a></td><td class='covered-line'><pre>784</pre></td><td class='code'><pre>      if ((ModsTmp &amp; SISrcMods::ABS) != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3442' href='#L3442'><span>3442:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>775</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3443' href='#L3443'><pre>3443</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        Mods |= SISrcMods::ABS;</pre></td></tr><tr><td class='line-number'><a name='L3444' href='#L3444'><pre>3444</pre></a></td><td class='covered-line'><pre>784</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3445' href='#L3445'><pre>3445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3446' href='#L3446'><pre>3446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // op_sel/op_sel_hi decide the source type and source.</pre></td></tr><tr><td class='line-number'><a name='L3447' href='#L3447'><pre>3447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the source&apos;s op_sel_hi is set, it indicates to do a conversion from fp16.</pre></td></tr><tr><td class='line-number'><a name='L3448' href='#L3448'><pre>3448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the sources&apos;s op_sel is set, it picks the high half of the source</pre></td></tr><tr><td class='line-number'><a name='L3449' href='#L3449'><pre>3449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // register.</pre></td></tr><tr><td class='line-number'><a name='L3450' href='#L3450'><pre>3450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3451' href='#L3451'><pre>3451</pre></a></td><td class='covered-line'><pre>793</pre></td><td class='code'><pre>    Mods |= SISrcMods::OP_SEL_1;</pre></td></tr><tr><td class='line-number'><a name='L3452' href='#L3452'><pre>3452</pre></a></td><td class='covered-line'><pre>793</pre></td><td class='code'><pre>    if (isExtractHiElt(Src, Src)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3452' href='#L3452'><span>3452:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>256</span>, <span class='None'>False</span>: <span class='covered-line'>537</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3453' href='#L3453'><pre>3453</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>      Mods |= SISrcMods::OP_SEL_0;</pre></td></tr><tr><td class='line-number'><a name='L3454' href='#L3454'><pre>3454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3455' href='#L3455'><pre>3455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // TODO: Should we try to look for neg/abs here?</pre></td></tr><tr><td class='line-number'><a name='L3456' href='#L3456'><pre>3456</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3457' href='#L3457'><pre>3457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3458' href='#L3458'><pre>3458</pre></a></td><td class='covered-line'><pre>793</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3459' href='#L3459'><pre>3459</pre></a></td><td class='covered-line'><pre>793</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3460' href='#L3460'><pre>3460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3461' href='#L3461'><pre>3461</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L3462' href='#L3462'><pre>3462</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3463' href='#L3463'><pre>3463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3464' href='#L3464'><pre>3464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3PMadMixModsExt(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L3465' href='#L3465'><pre>3465</pre></a></td><td class='covered-line'><pre>7.66k</pre></td><td class='code'><pre>                                                  SDValue &amp;SrcMods) const {</pre></td></tr><tr><td class='line-number'><a name='L3466' href='#L3466'><pre>3466</pre></a></td><td class='covered-line'><pre>7.66k</pre></td><td class='code'><pre>  unsigned Mods = 0;</pre></td></tr><tr><td class='line-number'><a name='L3467' href='#L3467'><pre>3467</pre></a></td><td class='covered-line'><pre>7.66k</pre></td><td class='code'><pre>  if (!SelectVOP3PMadMixModsImpl(In, Src, Mods))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3467' href='#L3467'><span>3467:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.45k</span>, <span class='None'>False</span>: <span class='covered-line'>209</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3468' href='#L3468'><pre>3468</pre></a></td><td class='covered-line'><pre>7.45k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L3469' href='#L3469'><pre>3469</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>  SrcMods = CurDAG-&gt;getTargetConstant(Mods, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3470' href='#L3470'><pre>3470</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3471' href='#L3471'><pre>3471</pre></a></td><td class='covered-line'><pre>7.66k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3472' href='#L3472'><pre>3472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3473' href='#L3473'><pre>3473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::SelectVOP3PMadMixMods(SDValue In, SDValue &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L3474' href='#L3474'><pre>3474</pre></a></td><td class='covered-line'><pre>5.78k</pre></td><td class='code'><pre>                                               SDValue &amp;SrcMods) const {</pre></td></tr><tr><td class='line-number'><a name='L3475' href='#L3475'><pre>3475</pre></a></td><td class='covered-line'><pre>5.78k</pre></td><td class='code'><pre>  unsigned Mods = 0;</pre></td></tr><tr><td class='line-number'><a name='L3476' href='#L3476'><pre>3476</pre></a></td><td class='covered-line'><pre>5.78k</pre></td><td class='code'><pre>  SelectVOP3PMadMixModsImpl(In, Src, Mods);</pre></td></tr><tr><td class='line-number'><a name='L3477' href='#L3477'><pre>3477</pre></a></td><td class='covered-line'><pre>5.78k</pre></td><td class='code'><pre>  SrcMods = CurDAG-&gt;getTargetConstant(Mods, SDLoc(In), MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3478' href='#L3478'><pre>3478</pre></a></td><td class='covered-line'><pre>5.78k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3479' href='#L3479'><pre>3479</pre></a></td><td class='covered-line'><pre>5.78k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3480' href='#L3480'><pre>3480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3481' href='#L3481'><pre>3481</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>SDValue AMDGPUDAGToDAGISel::getHi16Elt(SDValue In) const {</pre></td></tr><tr><td class='line-number'><a name='L3482' href='#L3482'><pre>3482</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>  if (In.isUndef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3482' href='#L3482'><span>3482:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>202</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3483' href='#L3483'><pre>3483</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return CurDAG-&gt;getUNDEF(MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3484' href='#L3484'><pre>3484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3485' href='#L3485'><pre>3485</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  if (ConstantSDNode *C = dyn_cast&lt;ConstantSDNode&gt;(In)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3485' href='#L3485'><span>3485:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>168</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3486' href='#L3486'><pre>3486</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    SDLoc SL(In);</pre></td></tr><tr><td class='line-number'><a name='L3487' href='#L3487'><pre>3487</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    return CurDAG-&gt;getConstant(C-&gt;getZExtValue() &lt;&lt; 16, SL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3488' href='#L3488'><pre>3488</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3489' href='#L3489'><pre>3489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3490' href='#L3490'><pre>3490</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>  if (ConstantFPSDNode *C = dyn_cast&lt;ConstantFPSDNode&gt;(In)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3490' href='#L3490'><span>3490:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>155</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3491' href='#L3491'><pre>3491</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    SDLoc SL(In);</pre></td></tr><tr><td class='line-number'><a name='L3492' href='#L3492'><pre>3492</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    return CurDAG-&gt;getConstant(</pre></td></tr><tr><td class='line-number'><a name='L3493' href='#L3493'><pre>3493</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      C-&gt;getValueAPF().bitcastToAPInt().getZExtValue() &lt;&lt; 16, SL, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L3494' href='#L3494'><pre>3494</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3495' href='#L3495'><pre>3495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3496' href='#L3496'><pre>3496</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>  SDValue Src;</pre></td></tr><tr><td class='line-number'><a name='L3497' href='#L3497'><pre>3497</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>  if (isExtractHiElt(In, Src))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3497' href='#L3497'><span>3497:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3498' href='#L3498'><pre>3498</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    return Src;</pre></td></tr><tr><td class='line-number'><a name='L3499' href='#L3499'><pre>3499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3500' href='#L3500'><pre>3500</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  return SDValue();</pre></td></tr><tr><td class='line-number'><a name='L3501' href='#L3501'><pre>3501</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3502' href='#L3502'><pre>3502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3503' href='#L3503'><pre>3503</pre></a></td><td class='covered-line'><pre>80.7k</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::isVGPRImm(const SDNode * N) const {</pre></td></tr><tr><td class='line-number'><a name='L3504' href='#L3504'><pre>3504</pre></a></td><td class='covered-line'><pre>80.7k</pre></td><td class='code'><pre>  assert(CurDAG-&gt;getTarget().getTargetTriple().getArch() == Triple::amdgcn);</pre></td></tr><tr><td class='line-number'><a name='L3505' href='#L3505'><pre>3505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3506' href='#L3506'><pre>3506</pre></a></td><td class='covered-line'><pre>80.7k</pre></td><td class='code'><pre>  const SIRegisterInfo *SIRI =</pre></td></tr><tr><td class='line-number'><a name='L3507' href='#L3507'><pre>3507</pre></a></td><td class='covered-line'><pre>80.7k</pre></td><td class='code'><pre>    static_cast&lt;const SIRegisterInfo *&gt;(Subtarget-&gt;getRegisterInfo());</pre></td></tr><tr><td class='line-number'><a name='L3508' href='#L3508'><pre>3508</pre></a></td><td class='covered-line'><pre>80.7k</pre></td><td class='code'><pre>  const SIInstrInfo * SII =</pre></td></tr><tr><td class='line-number'><a name='L3509' href='#L3509'><pre>3509</pre></a></td><td class='covered-line'><pre>80.7k</pre></td><td class='code'><pre>    static_cast&lt;const SIInstrInfo *&gt;(Subtarget-&gt;getInstrInfo());</pre></td></tr><tr><td class='line-number'><a name='L3510' href='#L3510'><pre>3510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3511' href='#L3511'><pre>3511</pre></a></td><td class='covered-line'><pre>80.7k</pre></td><td class='code'><pre>  unsigned Limit = 0;</pre></td></tr><tr><td class='line-number'><a name='L3512' href='#L3512'><pre>3512</pre></a></td><td class='covered-line'><pre>80.7k</pre></td><td class='code'><pre>  bool AllUsesAcceptSReg = true;</pre></td></tr><tr><td class='line-number'><a name='L3513' href='#L3513'><pre>3513</pre></a></td><td class='covered-line'><pre>80.7k</pre></td><td class='code'><pre>  for (SDNode::use_iterator U = N-&gt;use_begin(), E = SDNode::use_end();</pre></td></tr><tr><td class='line-number'><a name='L3514' href='#L3514'><pre>3514</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>    Limit &lt; 10 &amp;&amp; <div class='tooltip'>U != E<span class='tooltip-content'>142k</span></div>; <div class='tooltip'>++U, ++Limit<span class='tooltip-content'>62.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3514' href='#L3514'><span>3514:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142k</span>, <span class='None'>False</span>: <span class='covered-line'>493</span>]
  Branch (<span class='line-number'><a name='L3514' href='#L3514'><span>3514:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103k</span>, <span class='None'>False</span>: <span class='covered-line'>38.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3514'><span>3514:5</span></a></span>) to (<span class='line-number'><a href='#L3514'><span>3514:25</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3514:5)
     Condition C2 --> (3514:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3515' href='#L3515'><pre>3515</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());</pre></td></tr><tr><td class='line-number'><a name='L3516' href='#L3516'><pre>3516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3517' href='#L3517'><pre>3517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the register class is unknown, it could be an unknown</pre></td></tr><tr><td class='line-number'><a name='L3518' href='#L3518'><pre>3518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // register class that needs to be an SGPR, e.g. an inline asm</pre></td></tr><tr><td class='line-number'><a name='L3519' href='#L3519'><pre>3519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // constraint</pre></td></tr><tr><td class='line-number'><a name='L3520' href='#L3520'><pre>3520</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    if (!RC || <div class='tooltip'>SIRI-&gt;isSGPRClass(RC)<span class='tooltip-content'>103k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3520' href='#L3520'><span>3520:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>278</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
  Branch (<span class='line-number'><a name='L3520' href='#L3520'><span>3520:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.6k</span>, <span class='None'>False</span>: <span class='covered-line'>72.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3520'><span>3520:9</span></a></span>) to (<span class='line-number'><a href='#L3520'><span>3520:37</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3520:9)
     Condition C2 --> (3520:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3521' href='#L3521'><pre>3521</pre></a></td><td class='covered-line'><pre>31.9k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L3522' href='#L3522'><pre>3522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3523' href='#L3523'><pre>3523</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>    if (RC != &amp;AMDGPU::VS_32RegClass &amp;&amp; <div class='tooltip'>RC != &amp;AMDGPU::VS_64RegClass<span class='tooltip-content'>14.3k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3523' href='#L3523'><span>3523:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.3k</span>, <span class='None'>False</span>: <span class='covered-line'>57.6k</span>]
  Branch (<span class='line-number'><a name='L3523' href='#L3523'><span>3523:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.75k</span>, <span class='None'>False</span>: <span class='covered-line'>4.56k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3523'><span>3523:9</span></a></span>) to (<span class='line-number'><a href='#L3523'><span>3523:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3523:9)
     Condition C2 --> (3523:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3524' href='#L3524'><pre>3524</pre></a></td><td class='covered-line'><pre>9.75k</pre></td><td class='code'><pre>      AllUsesAcceptSReg = false;</pre></td></tr><tr><td class='line-number'><a name='L3525' href='#L3525'><pre>3525</pre></a></td><td class='covered-line'><pre>9.75k</pre></td><td class='code'><pre>      SDNode * User = *U;</pre></td></tr><tr><td class='line-number'><a name='L3526' href='#L3526'><pre>3526</pre></a></td><td class='covered-line'><pre>9.75k</pre></td><td class='code'><pre>      if (User-&gt;isMachineOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3526' href='#L3526'><span>3526:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.35k</span>, <span class='None'>False</span>: <span class='covered-line'>2.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3527' href='#L3527'><pre>3527</pre></a></td><td class='covered-line'><pre>7.35k</pre></td><td class='code'><pre>        unsigned Opc = User-&gt;getMachineOpcode();</pre></td></tr><tr><td class='line-number'><a name='L3528' href='#L3528'><pre>3528</pre></a></td><td class='covered-line'><pre>7.35k</pre></td><td class='code'><pre>        const MCInstrDesc &amp;Desc = SII-&gt;get(Opc);</pre></td></tr><tr><td class='line-number'><a name='L3529' href='#L3529'><pre>3529</pre></a></td><td class='covered-line'><pre>7.35k</pre></td><td class='code'><pre>        if (Desc.isCommutable()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3529' href='#L3529'><span>3529:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>179</span>, <span class='None'>False</span>: <span class='covered-line'>7.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3530' href='#L3530'><pre>3530</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>          unsigned OpIdx = Desc.getNumDefs() + U.getOperandNo();</pre></td></tr><tr><td class='line-number'><a name='L3531' href='#L3531'><pre>3531</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>          unsigned CommuteIdx1 = TargetInstrInfo::CommuteAnyOperandIndex;</pre></td></tr><tr><td class='line-number'><a name='L3532' href='#L3532'><pre>3532</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>          if (SII-&gt;findCommutedOpIndices(Desc, OpIdx, CommuteIdx1)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3532' href='#L3532'><span>3532:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>148</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3533' href='#L3533'><pre>3533</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>            unsigned CommutedOpNo = CommuteIdx1 - Desc.getNumDefs();</pre></td></tr><tr><td class='line-number'><a name='L3534' href='#L3534'><pre>3534</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>            const TargetRegisterClass *CommutedRC = getOperandRegClass(*U, CommutedOpNo);</pre></td></tr><tr><td class='line-number'><a name='L3535' href='#L3535'><pre>3535</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>            if (CommutedRC == &amp;AMDGPU::VS_32RegClass ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3535' href='#L3535'><span>3535:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3536' href='#L3536'><pre>3536</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>                <div class='tooltip'>CommutedRC == &amp;AMDGPU::VS_64RegClass<span class='tooltip-content'>2</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3536' href='#L3536'><span>3536:17</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3535'><span>3535:17</span></a></span>) to (<span class='line-number'><a href='#L3535'><span>3536:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3535:17)
     Condition C2 --> (3536:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3537' href='#L3537'><pre>3537</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>              AllUsesAcceptSReg = true;</pre></td></tr><tr><td class='line-number'><a name='L3538' href='#L3538'><pre>3538</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L3539' href='#L3539'><pre>3539</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L3540' href='#L3540'><pre>3540</pre></a></td><td class='covered-line'><pre>7.35k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L3541' href='#L3541'><pre>3541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If &quot;AllUsesAcceptSReg == false&quot; so far we haven&apos;t succeeded</pre></td></tr><tr><td class='line-number'><a name='L3542' href='#L3542'><pre>3542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // commuting current user. This means have at least one use</pre></td></tr><tr><td class='line-number'><a name='L3543' href='#L3543'><pre>3543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // that strictly require VGPR. Thus, we will not attempt to commute</pre></td></tr><tr><td class='line-number'><a name='L3544' href='#L3544'><pre>3544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // other user instructions.</pre></td></tr><tr><td class='line-number'><a name='L3545' href='#L3545'><pre>3545</pre></a></td><td class='covered-line'><pre>9.75k</pre></td><td class='code'><pre>      if (!AllUsesAcceptSReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3545' href='#L3545'><span>3545:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.72k</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3546' href='#L3546'><pre>3546</pre></a></td><td class='covered-line'><pre>9.72k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L3547' href='#L3547'><pre>3547</pre></a></td><td class='covered-line'><pre>9.75k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3548' href='#L3548'><pre>3548</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3549' href='#L3549'><pre>3549</pre></a></td><td class='covered-line'><pre>48.7k</pre></td><td class='code'><pre>  return !AllUsesAcceptSReg &amp;&amp; <div class='tooltip'>(Limit &lt; 10)<span class='tooltip-content'>9.72k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3549' href='#L3549'><span>3549:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.72k</span>, <span class='None'>False</span>: <span class='covered-line'>39.0k</span>]
  Branch (<span class='line-number'><a name='L3549' href='#L3549'><span>3549:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.72k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3549'><span>3549:10</span></a></span>) to (<span class='line-number'><a href='#L3549'><span>3549:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3549:10)
     Condition C2 --> (3549:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3550' href='#L3550'><pre>3550</pre></a></td><td class='covered-line'><pre>80.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3551' href='#L3551'><pre>3551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3552' href='#L3552'><pre>3552</pre></a></td><td class='covered-line'><pre>565k</pre></td><td class='code'><pre>bool AMDGPUDAGToDAGISel::isUniformLoad(const SDNode *N) const {</pre></td></tr><tr><td class='line-number'><a name='L3553' href='#L3553'><pre>3553</pre></a></td><td class='covered-line'><pre>565k</pre></td><td class='code'><pre>  auto Ld = cast&lt;LoadSDNode&gt;(N);</pre></td></tr><tr><td class='line-number'><a name='L3554' href='#L3554'><pre>3554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3555' href='#L3555'><pre>3555</pre></a></td><td class='covered-line'><pre>565k</pre></td><td class='code'><pre>  const MachineMemOperand *MMO = Ld-&gt;getMemOperand();</pre></td></tr><tr><td class='line-number'><a name='L3556' href='#L3556'><pre>3556</pre></a></td><td class='covered-line'><pre>565k</pre></td><td class='code'><pre>  if (N-&gt;isDivergent() &amp;&amp; <div class='tooltip'>!AMDGPUInstrInfo::isUniformMMO(MMO)<span class='tooltip-content'>82.2k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3556' href='#L3556'><span>3556:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82.2k</span>, <span class='None'>False</span>: <span class='covered-line'>483k</span>]
  Branch (<span class='line-number'><a name='L3556' href='#L3556'><span>3556:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68.9k</span>, <span class='None'>False</span>: <span class='covered-line'>13.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3556'><span>3556:7</span></a></span>) to (<span class='line-number'><a href='#L3556'><span>3556:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3556:7)
     Condition C2 --> (3556:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3557' href='#L3557'><pre>3557</pre></a></td><td class='covered-line'><pre>68.9k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L3558' href='#L3558'><pre>3558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3559' href='#L3559'><pre>3559</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>  return MMO-&gt;getSize().hasValue() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3559' href='#L3559'><span>3559:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>496k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3560' href='#L3560'><pre>3560</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>         Ld-&gt;getAlign() &gt;=</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3560' href='#L3560'><span>3560:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>495k</span>, <span class='None'>False</span>: <span class='covered-line'>641</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3561' href='#L3561'><pre>3561</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>             Align(std::min(MMO-&gt;getSize().getValue().getKnownMinValue(),</pre></td></tr><tr><td class='line-number'><a name='L3562' href='#L3562'><pre>3562</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>                            uint64_t(4))) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L3563' href='#L3563'><pre>3563</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>495k</span></div><div class='tooltip'>(<span class='tooltip-content'>495k</span></div><div class='tooltip'>Ld-&gt;getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS<span class='tooltip-content'>495k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3563' href='#L3563'><span>3563:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>413k</span>, <span class='None'>False</span>: <span class='covered-line'>82.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3564' href='#L3564'><pre>3564</pre></a></td><td class='covered-line'><pre>495k</pre></td><td class='code'><pre>           <div class='tooltip'>Ld-&gt;getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS_32BIT<span class='tooltip-content'>82.0k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3564' href='#L3564'><span>3564:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>448</span>, <span class='None'>False</span>: <span class='covered-line'>81.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3565' href='#L3565'><pre>3565</pre></a></td><td class='covered-line'><pre>495k</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>81.5k</span></div><div class='tooltip'>Subtarget-&gt;getScalarizeGlobalBehavior()<span class='tooltip-content'>81.5k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3565' href='#L3565'><span>3565:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58.4k</span>, <span class='None'>False</span>: <span class='covered-line'>23.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3566' href='#L3566'><pre>3566</pre></a></td><td class='covered-line'><pre>81.5k</pre></td><td class='code'><pre>           <div class='tooltip'>Ld-&gt;getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS<span class='tooltip-content'>58.4k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3566' href='#L3566'><span>3566:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.3k</span>, <span class='None'>False</span>: <span class='covered-line'>29.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3567' href='#L3567'><pre>3567</pre></a></td><td class='covered-line'><pre>81.5k</pre></td><td class='code'><pre>           <div class='tooltip'>Ld-&gt;isSimple()<span class='tooltip-content'>29.3k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3567' href='#L3567'><span>3567:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.1k</span>, <span class='None'>False</span>: <span class='covered-line'>5.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3568' href='#L3568'><pre>3568</pre></a></td><td class='covered-line'><pre>81.5k</pre></td><td class='code'><pre>           static_cast&lt;const SITargetLowering *&gt;(getTargetLowering())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3568' href='#L3568'><span>3568:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.7k</span>, <span class='None'>False</span>: <span class='covered-line'>8.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3569' href='#L3569'><pre>3569</pre></a></td><td class='covered-line'><pre>24.1k</pre></td><td class='code'><pre>               -&gt;isMemOpHasNoClobberedMemOperand(N)));</pre></td></tr><tr><td class='line-number'><a name='L3570' href='#L3570'><pre>3570</pre></a></td><td class='covered-line'><pre>565k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3571' href='#L3571'><pre>3571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3572' href='#L3572'><pre>3572</pre></a></td><td class='covered-line'><pre>94.3k</pre></td><td class='code'><pre>void AMDGPUDAGToDAGISel::PostprocessISelDAG() {</pre></td></tr><tr><td class='line-number'><a name='L3573' href='#L3573'><pre>3573</pre></a></td><td class='covered-line'><pre>94.3k</pre></td><td class='code'><pre>  const AMDGPUTargetLowering&amp; Lowering =</pre></td></tr><tr><td class='line-number'><a name='L3574' href='#L3574'><pre>3574</pre></a></td><td class='covered-line'><pre>94.3k</pre></td><td class='code'><pre>    *static_cast&lt;const AMDGPUTargetLowering*&gt;(getTargetLowering());</pre></td></tr><tr><td class='line-number'><a name='L3575' href='#L3575'><pre>3575</pre></a></td><td class='covered-line'><pre>94.3k</pre></td><td class='code'><pre>  bool IsModified = false;</pre></td></tr><tr><td class='line-number'><a name='L3576' href='#L3576'><pre>3576</pre></a></td><td class='covered-line'><pre>97.4k</pre></td><td class='code'><pre>  do {</pre></td></tr><tr><td class='line-number'><a name='L3577' href='#L3577'><pre>3577</pre></a></td><td class='covered-line'><pre>97.4k</pre></td><td class='code'><pre>    IsModified = false;</pre></td></tr><tr><td class='line-number'><a name='L3578' href='#L3578'><pre>3578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3579' href='#L3579'><pre>3579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Go over all selected nodes and try to fold them a bit more</pre></td></tr><tr><td class='line-number'><a name='L3580' href='#L3580'><pre>3580</pre></a></td><td class='covered-line'><pre>97.4k</pre></td><td class='code'><pre>    SelectionDAG::allnodes_iterator Position = CurDAG-&gt;allnodes_begin();</pre></td></tr><tr><td class='line-number'><a name='L3581' href='#L3581'><pre>3581</pre></a></td><td class='covered-line'><pre>3.09M</pre></td><td class='code'><pre>    while (Position != CurDAG-&gt;allnodes_end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3581' href='#L3581'><span>3581:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.00M</span>, <span class='None'>False</span>: <span class='covered-line'>97.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3582' href='#L3582'><pre>3582</pre></a></td><td class='covered-line'><pre>3.00M</pre></td><td class='code'><pre>      SDNode *Node = &amp;*Position++;</pre></td></tr><tr><td class='line-number'><a name='L3583' href='#L3583'><pre>3583</pre></a></td><td class='covered-line'><pre>3.00M</pre></td><td class='code'><pre>      MachineSDNode *MachineNode = dyn_cast&lt;MachineSDNode&gt;(Node);</pre></td></tr><tr><td class='line-number'><a name='L3584' href='#L3584'><pre>3584</pre></a></td><td class='covered-line'><pre>3.00M</pre></td><td class='code'><pre>      if (!MachineNode)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3584' href='#L3584'><span>3584:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.70M</span>, <span class='None'>False</span>: <span class='covered-line'>1.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3585' href='#L3585'><pre>3585</pre></a></td><td class='covered-line'><pre>1.70M</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L3586' href='#L3586'><pre>3586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3587' href='#L3587'><pre>3587</pre></a></td><td class='covered-line'><pre>1.29M</pre></td><td class='code'><pre>      SDNode *ResNode = Lowering.PostISelFolding(MachineNode, *CurDAG);</pre></td></tr><tr><td class='line-number'><a name='L3588' href='#L3588'><pre>3588</pre></a></td><td class='covered-line'><pre>1.29M</pre></td><td class='code'><pre>      if (ResNode != Node) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3588' href='#L3588'><span>3588:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.25M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3589' href='#L3589'><pre>3589</pre></a></td><td class='covered-line'><pre>37.2k</pre></td><td class='code'><pre>        if (ResNode)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3589' href='#L3589'><span>3589:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37.0k</span>, <span class='None'>False</span>: <span class='covered-line'>256</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3590' href='#L3590'><pre>3590</pre></a></td><td class='covered-line'><pre>37.0k</pre></td><td class='code'><pre>          ReplaceUses(Node, ResNode);</pre></td></tr><tr><td class='line-number'><a name='L3591' href='#L3591'><pre>3591</pre></a></td><td class='covered-line'><pre>37.2k</pre></td><td class='code'><pre>        IsModified = true;</pre></td></tr><tr><td class='line-number'><a name='L3592' href='#L3592'><pre>3592</pre></a></td><td class='covered-line'><pre>37.2k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L3593' href='#L3593'><pre>3593</pre></a></td><td class='covered-line'><pre>1.29M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3594' href='#L3594'><pre>3594</pre></a></td><td class='covered-line'><pre>97.4k</pre></td><td class='code'><pre>    CurDAG-&gt;RemoveDeadNodes();</pre></td></tr><tr><td class='line-number'><a name='L3595' href='#L3595'><pre>3595</pre></a></td><td class='covered-line'><pre>97.4k</pre></td><td class='code'><pre>  } while (IsModified);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3595' href='#L3595'><span>3595:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.18k</span>, <span class='None'>False</span>: <span class='covered-line'>94.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3596' href='#L3596'><pre>3596</pre></a></td><td class='covered-line'><pre>94.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3597' href='#L3597'><pre>3597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3598' href='#L3598'><pre>3598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char AMDGPUDAGToDAGISel::ID = 0;</pre></td></tr></table></div></body></html>