Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 7138e882eeb743cfa1774d78e2f1aca0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RegisterFile_tb_behav xil_defaultlib.RegisterFile_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:151]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:156]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:161]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:166]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:171]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:176]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:181]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:186]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:191]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:196]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:201]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:206]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:211]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:216]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:221]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:226]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:231]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:236]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:241]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:246]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:251]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:256]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:261]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:266]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:271]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:276]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:281]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:286]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:291]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:296]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:301]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:306]
WARNING: [VRFC 10-1783] select index 32 into data is out of bounds [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:53]
WARNING: [VRFC 10-597] element index 32 into q is out of bounds [C:/Users/Administrator/project_1/project_1.srcs/sources_1/new/RegisterFile.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.write
Compiling module xil_defaultlib.Mux32
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.read
Compiling module xil_defaultlib.Dlatch
Compiling module xil_defaultlib.Dlatch32
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.RegisterFile_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RegisterFile_tb_behav
