INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:45:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/stq_addr_7_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.575ns period=5.150ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.575ns period=5.150ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.150ns  (clk rise@5.150ns - clk rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.091ns (22.571%)  route 3.743ns (77.430%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.633 - 5.150 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3474, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X43Y75         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_addr_7_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq2/handshake_lsq_lsq2_core/stq_addr_7_q_reg[2]/Q
                         net (fo=9, routed)           0.722     1.446    lsq2/handshake_lsq_lsq2_core/stq_addr_7_q[2]
    SLICE_X51Y71         LUT4 (Prop_lut4_I1_O)        0.043     1.489 f  lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_186/O
                         net (fo=1, routed)           0.299     1.787    lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_186_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I1_O)        0.043     1.830 r  lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_126/O
                         net (fo=4, routed)           0.328     2.159    lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_126_n_0
    SLICE_X50Y69         LUT4 (Prop_lut4_I1_O)        0.043     2.202 r  lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_68/O
                         net (fo=6, routed)           0.338     2.539    lsq2/handshake_lsq_lsq2_core/ld_st_conflict_5_7
    SLICE_X49Y67         LUT4 (Prop_lut4_I0_O)        0.043     2.582 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_24/O
                         net (fo=1, routed)           0.000     2.582    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_24_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.833 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.833    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[31]_i_12_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.882 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.882    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[27]_i_8_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.931 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.931    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[31]_i_11_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     3.038 f  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[27]_i_7/O[2]
                         net (fo=1, routed)           0.386     3.424    lsq2/handshake_lsq_lsq2_core/TEMP_49_double_out1[14]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.118     3.542 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[25]_i_4/O
                         net (fo=33, routed)          0.426     3.968    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[25]_i_4_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I2_O)        0.043     4.011 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_5/O
                         net (fo=1, routed)           0.296     4.306    lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_5_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I2_O)        0.043     4.349 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_2/O
                         net (fo=2, routed)           0.139     4.489    lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_2_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.043     4.532 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_1/O
                         net (fo=33, routed)          0.810     5.342    lsq2/handshake_lsq_lsq2_core/p_25_in
    SLICE_X32Y46         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.150     5.150 r  
                                                      0.000     5.150 r  clk (IN)
                         net (fo=3474, unset)         0.483     5.633    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X32Y46         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[3]/C
                         clock pessimism              0.000     5.633    
                         clock uncertainty           -0.035     5.597    
    SLICE_X32Y46         FDRE (Setup_fdre_C_CE)      -0.194     5.403    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[3]
  -------------------------------------------------------------------
                         required time                          5.403    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  0.062    




