{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 22:41:42 2011 " "Info: Processing started: Mon Apr 18 22:41:42 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8253_2 -c 8253_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8253_2 -c 8253_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8253_2 " "Warning: Ignored assignments for entity \"8253_2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8253_2 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8253_2 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8253_2 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8253_2 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I8253f.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I8253f.v" { { "Info" "ISGN_ENTITY_NAME" "1 I8253f " "Info: Found entity 1: I8253f" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Info: Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "D:/download/接口/8253_2/clkdiv.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segout.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segout.v" { { "Info" "ISGN_ENTITY_NAME" "1 segout " "Info: Found entity 1: segout" {  } { { "segout.v" "" { Text "D:/download/接口/8253_2/segout.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8253_down.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8253_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8253_down " "Info: Found entity 1: 8253_down" {  } { { "8253_down.bdf" "" { Schematic "D:/download/接口/8253_2/8253_down.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "I8253f " "Info: Elaborating entity \"I8253f\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(79) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(79): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(85) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(85): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(86) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(86): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(88) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(88): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(89) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(89): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(112) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(112): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write1 I8253f.v(96) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(96): inferring latch(es) for variable \"write1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write2 I8253f.v(96) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(96): inferring latch(es) for variable \"write2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read0 I8253f.v(96) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(96): inferring latch(es) for variable \"read0\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read1 I8253f.v(96) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(96): inferring latch(es) for variable \"read1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read2 I8253f.v(96) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(96): inferring latch(es) for variable \"read2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmd I8253f.v(96) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(96): inferring latch(es) for variable \"cmd\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt0 I8253f.v(146) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(146): variable \"cnt0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt1 I8253f.v(148) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(148): variable \"cnt1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt2 I8253f.v(150) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(150): variable \"cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmd0 I8253f.v(142) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(142): inferring latch(es) for variable \"cmd0\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmd1 I8253f.v(142) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(142): inferring latch(es) for variable \"cmd1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmd2 I8253f.v(142) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(142): inferring latch(es) for variable \"cmd2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lock I8253f.v(142) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(142): inferring latch(es) for variable \"lock\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I8253f.v(187) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(187): truncated value with size 32 to match size of target (2)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I8253f.v(197) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(197): truncated value with size 32 to match size of target (2)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I8253f.v(205) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(205): truncated value with size 32 to match size of target (16)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt1 I8253f.v(211) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(211): variable \"cnt1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(211) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(211): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt1 I8253f.v(212) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(212): variable \"cnt1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(212) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(212): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt1 I8253f.v(213) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(213): variable \"cnt1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(213) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(213): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt1 I8253f.v(214) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(214): variable \"cnt1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set1 I8253f.v(214) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(214): variable \"set1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(214) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(214): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt1 I8253f.v(215) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(215): variable \"cnt1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(215) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(215): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt1 I8253f.v(216) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(216): variable \"cnt1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(216) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(216): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(210) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(210): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 210 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_out I8253f.v(208) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(208): inferring latch(es) for variable \"clk_out\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I8253f.v(242) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(242): truncated value with size 32 to match size of target (2)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I8253f.v(252) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(252): truncated value with size 32 to match size of target (2)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I8253f.v(260) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(260): truncated value with size 32 to match size of target (16)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt0 I8253f.v(266) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(266): variable \"cnt0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(266) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(266): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt0 I8253f.v(267) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(267): variable \"cnt0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(267) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(267): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt0 I8253f.v(268) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(268): variable \"cnt0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(268) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(268): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt0 I8253f.v(269) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(269): variable \"cnt0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set0 I8253f.v(269) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(269): variable \"set0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(269) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(269): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt0 I8253f.v(270) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(270): variable \"cnt0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(270) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(270): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt0 I8253f.v(271) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(271): variable \"cnt0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(271) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(271): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(265) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(265): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 265 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_out I8253f.v(263) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(263): inferring latch(es) for variable \"clk_out\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 263 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I8253f.v(297) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(297): truncated value with size 32 to match size of target (2)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I8253f.v(307) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(307): truncated value with size 32 to match size of target (2)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I8253f.v(315) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(315): truncated value with size 32 to match size of target (16)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt2 I8253f.v(321) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(321): variable \"cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 321 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(321) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(321): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt2 I8253f.v(322) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(322): variable \"cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(322) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(322): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt2 I8253f.v(323) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(323): variable \"cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(323) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(323): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt2 I8253f.v(324) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(324): variable \"cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set2 I8253f.v(324) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(324): variable \"set2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(324) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(324): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt2 I8253f.v(325) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(325): variable \"cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(325) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(325): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt2 I8253f.v(326) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(326): variable \"cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(326) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(326): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(320) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(320): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 320 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_out I8253f.v(318) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(318): inferring latch(es) for variable \"clk_out\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write0 I8253f.v(334) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(334): variable \"write0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmd0 I8253f.v(336) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(336): variable \"cmd0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(339) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(339): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(345) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(345): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 345 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wlh0 I8253f.v(350) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(350): variable \"wlh0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 350 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(351) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(351): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 351 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wlh0 I8253f.v(352) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(352): variable \"wlh0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 352 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(354) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(354): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 354 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(336) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(336): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 336 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wover0 I8253f.v(360) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(360): variable \"wover0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 360 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write1 I8253f.v(369) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(369): variable \"write1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmd1 I8253f.v(371) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(371): variable \"cmd1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(374) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(374): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(380) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(380): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 380 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wlh1 I8253f.v(385) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(385): variable \"wlh1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 385 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(386) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(386): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 386 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wlh1 I8253f.v(387) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(387): variable \"wlh1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 387 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(389) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(389): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 389 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(371) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(371): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 371 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wover1 I8253f.v(395) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(395): variable \"wover1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write2 I8253f.v(403) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(403): variable \"write2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 403 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmd2 I8253f.v(405) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(405): variable \"cmd2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 405 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(408) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(408): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 408 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(414) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(414): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 414 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wlh2 I8253f.v(419) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(419): variable \"wlh2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 419 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(420) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(420): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 420 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wlh2 I8253f.v(421) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(421): variable \"wlh2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 421 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(423) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(423): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 423 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(405) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(405): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 405 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wover2 I8253f.v(429) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(429): variable \"wover2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 429 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read0 I8253f.v(437) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(437): variable \"read0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 437 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmd0 I8253f.v(439) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(439): variable \"cmd0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 439 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(442) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(442): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 442 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(447) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(447): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 447 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rlh0 I8253f.v(452) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(452): variable \"rlh0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 452 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(453) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(453): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 453 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rlh0 I8253f.v(454) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(454): variable \"rlh0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 454 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(456) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(456): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 456 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(439) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(439): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 439 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rover0 I8253f.v(462) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(462): variable \"rover0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 462 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read1 I8253f.v(468) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(468): variable \"read1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 468 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmd1 I8253f.v(470) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(470): variable \"cmd1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 470 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(473) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(473): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 473 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(478) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(478): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 478 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rlh1 I8253f.v(483) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(483): variable \"rlh1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 483 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(484) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(484): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 484 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rlh1 I8253f.v(485) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(485): variable \"rlh1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 485 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(487) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(487): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 487 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(470) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(470): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 470 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rover1 I8253f.v(493) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(493): variable \"rover1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 493 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read2 I8253f.v(499) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(499): variable \"read2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 499 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmd2 I8253f.v(501) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(501): variable \"cmd2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 501 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(504) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(504): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 504 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(509) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(509): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 509 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rlh2 I8253f.v(514) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(514): variable \"rlh2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 514 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(515) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(515): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 515 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rlh2 I8253f.v(516) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(516): variable \"rlh2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 516 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(518) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(518): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 518 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(501) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(501): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 501 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rover2 I8253f.v(524) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(524): variable \"rover2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 524 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set0 I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"set0\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wover0 I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"wover0\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wreset0 I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"wreset0\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set1 I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"set1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wover1 I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"wover1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wreset1 I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"wreset1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set2 I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"set2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wover2 I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"wover2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wreset2 I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"wreset2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataout I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"dataout\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rover0 I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"rover0\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rreset0 I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"rreset0\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rover1 I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"rover1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rreset1 I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"rreset1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rover2 I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"rover2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rreset2 I8253f.v(331) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(331): inferring latch(es) for variable \"rreset2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rreset2 I8253f.v(331) " "Info (10041): Inferred latch for \"rreset2\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rover2 I8253f.v(331) " "Info (10041): Inferred latch for \"rover2\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rreset1 I8253f.v(331) " "Info (10041): Inferred latch for \"rreset1\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rover1 I8253f.v(331) " "Info (10041): Inferred latch for \"rover1\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rreset0 I8253f.v(331) " "Info (10041): Inferred latch for \"rreset0\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rover0 I8253f.v(331) " "Info (10041): Inferred latch for \"rover0\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[0\] I8253f.v(331) " "Info (10041): Inferred latch for \"dataout\[0\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[1\] I8253f.v(331) " "Info (10041): Inferred latch for \"dataout\[1\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[2\] I8253f.v(331) " "Info (10041): Inferred latch for \"dataout\[2\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[3\] I8253f.v(331) " "Info (10041): Inferred latch for \"dataout\[3\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[4\] I8253f.v(331) " "Info (10041): Inferred latch for \"dataout\[4\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[5\] I8253f.v(331) " "Info (10041): Inferred latch for \"dataout\[5\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[6\] I8253f.v(331) " "Info (10041): Inferred latch for \"dataout\[6\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[7\] I8253f.v(331) " "Info (10041): Inferred latch for \"dataout\[7\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wreset2 I8253f.v(331) " "Info (10041): Inferred latch for \"wreset2\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wover2 I8253f.v(331) " "Info (10041): Inferred latch for \"wover2\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[0\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[0\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[1\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[1\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[2\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[2\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[3\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[3\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[4\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[4\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[5\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[5\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[6\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[6\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[7\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[7\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[8\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[8\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[9\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[9\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[10\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[10\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[11\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[11\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[12\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[12\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[13\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[13\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[14\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[14\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[15\] I8253f.v(331) " "Info (10041): Inferred latch for \"set2\[15\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wreset1 I8253f.v(331) " "Info (10041): Inferred latch for \"wreset1\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wover1 I8253f.v(331) " "Info (10041): Inferred latch for \"wover1\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[0\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[0\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[1\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[1\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[2\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[2\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[3\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[3\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[4\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[4\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[5\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[5\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[6\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[6\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[7\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[7\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[8\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[8\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[9\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[9\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[10\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[10\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[11\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[11\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[12\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[12\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[13\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[13\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[14\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[14\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[15\] I8253f.v(331) " "Info (10041): Inferred latch for \"set1\[15\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wreset0 I8253f.v(331) " "Info (10041): Inferred latch for \"wreset0\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wover0 I8253f.v(331) " "Info (10041): Inferred latch for \"wover0\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[0\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[0\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[1\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[1\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[2\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[2\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[3\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[3\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[4\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[4\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[5\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[5\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[6\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[6\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[7\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[7\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[8\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[8\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[9\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[9\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[10\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[10\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[11\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[11\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[12\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[12\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[13\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[13\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[14\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[14\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[15\] I8253f.v(331) " "Info (10041): Inferred latch for \"set0\[15\]\" at I8253f.v(331)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out\[2\] I8253f.v(318) " "Info (10041): Inferred latch for \"clk_out\[2\]\" at I8253f.v(318)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out\[0\] I8253f.v(263) " "Info (10041): Inferred latch for \"clk_out\[0\]\" at I8253f.v(263)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out\[1\] I8253f.v(208) " "Info (10041): Inferred latch for \"clk_out\[1\]\" at I8253f.v(208)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[0\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[0\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[1\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[1\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[2\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[2\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[3\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[3\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[4\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[4\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[5\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[5\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[6\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[6\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[7\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[7\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[8\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[8\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[9\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[9\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[10\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[10\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[11\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[11\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[12\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[12\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[13\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[13\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[14\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[14\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[15\] I8253f.v(142) " "Info (10041): Inferred latch for \"lock\[15\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd2\[1\] I8253f.v(142) " "Info (10041): Inferred latch for \"cmd2\[1\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd2\[2\] I8253f.v(142) " "Info (10041): Inferred latch for \"cmd2\[2\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd2\[3\] I8253f.v(142) " "Info (10041): Inferred latch for \"cmd2\[3\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd2\[4\] I8253f.v(142) " "Info (10041): Inferred latch for \"cmd2\[4\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd2\[5\] I8253f.v(142) " "Info (10041): Inferred latch for \"cmd2\[5\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd1\[1\] I8253f.v(142) " "Info (10041): Inferred latch for \"cmd1\[1\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd1\[2\] I8253f.v(142) " "Info (10041): Inferred latch for \"cmd1\[2\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd1\[3\] I8253f.v(142) " "Info (10041): Inferred latch for \"cmd1\[3\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd1\[4\] I8253f.v(142) " "Info (10041): Inferred latch for \"cmd1\[4\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd1\[5\] I8253f.v(142) " "Info (10041): Inferred latch for \"cmd1\[5\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd0\[1\] I8253f.v(142) " "Info (10041): Inferred latch for \"cmd0\[1\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd0\[2\] I8253f.v(142) " "Info (10041): Inferred latch for \"cmd0\[2\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd0\[3\] I8253f.v(142) " "Info (10041): Inferred latch for \"cmd0\[3\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd0\[4\] I8253f.v(142) " "Info (10041): Inferred latch for \"cmd0\[4\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd0\[5\] I8253f.v(142) " "Info (10041): Inferred latch for \"cmd0\[5\]\" at I8253f.v(142)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[0\] I8253f.v(96) " "Info (10041): Inferred latch for \"cmd\[0\]\" at I8253f.v(96)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[1\] I8253f.v(96) " "Info (10041): Inferred latch for \"cmd\[1\]\" at I8253f.v(96)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[2\] I8253f.v(96) " "Info (10041): Inferred latch for \"cmd\[2\]\" at I8253f.v(96)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[3\] I8253f.v(96) " "Info (10041): Inferred latch for \"cmd\[3\]\" at I8253f.v(96)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[4\] I8253f.v(96) " "Info (10041): Inferred latch for \"cmd\[4\]\" at I8253f.v(96)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[5\] I8253f.v(96) " "Info (10041): Inferred latch for \"cmd\[5\]\" at I8253f.v(96)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[6\] I8253f.v(96) " "Info (10041): Inferred latch for \"cmd\[6\]\" at I8253f.v(96)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[7\] I8253f.v(96) " "Info (10041): Inferred latch for \"cmd\[7\]\" at I8253f.v(96)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read2 I8253f.v(96) " "Info (10041): Inferred latch for \"read2\" at I8253f.v(96)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read1 I8253f.v(96) " "Info (10041): Inferred latch for \"read1\" at I8253f.v(96)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read0 I8253f.v(96) " "Info (10041): Inferred latch for \"read0\" at I8253f.v(96)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write2 I8253f.v(96) " "Info (10041): Inferred latch for \"write2\" at I8253f.v(96)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write1 I8253f.v(96) " "Info (10041): Inferred latch for \"write1\" at I8253f.v(96)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[0\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[1\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[2\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[3\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[3\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[4\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[4\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[5\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[5\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[6\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[6\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[7\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[7\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[8\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[8\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[9\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[9\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[10\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[10\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[11\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[11\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[12\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[12\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[13\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[13\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[14\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[14\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[15\] I8253f.v(83) " "Info (10041): Inferred latch for \"buffer\[15\]\" at I8253f.v(83)" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rlh1\[1\] clear GND " "Warning (14130): Reduced register \"rlh1\[1\]\" with stuck clear port to stuck value GND" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 194 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rlh1\[0\] clear GND " "Warning (14130): Reduced register \"rlh1\[0\]\" with stuck clear port to stuck value GND" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 194 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "reg0a High " "Info: Power-up level of register \"reg0a\" is not specified -- using power-up level of High to minimize register" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg0a data_in VCC " "Warning (14130): Reduced register \"reg0a\" with stuck data_in port to stuck value VCC" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rlh0\[1\] clear GND " "Warning (14130): Reduced register \"rlh0\[1\]\" with stuck clear port to stuck value GND" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 249 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rlh0\[0\] clear GND " "Warning (14130): Reduced register \"rlh0\[0\]\" with stuck clear port to stuck value GND" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 249 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "reg2a High " "Info: Power-up level of register \"reg2a\" is not specified -- using power-up level of High to minimize register" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg2a data_in VCC " "Warning (14130): Reduced register \"reg2a\" with stuck data_in port to stuck value VCC" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rlh2\[1\] clear GND " "Warning (14130): Reduced register \"rlh2\[1\]\" with stuck clear port to stuck value GND" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 304 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rlh2\[0\] clear GND " "Warning (14130): Reduced register \"rlh2\[0\]\" with stuck clear port to stuck value GND" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 304 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[0\]\$latch " "Warning: Latch dataout\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[1\]\$latch " "Warning: Latch dataout\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[2\]\$latch " "Warning: Latch dataout\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[3\]\$latch " "Warning: Latch dataout\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[4\]\$latch " "Warning: Latch dataout\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[5\]\$latch " "Warning: Latch dataout\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[6\]\$latch " "Warning: Latch dataout\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[7\]\$latch " "Warning: Latch dataout\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "clk_out\[0\]\$latch " "Warning: Latch clk_out\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[3\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 263 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "clk_out\[1\]\$latch " "Warning: Latch clk_out\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd1\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd1\[3\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 208 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "clk_out\[2\]\$latch " "Warning: Latch clk_out\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd2\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd2\[3\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 318 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "read2 " "Warning: Latch read2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA A0 " "Warning: Ports D and ENA on the latch are fed by the same signal A0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "read1 " "Warning: Latch read1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA A0 " "Warning: Ports D and ENA on the latch are fed by the same signal A0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "read0 " "Warning: Latch read0 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA A0 " "Warning: Ports D and ENA on the latch are fed by the same signal A0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[8\] " "Warning: Latch lock\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[0\] " "Warning: Latch lock\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cmd0\[5\] " "Warning: Latch cmd0\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cmd2\[4\] " "Warning: Latch cmd2\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[4\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cmd1\[4\] " "Warning: Latch cmd1\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[4\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cmd2\[5\] " "Warning: Latch cmd2\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cmd1\[5\] " "Warning: Latch cmd1\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cmd0\[4\] " "Warning: Latch cmd0\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[4\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[9\] " "Warning: Latch lock\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[1\] " "Warning: Latch lock\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[10\] " "Warning: Latch lock\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[2\] " "Warning: Latch lock\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[11\] " "Warning: Latch lock\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[3\] " "Warning: Latch lock\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[12\] " "Warning: Latch lock\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[4\] " "Warning: Latch lock\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[13\] " "Warning: Latch lock\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[5\] " "Warning: Latch lock\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[14\] " "Warning: Latch lock\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[6\] " "Warning: Latch lock\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[15\] " "Warning: Latch lock\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lock\[7\] " "Warning: Latch lock\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[6\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set0\[11\] " "Warning: Latch set0\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set0\[10\] " "Warning: Latch set0\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set0\[9\] " "Warning: Latch set0\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set0\[8\] " "Warning: Latch set0\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cmd0\[1\] " "Warning: Latch cmd0\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[1\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cmd0\[2\] " "Warning: Latch cmd0\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[2\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cmd0\[3\] " "Warning: Latch cmd0\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[3\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set1\[14\] " "Warning: Latch set1\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd1\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set1\[13\] " "Warning: Latch set1\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd1\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set1\[12\] " "Warning: Latch set1\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd1\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set1\[11\] " "Warning: Latch set1\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd1\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set1\[10\] " "Warning: Latch set1\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd1\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set1\[9\] " "Warning: Latch set1\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd1\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set1\[8\] " "Warning: Latch set1\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd1\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cmd1\[1\] " "Warning: Latch cmd1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[1\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cmd1\[2\] " "Warning: Latch cmd1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[2\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cmd1\[3\] " "Warning: Latch cmd1\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[3\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cmd2\[2\] " "Warning: Latch cmd2\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[2\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cmd2\[1\] " "Warning: Latch cmd2\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[1\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set2\[14\] " "Warning: Latch set2\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd2\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set2\[13\] " "Warning: Latch set2\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd2\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set2\[12\] " "Warning: Latch set2\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd2\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set2\[11\] " "Warning: Latch set2\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd2\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set2\[10\] " "Warning: Latch set2\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd2\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set2\[9\] " "Warning: Latch set2\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd2\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set2\[8\] " "Warning: Latch set2\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd2\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cmd2\[3\] " "Warning: Latch cmd2\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd\[3\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[0\] " "Warning: Latch buffer\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[0\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[0\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[1\] " "Warning: Latch buffer\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[1\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[1\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[2\] " "Warning: Latch buffer\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[2\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[2\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[3\] " "Warning: Latch buffer\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[3\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[3\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[4\] " "Warning: Latch buffer\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[4\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[4\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[5\] " "Warning: Latch buffer\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[5\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[5\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[6\] " "Warning: Latch buffer\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[6\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[6\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[7\] " "Warning: Latch buffer\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[7\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[7\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[8\] " "Warning: Latch buffer\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[8\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[8\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[9\] " "Warning: Latch buffer\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[9\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[9\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[10\] " "Warning: Latch buffer\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[10\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[10\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[11\] " "Warning: Latch buffer\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[11\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[11\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[12\] " "Warning: Latch buffer\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[12\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[12\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[13\] " "Warning: Latch buffer\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[13\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[13\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[14\] " "Warning: Latch buffer\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[14\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[14\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "buffer\[15\] " "Warning: Latch buffer\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt0\[15\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal cnt0\[15\]~reg0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set0\[12\] " "Warning: Latch set0\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set0\[13\] " "Warning: Latch set0\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set0\[14\] " "Warning: Latch set0\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set0\[15\] " "Warning: Latch set0\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd0\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set1\[15\] " "Warning: Latch set1\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd1\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "write1 " "Warning: Latch write1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA A0 " "Warning: Ports D and ENA on the latch are fed by the same signal A0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set2\[15\] " "Warning: Latch set2\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cmd2\[5\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "write2 " "Warning: Latch write2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA A0 " "Warning: Ports D and ENA on the latch are fed by the same signal A0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "wover0 " "Warning: Latch wover0 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder0 " "Warning: Ports D and ENA on the latch are fed by the same signal Decoder0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "wover1 " "Warning: Latch wover1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA write1 " "Warning: Ports D and ENA on the latch are fed by the same signal write1" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "wover2 " "Warning: Latch wover2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA write2 " "Warning: Ports D and ENA on the latch are fed by the same signal write2" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[0\]~reg0 cnt0\[0\]~reg0_emulated cnt0\[0\]~reg0latch " "Warning (13310): Register \"cnt0\[0\]~reg0\" converted into equivalent circuit using register \"cnt0\[0\]~reg0_emulated\" and latch \"cnt0\[0\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[1\]~reg0 cnt0\[1\]~reg0_emulated cnt0\[1\]~reg0latch " "Warning (13310): Register \"cnt0\[1\]~reg0\" converted into equivalent circuit using register \"cnt0\[1\]~reg0_emulated\" and latch \"cnt0\[1\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[2\]~reg0 cnt0\[2\]~reg0_emulated cnt0\[2\]~reg0latch " "Warning (13310): Register \"cnt0\[2\]~reg0\" converted into equivalent circuit using register \"cnt0\[2\]~reg0_emulated\" and latch \"cnt0\[2\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[3\]~reg0 cnt0\[3\]~reg0_emulated cnt0\[3\]~reg0latch " "Warning (13310): Register \"cnt0\[3\]~reg0\" converted into equivalent circuit using register \"cnt0\[3\]~reg0_emulated\" and latch \"cnt0\[3\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[4\]~reg0 cnt0\[4\]~reg0_emulated cnt0\[4\]~reg0latch " "Warning (13310): Register \"cnt0\[4\]~reg0\" converted into equivalent circuit using register \"cnt0\[4\]~reg0_emulated\" and latch \"cnt0\[4\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[5\]~reg0 cnt0\[5\]~reg0_emulated cnt0\[5\]~reg0latch " "Warning (13310): Register \"cnt0\[5\]~reg0\" converted into equivalent circuit using register \"cnt0\[5\]~reg0_emulated\" and latch \"cnt0\[5\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[6\]~reg0 cnt0\[6\]~reg0_emulated cnt0\[6\]~reg0latch " "Warning (13310): Register \"cnt0\[6\]~reg0\" converted into equivalent circuit using register \"cnt0\[6\]~reg0_emulated\" and latch \"cnt0\[6\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[7\]~reg0 cnt0\[7\]~reg0_emulated cnt0\[7\]~reg0latch " "Warning (13310): Register \"cnt0\[7\]~reg0\" converted into equivalent circuit using register \"cnt0\[7\]~reg0_emulated\" and latch \"cnt0\[7\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[8\]~reg0 cnt0\[8\]~reg0_emulated cnt0\[8\]~reg0latch " "Warning (13310): Register \"cnt0\[8\]~reg0\" converted into equivalent circuit using register \"cnt0\[8\]~reg0_emulated\" and latch \"cnt0\[8\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[9\]~reg0 cnt0\[9\]~reg0_emulated cnt0\[9\]~reg0latch " "Warning (13310): Register \"cnt0\[9\]~reg0\" converted into equivalent circuit using register \"cnt0\[9\]~reg0_emulated\" and latch \"cnt0\[9\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[10\]~reg0 cnt0\[10\]~reg0_emulated cnt0\[10\]~reg0latch " "Warning (13310): Register \"cnt0\[10\]~reg0\" converted into equivalent circuit using register \"cnt0\[10\]~reg0_emulated\" and latch \"cnt0\[10\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[11\]~reg0 cnt0\[11\]~reg0_emulated cnt0\[11\]~reg0latch " "Warning (13310): Register \"cnt0\[11\]~reg0\" converted into equivalent circuit using register \"cnt0\[11\]~reg0_emulated\" and latch \"cnt0\[11\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[12\]~reg0 cnt0\[12\]~reg0_emulated cnt0\[12\]~reg0latch " "Warning (13310): Register \"cnt0\[12\]~reg0\" converted into equivalent circuit using register \"cnt0\[12\]~reg0_emulated\" and latch \"cnt0\[12\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[13\]~reg0 cnt0\[13\]~reg0_emulated cnt0\[13\]~reg0latch " "Warning (13310): Register \"cnt0\[13\]~reg0\" converted into equivalent circuit using register \"cnt0\[13\]~reg0_emulated\" and latch \"cnt0\[13\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[14\]~reg0 cnt0\[14\]~reg0_emulated cnt0\[14\]~reg0latch " "Warning (13310): Register \"cnt0\[14\]~reg0\" converted into equivalent circuit using register \"cnt0\[14\]~reg0_emulated\" and latch \"cnt0\[14\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt0\[15\]~reg0 cnt0\[15\]~reg0_emulated cnt0\[15\]~reg0latch " "Warning (13310): Register \"cnt0\[15\]~reg0\" converted into equivalent circuit using register \"cnt0\[15\]~reg0_emulated\" and latch \"cnt0\[15\]~reg0latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[15\] cnt1\[15\]~_emulated cnt1\[15\]~latch " "Warning (13310): Register \"cnt1\[15\]\" converted into equivalent circuit using register \"cnt1\[15\]~_emulated\" and latch \"cnt1\[15\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[14\] cnt1\[14\]~_emulated cnt1\[14\]~latch " "Warning (13310): Register \"cnt1\[14\]\" converted into equivalent circuit using register \"cnt1\[14\]~_emulated\" and latch \"cnt1\[14\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[13\] cnt1\[13\]~_emulated cnt1\[13\]~latch " "Warning (13310): Register \"cnt1\[13\]\" converted into equivalent circuit using register \"cnt1\[13\]~_emulated\" and latch \"cnt1\[13\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[12\] cnt1\[12\]~_emulated cnt1\[12\]~latch " "Warning (13310): Register \"cnt1\[12\]\" converted into equivalent circuit using register \"cnt1\[12\]~_emulated\" and latch \"cnt1\[12\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[11\] cnt1\[11\]~_emulated cnt1\[11\]~latch " "Warning (13310): Register \"cnt1\[11\]\" converted into equivalent circuit using register \"cnt1\[11\]~_emulated\" and latch \"cnt1\[11\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[10\] cnt1\[10\]~_emulated cnt1\[10\]~latch " "Warning (13310): Register \"cnt1\[10\]\" converted into equivalent circuit using register \"cnt1\[10\]~_emulated\" and latch \"cnt1\[10\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[9\] cnt1\[9\]~_emulated cnt1\[9\]~latch " "Warning (13310): Register \"cnt1\[9\]\" converted into equivalent circuit using register \"cnt1\[9\]~_emulated\" and latch \"cnt1\[9\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[8\] cnt1\[8\]~_emulated cnt1\[8\]~latch " "Warning (13310): Register \"cnt1\[8\]\" converted into equivalent circuit using register \"cnt1\[8\]~_emulated\" and latch \"cnt1\[8\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[7\] cnt1\[7\]~_emulated cnt1\[7\]~latch " "Warning (13310): Register \"cnt1\[7\]\" converted into equivalent circuit using register \"cnt1\[7\]~_emulated\" and latch \"cnt1\[7\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[6\] cnt1\[6\]~_emulated cnt1\[6\]~latch " "Warning (13310): Register \"cnt1\[6\]\" converted into equivalent circuit using register \"cnt1\[6\]~_emulated\" and latch \"cnt1\[6\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[5\] cnt1\[5\]~_emulated cnt1\[5\]~latch " "Warning (13310): Register \"cnt1\[5\]\" converted into equivalent circuit using register \"cnt1\[5\]~_emulated\" and latch \"cnt1\[5\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[4\] cnt1\[4\]~_emulated cnt1\[4\]~latch " "Warning (13310): Register \"cnt1\[4\]\" converted into equivalent circuit using register \"cnt1\[4\]~_emulated\" and latch \"cnt1\[4\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[3\] cnt1\[3\]~_emulated cnt1\[3\]~latch " "Warning (13310): Register \"cnt1\[3\]\" converted into equivalent circuit using register \"cnt1\[3\]~_emulated\" and latch \"cnt1\[3\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[2\] cnt1\[2\]~_emulated cnt1\[2\]~latch " "Warning (13310): Register \"cnt1\[2\]\" converted into equivalent circuit using register \"cnt1\[2\]~_emulated\" and latch \"cnt1\[2\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[1\] cnt1\[1\]~_emulated cnt1\[1\]~latch " "Warning (13310): Register \"cnt1\[1\]\" converted into equivalent circuit using register \"cnt1\[1\]~_emulated\" and latch \"cnt1\[1\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt1\[0\] cnt1\[0\]~_emulated cnt1\[0\]~latch " "Warning (13310): Register \"cnt1\[0\]\" converted into equivalent circuit using register \"cnt1\[0\]~_emulated\" and latch \"cnt1\[0\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[15\] cnt2\[15\]~_emulated cnt2\[15\]~latch " "Warning (13310): Register \"cnt2\[15\]\" converted into equivalent circuit using register \"cnt2\[15\]~_emulated\" and latch \"cnt2\[15\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[14\] cnt2\[14\]~_emulated cnt2\[14\]~latch " "Warning (13310): Register \"cnt2\[14\]\" converted into equivalent circuit using register \"cnt2\[14\]~_emulated\" and latch \"cnt2\[14\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[13\] cnt2\[13\]~_emulated cnt2\[13\]~latch " "Warning (13310): Register \"cnt2\[13\]\" converted into equivalent circuit using register \"cnt2\[13\]~_emulated\" and latch \"cnt2\[13\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[12\] cnt2\[12\]~_emulated cnt2\[12\]~latch " "Warning (13310): Register \"cnt2\[12\]\" converted into equivalent circuit using register \"cnt2\[12\]~_emulated\" and latch \"cnt2\[12\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[11\] cnt2\[11\]~_emulated cnt2\[11\]~latch " "Warning (13310): Register \"cnt2\[11\]\" converted into equivalent circuit using register \"cnt2\[11\]~_emulated\" and latch \"cnt2\[11\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[10\] cnt2\[10\]~_emulated cnt2\[10\]~latch " "Warning (13310): Register \"cnt2\[10\]\" converted into equivalent circuit using register \"cnt2\[10\]~_emulated\" and latch \"cnt2\[10\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[9\] cnt2\[9\]~_emulated cnt2\[9\]~latch " "Warning (13310): Register \"cnt2\[9\]\" converted into equivalent circuit using register \"cnt2\[9\]~_emulated\" and latch \"cnt2\[9\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[8\] cnt2\[8\]~_emulated cnt2\[8\]~latch " "Warning (13310): Register \"cnt2\[8\]\" converted into equivalent circuit using register \"cnt2\[8\]~_emulated\" and latch \"cnt2\[8\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[7\] cnt2\[7\]~_emulated cnt2\[7\]~latch " "Warning (13310): Register \"cnt2\[7\]\" converted into equivalent circuit using register \"cnt2\[7\]~_emulated\" and latch \"cnt2\[7\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[6\] cnt2\[6\]~_emulated cnt2\[6\]~latch " "Warning (13310): Register \"cnt2\[6\]\" converted into equivalent circuit using register \"cnt2\[6\]~_emulated\" and latch \"cnt2\[6\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[5\] cnt2\[5\]~_emulated cnt2\[5\]~latch " "Warning (13310): Register \"cnt2\[5\]\" converted into equivalent circuit using register \"cnt2\[5\]~_emulated\" and latch \"cnt2\[5\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[4\] cnt2\[4\]~_emulated cnt2\[4\]~latch " "Warning (13310): Register \"cnt2\[4\]\" converted into equivalent circuit using register \"cnt2\[4\]~_emulated\" and latch \"cnt2\[4\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[3\] cnt2\[3\]~_emulated cnt2\[3\]~latch " "Warning (13310): Register \"cnt2\[3\]\" converted into equivalent circuit using register \"cnt2\[3\]~_emulated\" and latch \"cnt2\[3\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[2\] cnt2\[2\]~_emulated cnt2\[2\]~latch " "Warning (13310): Register \"cnt2\[2\]\" converted into equivalent circuit using register \"cnt2\[2\]~_emulated\" and latch \"cnt2\[2\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[1\] cnt2\[1\]~_emulated cnt2\[1\]~latch " "Warning (13310): Register \"cnt2\[1\]\" converted into equivalent circuit using register \"cnt2\[1\]~_emulated\" and latch \"cnt2\[1\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cnt2\[0\] cnt2\[0\]~_emulated cnt2\[0\]~latch " "Warning (13310): Register \"cnt2\[0\]\" converted into equivalent circuit using register \"cnt2\[0\]~_emulated\" and latch \"cnt2\[0\]~latch\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0}  } {  } 0 0 "Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8253_2 " "Warning: Ignored assignments for entity \"8253_2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8253_2 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8253_2 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8253_2 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8253_2 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "650 " "Info: Implemented 650 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "602 " "Info: Implemented 602 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 392 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 392 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Allocated 174 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 22:41:46 2011 " "Info: Processing ended: Mon Apr 18 22:41:46 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 22:41:48 2011 " "Info: Processing started: Mon Apr 18 22:41:48 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 8253_2 -c 8253_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 8253_2 -c 8253_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "8253_2 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"8253_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "705 Top " "Info: Previous placement does not exist for 705 of 705 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 48 " "Warning: No exact pin location assignment(s) for 42 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[0\] " "Info: Pin dataout\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { dataout[0] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[1\] " "Info: Pin dataout\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { dataout[1] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[2\] " "Info: Pin dataout\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { dataout[2] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[3\] " "Info: Pin dataout\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { dataout[3] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[4\] " "Info: Pin dataout\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { dataout[4] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[5\] " "Info: Pin dataout\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { dataout[5] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[6\] " "Info: Pin dataout\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { dataout[6] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[7\] " "Info: Pin dataout\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { dataout[7] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_out\[0\] " "Info: Pin clk_out\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { clk_out[0] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 263 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_out[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_out\[1\] " "Info: Pin clk_out\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { clk_out[1] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 208 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_out[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_out\[2\] " "Info: Pin clk_out\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { clk_out[2] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 318 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_out[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[0\] " "Info: Pin cnt0\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[0] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[1\] " "Info: Pin cnt0\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[1] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[2\] " "Info: Pin cnt0\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[2] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[3\] " "Info: Pin cnt0\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[3] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[4\] " "Info: Pin cnt0\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[4] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[5\] " "Info: Pin cnt0\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[5] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[6\] " "Info: Pin cnt0\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[6] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[7\] " "Info: Pin cnt0\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[7] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[8\] " "Info: Pin cnt0\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[8] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[8] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[9\] " "Info: Pin cnt0\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[9] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[9] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[10\] " "Info: Pin cnt0\[10\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[10] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[10] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[11\] " "Info: Pin cnt0\[11\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[11] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[11] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[12\] " "Info: Pin cnt0\[12\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[12] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[12] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[13\] " "Info: Pin cnt0\[13\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[13] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[13] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[14\] " "Info: Pin cnt0\[14\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[14] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt0\[15\] " "Info: Pin cnt0\[15\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { cnt0[15] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[15] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Info: Pin en not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { en } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 9 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[3\] " "Info: Pin datain\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { datain[3] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 6 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[2\] " "Info: Pin datain\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { datain[2] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 6 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[1\] " "Info: Pin datain\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { datain[1] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 6 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[0\] " "Info: Pin datain\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { datain[0] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 6 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[7\] " "Info: Pin datain\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { datain[7] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 6 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[6\] " "Info: Pin datain\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { datain[6] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 6 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[5\] " "Info: Pin datain\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { datain[5] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 6 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain\[4\] " "Info: Pin datain\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { datain[4] } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 6 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gate0 " "Info: Pin gate0 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { gate0 } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gate1 " "Info: Pin gate1 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { gate1 } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk1 " "Info: Pin clk1 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { clk1 } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk2 " "Info: Pin clk2 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { clk2 } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gate2 " "Info: Pin gate2 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { gate2 } } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "all_set1~566  " "Info: Automatically promoted node all_set1~566 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt1\[15\]~head_lut " "Info: Destination node cnt1\[15\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt1\[14\]~head_lut " "Info: Destination node cnt1\[14\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt1\[13\]~head_lut " "Info: Destination node cnt1\[13\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt1\[12\]~head_lut " "Info: Destination node cnt1\[12\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt1\[11\]~head_lut " "Info: Destination node cnt1\[11\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt1\[10\]~head_lut " "Info: Destination node cnt1\[10\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt1\[9\]~head_lut " "Info: Destination node cnt1\[9\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt1\[8\]~head_lut " "Info: Destination node cnt1\[8\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt1\[7\]~head_lut " "Info: Destination node cnt1\[7\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt1\[6\]~head_lut " "Info: Destination node cnt1\[6\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "all_set2~300  " "Info: Automatically promoted node all_set2~300 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt2\[15\]~head_lut " "Info: Destination node cnt2\[15\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt2\[14\]~head_lut " "Info: Destination node cnt2\[14\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt2\[13\]~head_lut " "Info: Destination node cnt2\[13\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt2\[12\]~head_lut " "Info: Destination node cnt2\[12\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt2\[11\]~head_lut " "Info: Destination node cnt2\[11\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt2\[10\]~head_lut " "Info: Destination node cnt2\[10\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt2\[9\]~head_lut " "Info: Destination node cnt2\[9\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt2\[8\]~head_lut " "Info: Destination node cnt2\[8\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt2\[7\]~head_lut " "Info: Destination node cnt2\[7\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt2\[6\]~head_lut " "Info: Destination node cnt2\[6\]~head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr7~307  " "Info: Automatically promoted node WideOr7~307 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmd1\[1\]~0 " "Info: Destination node cmd1\[1\]~0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd1[1]~0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd1[1]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmd0\[1\]~0 " "Info: Destination node cmd0\[1\]~0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd0[1]~0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd0[1]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmd2\[1\]~0 " "Info: Destination node cmd2\[1\]~0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd2[1]~0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd2[1]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 144 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideOr7~307 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideOr7~307 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer~146  " "Info: Automatically promoted node buffer~146 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer\[15\] " "Info: Destination node buffer\[15\]" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer[15] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer[15] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer~146 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer~146 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux10~93  " "Info: Automatically promoted node Mux10~93 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 501 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~93 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~93 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "all_set0~280  " "Info: Automatically promoted node all_set0~280 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt0\[0\]~reg0head_lut " "Info: Destination node cnt0\[0\]~reg0head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[0]~reg0head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[0]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt0\[1\]~reg0head_lut " "Info: Destination node cnt0\[1\]~reg0head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[1]~reg0head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[1]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt0\[2\]~reg0head_lut " "Info: Destination node cnt0\[2\]~reg0head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[2]~reg0head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[2]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt0\[3\]~reg0head_lut " "Info: Destination node cnt0\[3\]~reg0head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[3]~reg0head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[3]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt0\[4\]~reg0head_lut " "Info: Destination node cnt0\[4\]~reg0head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[4]~reg0head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[4]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt0\[5\]~reg0head_lut " "Info: Destination node cnt0\[5\]~reg0head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[5]~reg0head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[5]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt0\[6\]~reg0head_lut " "Info: Destination node cnt0\[6\]~reg0head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[6]~reg0head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[6]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt0\[7\]~reg0head_lut " "Info: Destination node cnt0\[7\]~reg0head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[7]~reg0head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[7]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt0\[8\]~reg0head_lut " "Info: Destination node cnt0\[8\]~reg0head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[8]~reg0head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[8]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt0\[9\]~reg0head_lut " "Info: Destination node cnt0\[9\]~reg0head_lut" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[9]~reg0head_lut } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[9]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set0~280 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set0~280 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wreset0  " "Info: Automatically promoted node wreset0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wreset0 " "Info: Destination node wreset0" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wreset0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wreset0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wreset0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wreset0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wreset1  " "Info: Automatically promoted node wreset1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wreset1 " "Info: Destination node wreset1" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wreset1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wreset1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wreset1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wreset1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wreset2  " "Info: Automatically promoted node wreset2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wreset2 " "Info: Destination node wreset2" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wreset2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wreset2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wreset2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wreset2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:01 " "Info: Finished register packing: elapsed time is 00:00:01" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 3.30 14 28 0 " "Info: Number of I/O pins in group: 42 (unused VREF, 3.30 VCCIO, 14 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 61 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 57 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GATE0 " "Warning: Node \"GATE0\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "GATE0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Warning: Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning: Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning: Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning: Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning: Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning: Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning: Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Warning: Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning: Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning: Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning: Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning: Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning: Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning: Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Warning: Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Warning: Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Warning: Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Warning: Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Warning: Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Warning: Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Warning: Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning: Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning: Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning: Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning: Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning: Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning: Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning: Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[0\] " "Warning: Node \"in\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[1\] " "Warning: Node \"in\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[2\] " "Warning: Node \"in\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[3\] " "Warning: Node \"in\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[4\] " "Warning: Node \"in\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[5\] " "Warning: Node \"in\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[6\] " "Warning: Node \"in\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[7\] " "Warning: Node \"in\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "td_reset " "Warning: Node \"td_reset\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "td_reset" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.570 ns register register " "Info: Estimated most critical path is register to register delay of 14.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt2\[15\]~latch 1 REG LAB_X37_Y21 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X37_Y21; Fanout = 21; REG Node = 'cnt2\[15\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.195 ns) 9.195 ns cnt2\[0\]~head_lut 2 COMB LOOP LAB_X37_Y21 8 " "Info: 2: + IC(0.000 ns) + CELL(9.195 ns) = 9.195 ns; Loc. = LAB_X37_Y21; Fanout = 8; COMB LOOP Node = 'cnt2\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "cnt2\[0\]~head_lut LAB_X37_Y21 " "Info: Loc. = LAB_X37_Y21; Node \"cnt2\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[11\]~head_lut LAB_X36_Y21 " "Info: Loc. = LAB_X36_Y21; Node \"cnt2\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[3\]~head_lut LAB_X36_Y19 " "Info: Loc. = LAB_X36_Y19; Node \"cnt2\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[12\]~head_lut LAB_X36_Y20 " "Info: Loc. = LAB_X36_Y20; Node \"cnt2\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[4\]~head_lut LAB_X38_Y20 " "Info: Loc. = LAB_X38_Y20; Node \"cnt2\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[13\]~head_lut LAB_X36_Y20 " "Info: Loc. = LAB_X36_Y20; Node \"cnt2\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[5\]~head_lut LAB_X38_Y20 " "Info: Loc. = LAB_X38_Y20; Node \"cnt2\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~167 LAB_X37_Y21 " "Info: Loc. = LAB_X37_Y21; Node \"Equal41~167\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~165 LAB_X36_Y19 " "Info: Loc. = LAB_X36_Y19; Node \"Equal41~165\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[14\]~head_lut LAB_X36_Y20 " "Info: Loc. = LAB_X36_Y20; Node \"cnt2\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[10\]~head_lut LAB_X37_Y22 " "Info: Loc. = LAB_X37_Y22; Node \"cnt2\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[6\]~head_lut LAB_X38_Y20 " "Info: Loc. = LAB_X38_Y20; Node \"cnt2\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[2\]~head_lut LAB_X36_Y19 " "Info: Loc. = LAB_X36_Y19; Node \"cnt2\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~300 LAB_X37_Y21 " "Info: Loc. = LAB_X37_Y21; Node \"all_set2~300\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~299 LAB_X36_Y21 " "Info: Loc. = LAB_X36_Y21; Node \"all_set2~299\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~166 LAB_X37_Y21 " "Info: Loc. = LAB_X37_Y21; Node \"Equal41~166\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~164 LAB_X38_Y20 " "Info: Loc. = LAB_X38_Y20; Node \"Equal41~164\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[15\]~head_lut LAB_X37_Y21 " "Info: Loc. = LAB_X37_Y21; Node \"cnt2\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[7\]~head_lut LAB_X38_Y20 " "Info: Loc. = LAB_X38_Y20; Node \"cnt2\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start2~51 LAB_X36_Y21 " "Info: Loc. = LAB_X36_Y21; Node \"start2~51\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~163 LAB_X37_Y19 " "Info: Loc. = LAB_X37_Y19; Node \"Equal41~163\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[8\]~head_lut LAB_X38_Y19 " "Info: Loc. = LAB_X38_Y19; Node \"cnt2\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~297 LAB_X37_Y21 " "Info: Loc. = LAB_X37_Y21; Node \"all_set2~297\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~162 LAB_X36_Y20 " "Info: Loc. = LAB_X36_Y20; Node \"Equal41~162\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[9\]~head_lut LAB_X36_Y22 " "Info: Loc. = LAB_X36_Y22; Node \"cnt2\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[1\]~head_lut LAB_X36_Y19 " "Info: Loc. = LAB_X36_Y19; Node \"cnt2\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.195 ns" { cnt2[15]~latch cnt2[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.414 ns) 10.492 ns LessThan2~206 3 COMB LAB_X37_Y19 1 " "Info: 3: + IC(0.883 ns) + CELL(0.414 ns) = 10.492 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'LessThan2~206'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { cnt2[0]~head_lut LessThan2~206 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.563 ns LessThan2~208 4 COMB LAB_X37_Y19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 10.563 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'LessThan2~208'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan2~206 LessThan2~208 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.634 ns LessThan2~210 5 COMB LAB_X37_Y19 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 10.634 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'LessThan2~210'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan2~208 LessThan2~210 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.705 ns LessThan2~212 6 COMB LAB_X37_Y19 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 10.705 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'LessThan2~212'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan2~210 LessThan2~212 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.776 ns LessThan2~214 7 COMB LAB_X37_Y19 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 10.776 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'LessThan2~214'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan2~212 LessThan2~214 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.847 ns LessThan2~216 8 COMB LAB_X37_Y19 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 10.847 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'LessThan2~216'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan2~214 LessThan2~216 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.918 ns LessThan2~218 9 COMB LAB_X37_Y19 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 10.918 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'LessThan2~218'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan2~216 LessThan2~218 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.989 ns LessThan2~220 10 COMB LAB_X37_Y19 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 10.989 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'LessThan2~220'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan2~218 LessThan2~220 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.060 ns LessThan2~222 11 COMB LAB_X37_Y19 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 11.060 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'LessThan2~222'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan2~220 LessThan2~222 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.131 ns LessThan2~224 12 COMB LAB_X37_Y19 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 11.131 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'LessThan2~224'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan2~222 LessThan2~224 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.202 ns LessThan2~226 13 COMB LAB_X37_Y19 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 11.202 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'LessThan2~226'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan2~224 LessThan2~226 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.273 ns LessThan2~228 14 COMB LAB_X37_Y19 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 11.273 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'LessThan2~228'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan2~226 LessThan2~228 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.344 ns LessThan2~230 15 COMB LAB_X37_Y19 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 11.344 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'LessThan2~230'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan2~228 LessThan2~230 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.415 ns LessThan2~232 16 COMB LAB_X37_Y19 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 11.415 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'LessThan2~232'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan2~230 LessThan2~232 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.825 ns LessThan2~233 17 COMB LAB_X37_Y19 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 11.825 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'LessThan2~233'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan2~232 LessThan2~233 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.437 ns) 12.875 ns Mux42~290 18 COMB LAB_X37_Y21 1 " "Info: 18: + IC(0.613 ns) + CELL(0.437 ns) = 12.875 ns; Loc. = LAB_X37_Y21; Fanout = 1; COMB Node = 'Mux42~290'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { LessThan2~233 Mux42~290 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 13.440 ns Mux42~292 19 COMB LAB_X37_Y21 1 " "Info: 19: + IC(0.127 ns) + CELL(0.438 ns) = 13.440 ns; Loc. = LAB_X37_Y21; Fanout = 1; COMB Node = 'Mux42~292'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux42~290 Mux42~292 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 14.005 ns Mux42~294 20 COMB LAB_X37_Y21 1 " "Info: 20: + IC(0.127 ns) + CELL(0.438 ns) = 14.005 ns; Loc. = LAB_X37_Y21; Fanout = 1; COMB Node = 'Mux42~294'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux42~292 Mux42~294 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 14.570 ns clk_out\[2\]\$latch 21 REG LAB_X37_Y21 1 " "Info: 21: + IC(0.145 ns) + CELL(0.420 ns) = 14.570 ns; Loc. = LAB_X37_Y21; Fanout = 1; REG Node = 'clk_out\[2\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux42~294 clk_out[2]$latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 318 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.675 ns ( 86.99 % ) " "Info: Total cell delay = 12.675 ns ( 86.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.895 ns ( 13.01 % ) " "Info: Total interconnect delay = 1.895 ns ( 13.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.570 ns" { cnt2[15]~latch cnt2[0]~head_lut LessThan2~206 LessThan2~208 LessThan2~210 LessThan2~212 LessThan2~214 LessThan2~216 LessThan2~218 LessThan2~220 LessThan2~222 LessThan2~224 LessThan2~226 LessThan2~228 LessThan2~230 LessThan2~232 LessThan2~233 Mux42~290 Mux42~292 Mux42~294 clk_out[2]$latch } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Warning" "WFITAPI_FITAPI_WARNING_VPR_VERY_HIGH_HOLD_REQUIREMENTS_DETECTED" "17 1805 " "Warning: 17 (of 1805) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y24 X32_Y36 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[0\] 0 " "Info: Pin \"dataout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[1\] 0 " "Info: Pin \"dataout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[2\] 0 " "Info: Pin \"dataout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[3\] 0 " "Info: Pin \"dataout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[4\] 0 " "Info: Pin \"dataout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[5\] 0 " "Info: Pin \"dataout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[6\] 0 " "Info: Pin \"dataout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[7\] 0 " "Info: Pin \"dataout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_out\[0\] 0 " "Info: Pin \"clk_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_out\[1\] 0 " "Info: Pin \"clk_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_out\[2\] 0 " "Info: Pin \"clk_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[0\] 0 " "Info: Pin \"cnt0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[1\] 0 " "Info: Pin \"cnt0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[2\] 0 " "Info: Pin \"cnt0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[3\] 0 " "Info: Pin \"cnt0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[4\] 0 " "Info: Pin \"cnt0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[5\] 0 " "Info: Pin \"cnt0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[6\] 0 " "Info: Pin \"cnt0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[7\] 0 " "Info: Pin \"cnt0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[8\] 0 " "Info: Pin \"cnt0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[9\] 0 " "Info: Pin \"cnt0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[10\] 0 " "Info: Pin \"cnt0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[11\] 0 " "Info: Pin \"cnt0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[12\] 0 " "Info: Pin \"cnt0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[13\] 0 " "Info: Pin \"cnt0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[14\] 0 " "Info: Pin \"cnt0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt0\[15\] 0 " "Info: Pin \"cnt0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en 0 " "Info: Pin \"en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/download/接口/8253_2/8253_2.fit.smsg " "Info: Generated suppressed messages file D:/download/接口/8253_2/8253_2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 45 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Allocated 236 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 22:42:05 2011 " "Info: Processing ended: Mon Apr 18 22:42:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 22:42:08 2011 " "Info: Processing started: Mon Apr 18 22:42:08 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 8253_2 -c 8253_2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 8253_2 -c 8253_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Allocated 226 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 22:42:18 2011 " "Info: Processing ended: Mon Apr 18 22:42:18 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 22:42:19 2011 " "Info: Processing started: Mon Apr 18 22:42:19 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8253_2 -c 8253_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8253_2 -c 8253_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[1\] " "Warning: Node \"set0\[1\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[2\] " "Warning: Node \"set0\[2\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd0\[5\] " "Warning: Node \"cmd0\[5\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd0\[4\] " "Warning: Node \"cmd0\[4\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd\[5\] " "Warning: Node \"cmd\[5\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd\[4\] " "Warning: Node \"cmd\[4\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd\[6\] " "Warning: Node \"cmd\[6\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd\[7\] " "Warning: Node \"cmd\[7\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd\[2\] " "Warning: Node \"cmd\[2\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd\[3\] " "Warning: Node \"cmd\[3\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "wreset0 " "Warning: Node \"wreset0\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd\[0\] " "Warning: Node \"cmd\[0\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd\[1\] " "Warning: Node \"cmd\[1\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "wover0 " "Warning: Node \"wover0\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[3\] " "Warning: Node \"set0\[3\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[4\] " "Warning: Node \"set0\[4\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[5\] " "Warning: Node \"set0\[5\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[6\] " "Warning: Node \"set0\[6\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[7\] " "Warning: Node \"set0\[7\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[8\] " "Warning: Node \"set0\[8\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[9\] " "Warning: Node \"set0\[9\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[10\] " "Warning: Node \"set0\[10\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[11\] " "Warning: Node \"set0\[11\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[0\]~reg0latch " "Warning: Node \"cnt0\[0\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[0\] " "Warning: Node \"set0\[0\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd0\[3\] " "Warning: Node \"cmd0\[3\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd0\[2\] " "Warning: Node \"cmd0\[2\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd0\[1\] " "Warning: Node \"cmd0\[1\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[2\] " "Warning: Node \"buffer\[2\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[3\] " "Warning: Node \"buffer\[3\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[9\] " "Warning: Node \"buffer\[9\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[10\] " "Warning: Node \"buffer\[10\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[8\] " "Warning: Node \"buffer\[8\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[11\] " "Warning: Node \"buffer\[11\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[14\] " "Warning: Node \"buffer\[14\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[13\] " "Warning: Node \"buffer\[13\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[12\] " "Warning: Node \"buffer\[12\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[15\] " "Warning: Node \"buffer\[15\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[1\] " "Warning: Node \"buffer\[1\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[0\] " "Warning: Node \"buffer\[0\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[7\] " "Warning: Node \"buffer\[7\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[4\] " "Warning: Node \"buffer\[4\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[5\] " "Warning: Node \"buffer\[5\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buffer\[6\] " "Warning: Node \"buffer\[6\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[2\]~reg0latch " "Warning: Node \"cnt0\[2\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[3\]~reg0latch " "Warning: Node \"cnt0\[3\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[9\]~reg0latch " "Warning: Node \"cnt0\[9\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[10\]~reg0latch " "Warning: Node \"cnt0\[10\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[8\]~reg0latch " "Warning: Node \"cnt0\[8\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[11\]~reg0latch " "Warning: Node \"cnt0\[11\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[14\]~reg0latch " "Warning: Node \"cnt0\[14\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[14\] " "Warning: Node \"set0\[14\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[13\] " "Warning: Node \"set0\[13\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[13\]~reg0latch " "Warning: Node \"cnt0\[13\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[12\] " "Warning: Node \"set0\[12\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[12\]~reg0latch " "Warning: Node \"cnt0\[12\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set0\[15\] " "Warning: Node \"set0\[15\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[15\]~reg0latch " "Warning: Node \"cnt0\[15\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[1\]~reg0latch " "Warning: Node \"cnt0\[1\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[7\]~reg0latch " "Warning: Node \"cnt0\[7\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[4\]~reg0latch " "Warning: Node \"cnt0\[4\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[5\]~reg0latch " "Warning: Node \"cnt0\[5\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[6\]~reg0latch " "Warning: Node \"cnt0\[6\]~reg0latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[0\] " "Warning: Node \"set1\[0\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[0\]~latch " "Warning: Node \"cnt1\[0\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "write1 " "Warning: Node \"write1\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd1\[4\] " "Warning: Node \"cmd1\[4\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd1\[5\] " "Warning: Node \"cmd1\[5\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd1\[3\] " "Warning: Node \"cmd1\[3\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd1\[2\] " "Warning: Node \"cmd1\[2\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd1\[1\] " "Warning: Node \"cmd1\[1\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "wreset1 " "Warning: Node \"wreset1\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "wover1 " "Warning: Node \"wover1\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[13\] " "Warning: Node \"set1\[13\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[13\]~latch " "Warning: Node \"cnt1\[13\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[12\]~latch " "Warning: Node \"cnt1\[12\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[12\] " "Warning: Node \"set1\[12\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[14\]~latch " "Warning: Node \"cnt1\[14\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[14\] " "Warning: Node \"set1\[14\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[15\] " "Warning: Node \"set1\[15\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[15\]~latch " "Warning: Node \"cnt1\[15\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[3\] " "Warning: Node \"set1\[3\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[3\]~latch " "Warning: Node \"cnt1\[3\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[1\] " "Warning: Node \"set1\[1\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[1\]~latch " "Warning: Node \"cnt1\[1\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[2\] " "Warning: Node \"set1\[2\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[2\]~latch " "Warning: Node \"cnt1\[2\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[8\] " "Warning: Node \"set1\[8\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[8\]~latch " "Warning: Node \"cnt1\[8\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[11\]~latch " "Warning: Node \"cnt1\[11\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[11\] " "Warning: Node \"set1\[11\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[10\] " "Warning: Node \"set1\[10\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[10\]~latch " "Warning: Node \"cnt1\[10\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[9\] " "Warning: Node \"set1\[9\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[9\]~latch " "Warning: Node \"cnt1\[9\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[7\] " "Warning: Node \"set1\[7\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[5\] " "Warning: Node \"set1\[5\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[4\] " "Warning: Node \"set1\[4\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set1\[6\] " "Warning: Node \"set1\[6\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[7\]~latch " "Warning: Node \"cnt1\[7\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[5\]~latch " "Warning: Node \"cnt1\[5\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[4\]~latch " "Warning: Node \"cnt1\[4\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[6\]~latch " "Warning: Node \"cnt1\[6\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[0\] " "Warning: Node \"set2\[0\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[0\]~latch " "Warning: Node \"cnt2\[0\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd2\[4\] " "Warning: Node \"cmd2\[4\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd2\[5\] " "Warning: Node \"cmd2\[5\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "write2 " "Warning: Node \"write2\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd2\[3\] " "Warning: Node \"cmd2\[3\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd2\[2\] " "Warning: Node \"cmd2\[2\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cmd2\[1\] " "Warning: Node \"cmd2\[1\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "wreset2 " "Warning: Node \"wreset2\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "wover2 " "Warning: Node \"wover2\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[15\] " "Warning: Node \"set2\[15\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[15\]~latch " "Warning: Node \"cnt2\[15\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[12\]~latch " "Warning: Node \"cnt2\[12\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[12\] " "Warning: Node \"set2\[12\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[13\]~latch " "Warning: Node \"cnt2\[13\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[13\] " "Warning: Node \"set2\[13\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[14\] " "Warning: Node \"set2\[14\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[14\]~latch " "Warning: Node \"cnt2\[14\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[5\] " "Warning: Node \"set2\[5\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[5\]~latch " "Warning: Node \"cnt2\[5\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[6\] " "Warning: Node \"set2\[6\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[6\]~latch " "Warning: Node \"cnt2\[6\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[7\] " "Warning: Node \"set2\[7\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[7\]~latch " "Warning: Node \"cnt2\[7\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[4\] " "Warning: Node \"set2\[4\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[4\]~latch " "Warning: Node \"cnt2\[4\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[9\] " "Warning: Node \"set2\[9\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[9\]~latch " "Warning: Node \"cnt2\[9\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[10\]~latch " "Warning: Node \"cnt2\[10\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[10\] " "Warning: Node \"set2\[10\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[11\]~latch " "Warning: Node \"cnt2\[11\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[11\] " "Warning: Node \"set2\[11\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[8\] " "Warning: Node \"set2\[8\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[8\]~latch " "Warning: Node \"cnt2\[8\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[1\] " "Warning: Node \"set2\[1\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[1\]~latch " "Warning: Node \"cnt2\[1\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[3\] " "Warning: Node \"set2\[3\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[3\]~latch " "Warning: Node \"cnt2\[3\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set2\[2\] " "Warning: Node \"set2\[2\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt2\[2\]~latch " "Warning: Node \"cnt2\[2\]~latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "read1 " "Warning: Node \"read1\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "read2 " "Warning: Node \"read2\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "read0 " "Warning: Node \"read0\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[0\] " "Warning: Node \"lock\[0\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[8\] " "Warning: Node \"lock\[8\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[1\] " "Warning: Node \"lock\[1\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[9\] " "Warning: Node \"lock\[9\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[10\] " "Warning: Node \"lock\[10\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[2\] " "Warning: Node \"lock\[2\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[3\] " "Warning: Node \"lock\[3\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[11\] " "Warning: Node \"lock\[11\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[4\] " "Warning: Node \"lock\[4\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[12\] " "Warning: Node \"lock\[12\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[5\] " "Warning: Node \"lock\[5\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[13\] " "Warning: Node \"lock\[13\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[6\] " "Warning: Node \"lock\[6\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[14\] " "Warning: Node \"lock\[14\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[15\] " "Warning: Node \"lock\[15\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lock\[7\] " "Warning: Node \"lock\[7\]\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[0\]\$latch " "Warning: Node \"dataout\[0\]\$latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[1\]\$latch " "Warning: Node \"dataout\[1\]\$latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[2\]\$latch " "Warning: Node \"dataout\[2\]\$latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[3\]\$latch " "Warning: Node \"dataout\[3\]\$latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[4\]\$latch " "Warning: Node \"dataout\[4\]\$latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[5\]\$latch " "Warning: Node \"dataout\[5\]\$latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[6\]\$latch " "Warning: Node \"dataout\[6\]\$latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[7\]\$latch " "Warning: Node \"dataout\[7\]\$latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "clk_out\[0\]\$latch " "Warning: Node \"clk_out\[0\]\$latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 263 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "clk_out\[1\]\$latch " "Warning: Node \"clk_out\[1\]\$latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 208 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "clk_out\[2\]\$latch " "Warning: Node \"clk_out\[2\]\$latch\" is a latch" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 318 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "26 " "Warning: Found combinational loop of 26 nodes" { { "Warning" "WTAN_SCC_NODE" "cnt2\[0\]~head_lut " "Warning: Node \"cnt2\[0\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Equal41~167 " "Warning: Node \"Equal41~167\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "start2~51 " "Warning: Node \"start2~51\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "all_set2~299 " "Warning: Node \"all_set2~299\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "all_set2~300 " "Warning: Node \"all_set2~300\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt2\[2\]~head_lut " "Warning: Node \"cnt2\[2\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Equal41~165 " "Warning: Node \"Equal41~165\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Equal41~166 " "Warning: Node \"Equal41~166\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "all_set2~297 " "Warning: Node \"all_set2~297\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt2\[3\]~head_lut " "Warning: Node \"cnt2\[3\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt2\[1\]~head_lut " "Warning: Node \"cnt2\[1\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt2\[8\]~head_lut " "Warning: Node \"cnt2\[8\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Equal41~163 " "Warning: Node \"Equal41~163\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt2\[11\]~head_lut " "Warning: Node \"cnt2\[11\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt2\[10\]~head_lut " "Warning: Node \"cnt2\[10\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt2\[9\]~head_lut " "Warning: Node \"cnt2\[9\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt2\[4\]~head_lut " "Warning: Node \"cnt2\[4\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Equal41~164 " "Warning: Node \"Equal41~164\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt2\[7\]~head_lut " "Warning: Node \"cnt2\[7\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt2\[6\]~head_lut " "Warning: Node \"cnt2\[6\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt2\[5\]~head_lut " "Warning: Node \"cnt2\[5\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt2\[14\]~head_lut " "Warning: Node \"cnt2\[14\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Equal41~162 " "Warning: Node \"Equal41~162\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt2\[13\]~head_lut " "Warning: Node \"cnt2\[13\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt2\[12\]~head_lut " "Warning: Node \"cnt2\[12\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt2\[15\]~head_lut " "Warning: Node \"cnt2\[15\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "25 " "Warning: Found combinational loop of 25 nodes" { { "Warning" "WTAN_SCC_NODE" "cnt1\[0\]~head_lut " "Warning: Node \"cnt1\[0\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Equal31~154 " "Warning: Node \"Equal31~154\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "start1~57 " "Warning: Node \"start1~57\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "all_set1~563 " "Warning: Node \"all_set1~563\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "all_set1~566 " "Warning: Node \"all_set1~566\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt1\[6\]~head_lut " "Warning: Node \"cnt1\[6\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Equal31~152 " "Warning: Node \"Equal31~152\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Equal31~153 " "Warning: Node \"Equal31~153\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt1\[4\]~head_lut " "Warning: Node \"cnt1\[4\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt1\[5\]~head_lut " "Warning: Node \"cnt1\[5\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt1\[7\]~head_lut " "Warning: Node \"cnt1\[7\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt1\[9\]~head_lut " "Warning: Node \"cnt1\[9\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Equal31~151 " "Warning: Node \"Equal31~151\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt1\[10\]~head_lut " "Warning: Node \"cnt1\[10\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt1\[11\]~head_lut " "Warning: Node \"cnt1\[11\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt1\[8\]~head_lut " "Warning: Node \"cnt1\[8\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt1\[2\]~head_lut " "Warning: Node \"cnt1\[2\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt1\[1\]~head_lut " "Warning: Node \"cnt1\[1\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt1\[3\]~head_lut " "Warning: Node \"cnt1\[3\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt1\[15\]~head_lut " "Warning: Node \"cnt1\[15\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Equal31~150 " "Warning: Node \"Equal31~150\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt1\[14\]~head_lut " "Warning: Node \"cnt1\[14\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt1\[12\]~head_lut " "Warning: Node \"cnt1\[12\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "cnt1\[13\]~head_lut " "Warning: Node \"cnt1\[13\]~head_lut\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "all_set1~565 " "Warning: Node \"all_set1~565\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg0~32 " "Warning: Node \"reg0~32\"" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "WR " "Info: Assuming node \"WR\" is an undefined clock" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "WR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "RD " "Info: Assuming node \"RD\" is an undefined clock" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RD" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CS " "Info: Assuming node \"CS\" is an undefined clock" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CS" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "A0 " "Info: Assuming node \"A0\" is an undefined clock" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 4 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "A0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "A1 " "Info: Assuming node \"A1\" is an undefined clock" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 4 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "A1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk0 " "Info: Assuming node \"clk0\" is an undefined clock" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "gate0 " "Info: Assuming node \"gate0\" is an undefined clock" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "gate0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1 " "Info: Assuming node \"clk1\" is an undefined clock" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "gate1 " "Info: Assuming node \"gate1\" is an undefined clock" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "gate1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk2 " "Info: Assuming node \"clk2\" is an undefined clock" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "gate2 " "Info: Assuming node \"gate2\" is an undefined clock" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "gate2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "286 " "Warning: Found 286 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "read0 " "Info: Detected ripple clock \"read0\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "read0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "read2 " "Info: Detected ripple clock \"read2\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "read2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "read1 " "Info: Detected ripple clock \"read1\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "read1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[2\]~latch " "Info: Detected ripple clock \"cnt2\[2\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[2\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[2\] " "Info: Detected ripple clock \"set2\[2\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[3\]~latch " "Info: Detected ripple clock \"cnt2\[3\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[3\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[3\] " "Info: Detected ripple clock \"set2\[3\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[1\]~latch " "Info: Detected ripple clock \"cnt2\[1\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[1\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[1\] " "Info: Detected ripple clock \"set2\[1\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[8\]~latch " "Info: Detected ripple clock \"cnt2\[8\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[8\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[8\] " "Info: Detected ripple clock \"set2\[8\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[11\] " "Info: Detected ripple clock \"set2\[11\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[11\]~latch " "Info: Detected ripple clock \"cnt2\[11\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[11\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[10\] " "Info: Detected ripple clock \"set2\[10\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[10\]~latch " "Info: Detected ripple clock \"cnt2\[10\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[10\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[9\]~latch " "Info: Detected ripple clock \"cnt2\[9\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[9\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[9\] " "Info: Detected ripple clock \"set2\[9\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[4\]~latch " "Info: Detected ripple clock \"cnt2\[4\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[4\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[4\] " "Info: Detected ripple clock \"set2\[4\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[7\]~latch " "Info: Detected ripple clock \"cnt2\[7\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[7\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[7\] " "Info: Detected ripple clock \"set2\[7\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[6\]~latch " "Info: Detected ripple clock \"cnt2\[6\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[6\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[6\] " "Info: Detected ripple clock \"set2\[6\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[5\]~latch " "Info: Detected ripple clock \"cnt2\[5\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[5\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[5\] " "Info: Detected ripple clock \"set2\[5\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[14\]~latch " "Info: Detected ripple clock \"cnt2\[14\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[14\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[14\] " "Info: Detected ripple clock \"set2\[14\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[13\] " "Info: Detected ripple clock \"set2\[13\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[13\]~latch " "Info: Detected ripple clock \"cnt2\[13\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[13\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[12\] " "Info: Detected ripple clock \"set2\[12\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[12\]~latch " "Info: Detected ripple clock \"cnt2\[12\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[12\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[15\]~latch " "Info: Detected ripple clock \"cnt2\[15\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[15\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[15\] " "Info: Detected ripple clock \"set2\[15\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "wover2 " "Info: Detected ripple clock \"wover2\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "wover2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd2\[1\] " "Info: Detected ripple clock \"cmd2\[1\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd2\[2\] " "Info: Detected ripple clock \"cmd2\[2\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd2\[3\] " "Info: Detected ripple clock \"cmd2\[3\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "write2 " "Info: Detected ripple clock \"write2\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "write2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd2\[5\] " "Info: Detected ripple clock \"cmd2\[5\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd2\[4\] " "Info: Detected ripple clock \"cmd2\[4\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd2\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[0\]~latch " "Info: Detected ripple clock \"cnt2\[0\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[0\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set2\[0\] " "Info: Detected ripple clock \"set2\[0\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[6\]~latch " "Info: Detected ripple clock \"cnt1\[6\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[6\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[4\]~latch " "Info: Detected ripple clock \"cnt1\[4\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[4\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[5\]~latch " "Info: Detected ripple clock \"cnt1\[5\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[5\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[7\]~latch " "Info: Detected ripple clock \"cnt1\[7\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[7\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[6\] " "Info: Detected ripple clock \"set1\[6\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[4\] " "Info: Detected ripple clock \"set1\[4\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[5\] " "Info: Detected ripple clock \"set1\[5\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[7\] " "Info: Detected ripple clock \"set1\[7\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[9\]~latch " "Info: Detected ripple clock \"cnt1\[9\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[9\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[9\] " "Info: Detected ripple clock \"set1\[9\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[10\]~latch " "Info: Detected ripple clock \"cnt1\[10\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[10\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[10\] " "Info: Detected ripple clock \"set1\[10\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[11\] " "Info: Detected ripple clock \"set1\[11\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[11\]~latch " "Info: Detected ripple clock \"cnt1\[11\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[11\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[8\]~latch " "Info: Detected ripple clock \"cnt1\[8\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[8\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[8\] " "Info: Detected ripple clock \"set1\[8\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[2\]~latch " "Info: Detected ripple clock \"cnt1\[2\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[2\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[2\] " "Info: Detected ripple clock \"set1\[2\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[1\]~latch " "Info: Detected ripple clock \"cnt1\[1\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[1\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[1\] " "Info: Detected ripple clock \"set1\[1\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[3\]~latch " "Info: Detected ripple clock \"cnt1\[3\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[3\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[3\] " "Info: Detected ripple clock \"set1\[3\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[15\]~latch " "Info: Detected ripple clock \"cnt1\[15\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[15\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[15\] " "Info: Detected ripple clock \"set1\[15\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[14\] " "Info: Detected ripple clock \"set1\[14\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[14\]~latch " "Info: Detected ripple clock \"cnt1\[14\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[14\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[12\] " "Info: Detected ripple clock \"set1\[12\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[12\]~latch " "Info: Detected ripple clock \"cnt1\[12\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[12\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[13\]~latch " "Info: Detected ripple clock \"cnt1\[13\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[13\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[13\] " "Info: Detected ripple clock \"set1\[13\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "wover1 " "Info: Detected ripple clock \"wover1\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "wover1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd1\[1\] " "Info: Detected ripple clock \"cmd1\[1\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd1\[2\] " "Info: Detected ripple clock \"cmd1\[2\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd1\[3\] " "Info: Detected ripple clock \"cmd1\[3\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd1\[5\] " "Info: Detected ripple clock \"cmd1\[5\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd1\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd1\[4\] " "Info: Detected ripple clock \"cmd1\[4\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd1\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "write1 " "Info: Detected ripple clock \"write1\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "write1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[0\]~latch " "Info: Detected ripple clock \"cnt1\[0\]~latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[0\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set1\[0\] " "Info: Detected ripple clock \"set1\[0\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[6\]~reg0latch " "Info: Detected ripple clock \"cnt0\[6\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[6\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[5\]~reg0latch " "Info: Detected ripple clock \"cnt0\[5\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[5\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[4\]~reg0latch " "Info: Detected ripple clock \"cnt0\[4\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[4\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[7\]~reg0latch " "Info: Detected ripple clock \"cnt0\[7\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[7\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[1\]~reg0latch " "Info: Detected ripple clock \"cnt0\[1\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[1\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[15\]~reg0latch " "Info: Detected ripple clock \"cnt0\[15\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[15\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[15\] " "Info: Detected ripple clock \"set0\[15\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[12\]~reg0latch " "Info: Detected ripple clock \"cnt0\[12\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[12\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[12\] " "Info: Detected ripple clock \"set0\[12\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[13\]~reg0latch " "Info: Detected ripple clock \"cnt0\[13\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[13\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[13\] " "Info: Detected ripple clock \"set0\[13\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[14\] " "Info: Detected ripple clock \"set0\[14\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[14\]~reg0latch " "Info: Detected ripple clock \"cnt0\[14\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[14\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[11\]~reg0latch " "Info: Detected ripple clock \"cnt0\[11\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[11\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[8\]~reg0latch " "Info: Detected ripple clock \"cnt0\[8\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[8\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[10\]~reg0latch " "Info: Detected ripple clock \"cnt0\[10\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[10\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[9\]~reg0latch " "Info: Detected ripple clock \"cnt0\[9\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[9\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[3\]~reg0latch " "Info: Detected ripple clock \"cnt0\[3\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[3\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[2\]~reg0latch " "Info: Detected ripple clock \"cnt0\[2\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[2\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[6\] " "Info: Detected ripple clock \"buffer\[6\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[5\] " "Info: Detected ripple clock \"buffer\[5\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[4\] " "Info: Detected ripple clock \"buffer\[4\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[7\] " "Info: Detected ripple clock \"buffer\[7\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[0\] " "Info: Detected ripple clock \"buffer\[0\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[1\] " "Info: Detected ripple clock \"buffer\[1\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[15\] " "Info: Detected ripple clock \"buffer\[15\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[12\] " "Info: Detected ripple clock \"buffer\[12\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[13\] " "Info: Detected ripple clock \"buffer\[13\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[14\] " "Info: Detected ripple clock \"buffer\[14\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[11\] " "Info: Detected ripple clock \"buffer\[11\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[8\] " "Info: Detected ripple clock \"buffer\[8\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[10\] " "Info: Detected ripple clock \"buffer\[10\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[9\] " "Info: Detected ripple clock \"buffer\[9\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[3\] " "Info: Detected ripple clock \"buffer\[3\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "buffer\[2\] " "Info: Detected ripple clock \"buffer\[2\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd0\[1\] " "Info: Detected ripple clock \"cmd0\[1\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd0\[2\] " "Info: Detected ripple clock \"cmd0\[2\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd0\[3\] " "Info: Detected ripple clock \"cmd0\[3\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[0\] " "Info: Detected ripple clock \"set0\[0\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[0\]~reg0latch " "Info: Detected ripple clock \"cnt0\[0\]~reg0latch\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[0\]~reg0latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[11\] " "Info: Detected ripple clock \"set0\[11\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[10\] " "Info: Detected ripple clock \"set0\[10\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[9\] " "Info: Detected ripple clock \"set0\[9\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[8\] " "Info: Detected ripple clock \"set0\[8\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[7\] " "Info: Detected ripple clock \"set0\[7\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[6\] " "Info: Detected ripple clock \"set0\[6\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[5\] " "Info: Detected ripple clock \"set0\[5\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[4\] " "Info: Detected ripple clock \"set0\[4\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[3\] " "Info: Detected ripple clock \"set0\[3\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "wover0 " "Info: Detected ripple clock \"wover0\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "wover0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd\[1\] " "Info: Detected ripple clock \"cmd\[1\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd\[0\] " "Info: Detected ripple clock \"cmd\[0\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd\[3\] " "Info: Detected ripple clock \"cmd\[3\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd\[2\] " "Info: Detected ripple clock \"cmd\[2\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd\[7\] " "Info: Detected ripple clock \"cmd\[7\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd\[6\] " "Info: Detected ripple clock \"cmd\[6\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd\[4\] " "Info: Detected ripple clock \"cmd\[4\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd\[5\] " "Info: Detected ripple clock \"cmd\[5\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd0\[4\] " "Info: Detected ripple clock \"cmd0\[4\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cmd0\[5\] " "Info: Detected ripple clock \"cmd0\[5\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[2\] " "Info: Detected ripple clock \"set0\[2\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set0\[1\] " "Info: Detected ripple clock \"set0\[1\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "all_set2~296 " "Info: Detected gated clock \"all_set2~296\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "all_set2~296" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "all_set1~562 " "Info: Detected gated clock \"all_set1~562\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "all_set1~562" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Mux90~18 " "Info: Detected gated clock \"Mux90~18\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 265 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux90~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Mux10~93 " "Info: Detected gated clock \"Mux10~93\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 501 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux10~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Mux10~92 " "Info: Detected gated clock \"Mux10~92\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 501 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux10~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "dataout\[2\]~1532 " "Info: Detected gated clock \"dataout\[2\]~1532\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataout\[2\]~1532" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr2 " "Info: Detected gated clock \"WideOr2\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr5 " "Info: Detected gated clock \"WideOr5\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr3 " "Info: Detected gated clock \"WideOr3\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set2\[8\]~160 " "Info: Detected gated clock \"set2\[8\]~160\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[8\]~160" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set2\[8\]~161 " "Info: Detected gated clock \"set2\[8\]~161\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[8\]~161" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "wover2~48 " "Info: Detected gated clock \"wover2~48\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "wover2~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[2\]~_emulated " "Info: Detected ripple clock \"cnt2\[2\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[2\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[3\]~_emulated " "Info: Detected ripple clock \"cnt2\[3\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[3\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[1\]~_emulated " "Info: Detected ripple clock \"cnt2\[1\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[1\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[8\]~_emulated " "Info: Detected ripple clock \"cnt2\[8\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[8\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[11\]~_emulated " "Info: Detected ripple clock \"cnt2\[11\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[11\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[10\]~_emulated " "Info: Detected ripple clock \"cnt2\[10\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[10\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[9\]~_emulated " "Info: Detected ripple clock \"cnt2\[9\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[9\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[4\]~_emulated " "Info: Detected ripple clock \"cnt2\[4\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[4\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[7\]~_emulated " "Info: Detected ripple clock \"cnt2\[7\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[7\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[6\]~_emulated " "Info: Detected ripple clock \"cnt2\[6\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[6\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[5\]~_emulated " "Info: Detected ripple clock \"cnt2\[5\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[5\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[14\]~_emulated " "Info: Detected ripple clock \"cnt2\[14\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[14\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[13\]~_emulated " "Info: Detected ripple clock \"cnt2\[13\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[13\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[12\]~_emulated " "Info: Detected ripple clock \"cnt2\[12\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[12\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[15\]~_emulated " "Info: Detected ripple clock \"cnt2\[15\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[15\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Decoder0~424 " "Info: Detected gated clock \"Decoder0~424\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~424" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr2~36 " "Info: Detected gated clock \"WideOr2~36\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr2~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Mux42~293 " "Info: Detected gated clock \"Mux42~293\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 320 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux42~293" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "edge2 " "Info: Detected ripple clock \"edge2\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "edge2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Mux42~289 " "Info: Detected gated clock \"Mux42~289\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 320 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux42~289" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr1 " "Info: Detected gated clock \"WideOr1\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "wlh2\[1\] " "Info: Detected ripple clock \"wlh2\[1\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 294 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "wlh2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "wlh2\[0\] " "Info: Detected ripple clock \"wlh2\[0\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 294 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "wlh2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cmd2\[1\]~0 " "Info: Detected gated clock \"cmd2\[1\]~0\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd2\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "all_set2~298 " "Info: Detected gated clock \"all_set2~298\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "all_set2~298" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set2\[5\]~162 " "Info: Detected gated clock \"set2\[5\]~162\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[5\]~162" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt2\[0\]~_emulated " "Info: Detected ripple clock \"cnt2\[0\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt2\[0\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "all_set2~300 " "Info: Detected gated clock \"all_set2~300\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "all_set2~300" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set2\[5\]~163 " "Info: Detected gated clock \"set2\[5\]~163\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set2\[5\]~163" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set1\[8\]~160 " "Info: Detected gated clock \"set1\[8\]~160\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[8\]~160" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[6\]~_emulated " "Info: Detected ripple clock \"cnt1\[6\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[6\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[4\]~_emulated " "Info: Detected ripple clock \"cnt1\[4\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[4\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[5\]~_emulated " "Info: Detected ripple clock \"cnt1\[5\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[5\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[7\]~_emulated " "Info: Detected ripple clock \"cnt1\[7\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[7\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set1\[8\]~161 " "Info: Detected gated clock \"set1\[8\]~161\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[8\]~161" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "wover1~48 " "Info: Detected gated clock \"wover1~48\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "wover1~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[9\]~_emulated " "Info: Detected ripple clock \"cnt1\[9\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[9\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[10\]~_emulated " "Info: Detected ripple clock \"cnt1\[10\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[10\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[11\]~_emulated " "Info: Detected ripple clock \"cnt1\[11\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[11\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[8\]~_emulated " "Info: Detected ripple clock \"cnt1\[8\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[8\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[2\]~_emulated " "Info: Detected ripple clock \"cnt1\[2\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[2\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[1\]~_emulated " "Info: Detected ripple clock \"cnt1\[1\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[1\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[3\]~_emulated " "Info: Detected ripple clock \"cnt1\[3\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[3\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[15\]~_emulated " "Info: Detected ripple clock \"cnt1\[15\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[15\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[14\]~_emulated " "Info: Detected ripple clock \"cnt1\[14\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[14\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[12\]~_emulated " "Info: Detected ripple clock \"cnt1\[12\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[12\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[13\]~_emulated " "Info: Detected ripple clock \"cnt1\[13\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[13\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Decoder0~423 " "Info: Detected gated clock \"Decoder0~423\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~423" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr1~34 " "Info: Detected gated clock \"WideOr1~34\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Decoder0~421 " "Info: Detected gated clock \"Decoder0~421\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~421" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "reg1 " "Info: Detected ripple clock \"reg1\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Decoder0~420 " "Info: Detected gated clock \"Decoder0~420\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~420" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "all_set1~564 " "Info: Detected gated clock \"all_set1~564\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "all_set1~564" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "edge1 " "Info: Detected ripple clock \"edge1\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "edge1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "wlh1\[1\] " "Info: Detected ripple clock \"wlh1\[1\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 184 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "wlh1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "wlh1\[0\] " "Info: Detected ripple clock \"wlh1\[0\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 184 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "wlh1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cmd1\[1\]~0 " "Info: Detected gated clock \"cmd1\[1\]~0\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd1\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr0 " "Info: Detected gated clock \"WideOr0\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Decoder0~426 " "Info: Detected gated clock \"Decoder0~426\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~426" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set1\[0\]~162 " "Info: Detected gated clock \"set1\[0\]~162\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[0\]~162" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[0\]~_emulated " "Info: Detected ripple clock \"cnt1\[0\]~_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[0\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "all_set1~566 " "Info: Detected gated clock \"all_set1~566\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "all_set1~566" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set1\[0\]~163 " "Info: Detected gated clock \"set1\[0\]~163\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set1\[0\]~163" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "buffer~142 " "Info: Detected gated clock \"buffer~142\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer~142" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "buffer~143 " "Info: Detected gated clock \"buffer~143\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer~143" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "buffer~144 " "Info: Detected gated clock \"buffer~144\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer~144" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "buffer~141 " "Info: Detected gated clock \"buffer~141\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer~141" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "buffer~138 " "Info: Detected gated clock \"buffer~138\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer~138" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "buffer~137 " "Info: Detected gated clock \"buffer~137\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer~137" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "buffer~136 " "Info: Detected gated clock \"buffer~136\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer~136" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "buffer~139 " "Info: Detected gated clock \"buffer~139\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer~139" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[6\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[6\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[6\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[5\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[5\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[5\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[4\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[4\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[4\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[7\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[7\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[7\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[1\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[1\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[1\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[15\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[15\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[15\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[12\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[12\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[12\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[13\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[13\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[13\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[14\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[14\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[14\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[11\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[11\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[11\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[8\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[8\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[8\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[10\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[10\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[10\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[9\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[9\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[9\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[6\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[6\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[6\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[5\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[5\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[5\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[4\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[4\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[4\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[7\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[7\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[7\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[1\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[1\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[1\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[3\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[3\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[3\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[2\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[2\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[2\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "buffer~146 " "Info: Detected gated clock \"buffer~146\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer~146" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[15\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[15\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[15\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[12\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[12\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[12\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[13\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[13\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[13\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[14\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[14\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[14\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[11\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[11\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[11\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[8\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[8\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[8\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[10\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[10\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[10\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[9\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[9\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[9\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[3\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[3\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[3\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[2\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[2\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[2\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "edge0 " "Info: Detected ripple clock \"edge0\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "edge0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "reg0~32 " "Info: Detected gated clock \"reg0~32\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg0~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal0~173 " "Info: Detected gated clock \"Equal0~173\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 41 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~173" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal0~172 " "Info: Detected gated clock \"Equal0~172\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 41 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~172" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "all_set0~277 " "Info: Detected gated clock \"all_set0~277\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "all_set0~277" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "all_set0~278 " "Info: Detected gated clock \"all_set0~278\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "all_set0~278" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal0~176 " "Info: Detected gated clock \"Equal0~176\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 41 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~176" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal0~175 " "Info: Detected gated clock \"Equal0~175\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 41 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~175" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal0~174 " "Info: Detected gated clock \"Equal0~174\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 41 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~174" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "all_set0~279 " "Info: Detected gated clock \"all_set0~279\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "all_set0~279" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "all_gate0~92 " "Info: Detected gated clock \"all_gate0~92\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "all_gate0~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "all_set0~3 " "Info: Detected gated clock \"all_set0~3\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "all_set0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[0\]~reg0_emulated " "Info: Detected ripple clock \"cnt0\[0\]~reg0_emulated\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[0\]~reg0_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "all_set0~280 " "Info: Detected gated clock \"all_set0~280\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "all_set0~280" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cnt0\[0\]~reg0head_lut " "Info: Detected gated clock \"cnt0\[0\]~reg0head_lut\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[0\]~reg0head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set0\[8\]~161 " "Info: Detected gated clock \"set0\[8\]~161\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[8\]~161" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set0\[8\]~160 " "Info: Detected gated clock \"set0\[8\]~160\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[8\]~160" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "wover0~48 " "Info: Detected gated clock \"wover0~48\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "wover0~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr7~306 " "Info: Detected gated clock \"WideOr7~306\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 144 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr7~306" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr7~305 " "Info: Detected gated clock \"WideOr7~305\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 144 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr7~305" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr7~307 " "Info: Detected gated clock \"WideOr7~307\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 144 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr7~307" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Decoder0~428 " "Info: Detected gated clock \"Decoder0~428\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~428" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "wlh0\[1\] " "Info: Detected ripple clock \"wlh0\[1\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 239 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "wlh0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "wlh0\[0\] " "Info: Detected ripple clock \"wlh0\[0\]\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 239 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "wlh0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cmd0\[1\]~0 " "Info: Detected gated clock \"cmd0\[1\]~0\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd0\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Decoder0~422 " "Info: Detected gated clock \"Decoder0~422\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~422" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set0\[0\]~162 " "Info: Detected gated clock \"set0\[0\]~162\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[0\]~162" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Decoder0 " "Info: Detected gated clock \"Decoder0\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set0\[0\]~163 " "Info: Detected gated clock \"set0\[0\]~163\" as buffer" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "set0\[0\]~163" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "WR register cnt1\[4\]~latch register reg1 23.82 MHz 41.986 ns Internal " "Info: Clock \"WR\" has Internal fmax of 23.82 MHz between source register \"cnt1\[4\]~latch\" and destination register \"reg1\" (period= 41.986 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.906 ns + Longest register register " "Info: + Longest register to register delay is 3.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1\[4\]~latch 1 REG LCCOMB_X19_Y10_N30 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 23; REG Node = 'cnt1\[4\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.018 ns) 3.018 ns Equal31~154 2 COMB LOOP LCCOMB_X20_Y9_N12 7 " "Info: 2: + IC(0.000 ns) + CELL(3.018 ns) = 3.018 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 7; COMB LOOP Node = 'Equal31~154'" { { "Info" "ITDB_PART_OF_SCC" "all_set1~563 LCCOMB_X20_Y9_N18 " "Info: Loc. = LCCOMB_X20_Y9_N18; Node \"all_set1~563\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[2\]~head_lut LCCOMB_X21_Y9_N30 " "Info: Loc. = LCCOMB_X21_Y9_N30; Node \"cnt1\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[6\]~head_lut LCCOMB_X19_Y9_N14 " "Info: Loc. = LCCOMB_X19_Y9_N14; Node \"cnt1\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[0\]~head_lut LCCOMB_X20_Y9_N10 " "Info: Loc. = LCCOMB_X20_Y9_N10; Node \"cnt1\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~151 LCCOMB_X20_Y9_N14 " "Info: Loc. = LCCOMB_X20_Y9_N14; Node \"Equal31~151\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[1\]~head_lut LCCOMB_X17_Y9_N22 " "Info: Loc. = LCCOMB_X17_Y9_N22; Node \"cnt1\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[4\]~head_lut LCCOMB_X19_Y10_N8 " "Info: Loc. = LCCOMB_X19_Y10_N8; Node \"cnt1\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start1~57 LCCOMB_X23_Y9_N10 " "Info: Loc. = LCCOMB_X23_Y9_N10; Node \"start1~57\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~153 LCCOMB_X20_Y9_N22 " "Info: Loc. = LCCOMB_X20_Y9_N22; Node \"Equal31~153\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~152 LCCOMB_X20_Y9_N4 " "Info: Loc. = LCCOMB_X20_Y9_N4; Node \"Equal31~152\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[5\]~head_lut LCCOMB_X17_Y9_N4 " "Info: Loc. = LCCOMB_X17_Y9_N4; Node \"cnt1\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~566 LCCOMB_X20_Y9_N0 " "Info: Loc. = LCCOMB_X20_Y9_N0; Node \"all_set1~566\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~565 LCCOMB_X20_Y9_N8 " "Info: Loc. = LCCOMB_X20_Y9_N8; Node \"all_set1~565\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~150 LCCOMB_X20_Y9_N16 " "Info: Loc. = LCCOMB_X20_Y9_N16; Node \"Equal31~150\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[13\]~head_lut LCCOMB_X19_Y9_N2 " "Info: Loc. = LCCOMB_X19_Y9_N2; Node \"cnt1\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[3\]~head_lut LCCOMB_X19_Y9_N10 " "Info: Loc. = LCCOMB_X19_Y9_N10; Node \"cnt1\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[8\]~head_lut LCCOMB_X22_Y9_N4 " "Info: Loc. = LCCOMB_X22_Y9_N4; Node \"cnt1\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[7\]~head_lut LCCOMB_X21_Y9_N2 " "Info: Loc. = LCCOMB_X21_Y9_N2; Node \"cnt1\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[15\]~head_lut LCCOMB_X20_Y9_N26 " "Info: Loc. = LCCOMB_X20_Y9_N26; Node \"cnt1\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[9\]~head_lut LCCOMB_X22_Y9_N24 " "Info: Loc. = LCCOMB_X22_Y9_N24; Node \"cnt1\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[14\]~head_lut LCCOMB_X17_Y9_N6 " "Info: Loc. = LCCOMB_X17_Y9_N6; Node \"cnt1\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[10\]~head_lut LCCOMB_X19_Y10_N16 " "Info: Loc. = LCCOMB_X19_Y10_N16; Node \"cnt1\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~154 LCCOMB_X20_Y9_N12 " "Info: Loc. = LCCOMB_X20_Y9_N12; Node \"Equal31~154\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[12\]~head_lut LCCOMB_X21_Y9_N18 " "Info: Loc. = LCCOMB_X21_Y9_N18; Node \"cnt1\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[11\]~head_lut LCCOMB_X19_Y10_N22 " "Info: Loc. = LCCOMB_X19_Y10_N22; Node \"cnt1\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.018 ns" { cnt1[4]~latch Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.150 ns) 3.822 ns reg1~61 3 COMB LCCOMB_X23_Y9_N12 1 " "Info: 3: + IC(0.654 ns) + CELL(0.150 ns) = 3.822 ns; Loc. = LCCOMB_X23_Y9_N12; Fanout = 1; COMB Node = 'reg1~61'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { Equal31~154 reg1~61 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.906 ns reg1 4 REG LCFF_X23_Y9_N13 24 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.906 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 24; REG Node = 'reg1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg1~61 reg1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.252 ns ( 83.26 % ) " "Info: Total cell delay = 3.252 ns ( 83.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.654 ns ( 16.74 % ) " "Info: Total interconnect delay = 0.654 ns ( 16.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { cnt1[4]~latch Equal31~154 reg1~61 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { cnt1[4]~latch {} Equal31~154 {} reg1~61 {} reg1 {} } { 0.000ns 0.000ns 0.654ns 0.000ns } { 0.000ns 3.018ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-17.123 ns - Smallest " "Info: - Smallest clock skew is -17.123 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR destination 4.948 ns + Shortest register " "Info: + Shortest clock path from clock \"WR\" to destination register is 4.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns WR 1 CLK PIN_P1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; CLK Node = 'WR'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.275 ns) 2.975 ns Decoder0~420 2 COMB LCCOMB_X24_Y9_N0 5 " "Info: 2: + IC(1.701 ns) + CELL(0.275 ns) = 2.975 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 5; COMB Node = 'Decoder0~420'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { WR Decoder0~420 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.275 ns) 3.761 ns WideOr0 3 COMB LCCOMB_X23_Y9_N18 1 " "Info: 3: + IC(0.511 ns) + CELL(0.275 ns) = 3.761 ns; Loc. = LCCOMB_X23_Y9_N18; Fanout = 1; COMB Node = 'WideOr0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { Decoder0~420 WideOr0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 4.156 ns write1 4 REG LCCOMB_X23_Y9_N6 32 " "Info: 4: + IC(0.245 ns) + CELL(0.150 ns) = 4.156 ns; Loc. = LCCOMB_X23_Y9_N6; Fanout = 32; REG Node = 'write1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { WideOr0 write1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.537 ns) 4.948 ns reg1 5 REG LCFF_X23_Y9_N13 24 " "Info: 5: + IC(0.255 ns) + CELL(0.537 ns) = 4.948 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 24; REG Node = 'reg1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { write1 reg1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.236 ns ( 45.19 % ) " "Info: Total cell delay = 2.236 ns ( 45.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.712 ns ( 54.81 % ) " "Info: Total interconnect delay = 2.712 ns ( 54.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.948 ns" { WR Decoder0~420 WideOr0 write1 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.948 ns" { WR {} WR~combout {} Decoder0~420 {} WideOr0 {} write1 {} reg1 {} } { 0.000ns 0.000ns 1.701ns 0.511ns 0.245ns 0.255ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR source 22.071 ns - Longest register " "Info: - Longest clock path from clock \"WR\" to source register is 22.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns WR 1 CLK PIN_P1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; CLK Node = 'WR'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.275 ns) 2.971 ns Decoder0~422 2 COMB LCCOMB_X24_Y9_N20 6 " "Info: 2: + IC(1.697 ns) + CELL(0.275 ns) = 2.971 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 6; COMB Node = 'Decoder0~422'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { WR Decoder0~422 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.150 ns) 3.608 ns Decoder0~428 3 COMB LCCOMB_X24_Y9_N6 8 " "Info: 3: + IC(0.487 ns) + CELL(0.150 ns) = 3.608 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 8; COMB Node = 'Decoder0~428'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Decoder0~422 Decoder0~428 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.419 ns) 5.821 ns cmd\[3\] 4 REG LCCOMB_X29_Y28_N8 4 " "Info: 4: + IC(1.794 ns) + CELL(0.419 ns) = 5.821 ns; Loc. = LCCOMB_X29_Y28_N8; Fanout = 4; REG Node = 'cmd\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.213 ns" { Decoder0~428 cmd[3] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.275 ns) 7.636 ns WideOr7~307 5 COMB LCCOMB_X36_Y22_N14 4 " "Info: 5: + IC(1.540 ns) + CELL(0.275 ns) = 7.636 ns; Loc. = LCCOMB_X36_Y22_N14; Fanout = 4; COMB Node = 'WideOr7~307'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { cmd[3] WideOr7~307 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 8.201 ns cmd1\[1\]~0 6 COMB LCCOMB_X36_Y22_N26 5 " "Info: 6: + IC(0.290 ns) + CELL(0.275 ns) = 8.201 ns; Loc. = LCCOMB_X36_Y22_N26; Fanout = 5; COMB Node = 'cmd1\[1\]~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { WideOr7~307 cmd1[1]~0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.275 ns) 10.460 ns cmd1\[4\] 7 REG LCCOMB_X24_Y9_N10 5 " "Info: 7: + IC(1.984 ns) + CELL(0.275 ns) = 10.460 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 5; REG Node = 'cmd1\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.259 ns" { cmd1[1]~0 cmd1[4] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.420 ns) 11.576 ns set1\[0\]~163 8 COMB LCCOMB_X21_Y9_N26 8 " "Info: 8: + IC(0.696 ns) + CELL(0.420 ns) = 11.576 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 8; COMB Node = 'set1\[0\]~163'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { cmd1[4] set1[0]~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.150 ns) 12.421 ns set1\[5\] 9 REG LCCOMB_X17_Y9_N20 25 " "Info: 9: + IC(0.695 ns) + CELL(0.150 ns) = 12.421 ns; Loc. = LCCOMB_X17_Y9_N20; Fanout = 25; REG Node = 'set1\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { set1[0]~163 set1[5] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.265 ns) 18.686 ns all_set1~566 10 COMB LOOP LCCOMB_X20_Y9_N0 17 " "Info: 10: + IC(0.000 ns) + CELL(6.265 ns) = 18.686 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 17; COMB LOOP Node = 'all_set1~566'" { { "Info" "ITDB_PART_OF_SCC" "all_set1~563 LCCOMB_X20_Y9_N18 " "Info: Loc. = LCCOMB_X20_Y9_N18; Node \"all_set1~563\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[2\]~head_lut LCCOMB_X21_Y9_N30 " "Info: Loc. = LCCOMB_X21_Y9_N30; Node \"cnt1\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[6\]~head_lut LCCOMB_X19_Y9_N14 " "Info: Loc. = LCCOMB_X19_Y9_N14; Node \"cnt1\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[0\]~head_lut LCCOMB_X20_Y9_N10 " "Info: Loc. = LCCOMB_X20_Y9_N10; Node \"cnt1\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~151 LCCOMB_X20_Y9_N14 " "Info: Loc. = LCCOMB_X20_Y9_N14; Node \"Equal31~151\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[1\]~head_lut LCCOMB_X17_Y9_N22 " "Info: Loc. = LCCOMB_X17_Y9_N22; Node \"cnt1\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[4\]~head_lut LCCOMB_X19_Y10_N8 " "Info: Loc. = LCCOMB_X19_Y10_N8; Node \"cnt1\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start1~57 LCCOMB_X23_Y9_N10 " "Info: Loc. = LCCOMB_X23_Y9_N10; Node \"start1~57\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~153 LCCOMB_X20_Y9_N22 " "Info: Loc. = LCCOMB_X20_Y9_N22; Node \"Equal31~153\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~152 LCCOMB_X20_Y9_N4 " "Info: Loc. = LCCOMB_X20_Y9_N4; Node \"Equal31~152\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[5\]~head_lut LCCOMB_X17_Y9_N4 " "Info: Loc. = LCCOMB_X17_Y9_N4; Node \"cnt1\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~566 LCCOMB_X20_Y9_N0 " "Info: Loc. = LCCOMB_X20_Y9_N0; Node \"all_set1~566\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~565 LCCOMB_X20_Y9_N8 " "Info: Loc. = LCCOMB_X20_Y9_N8; Node \"all_set1~565\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~150 LCCOMB_X20_Y9_N16 " "Info: Loc. = LCCOMB_X20_Y9_N16; Node \"Equal31~150\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[13\]~head_lut LCCOMB_X19_Y9_N2 " "Info: Loc. = LCCOMB_X19_Y9_N2; Node \"cnt1\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[3\]~head_lut LCCOMB_X19_Y9_N10 " "Info: Loc. = LCCOMB_X19_Y9_N10; Node \"cnt1\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[8\]~head_lut LCCOMB_X22_Y9_N4 " "Info: Loc. = LCCOMB_X22_Y9_N4; Node \"cnt1\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[7\]~head_lut LCCOMB_X21_Y9_N2 " "Info: Loc. = LCCOMB_X21_Y9_N2; Node \"cnt1\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[15\]~head_lut LCCOMB_X20_Y9_N26 " "Info: Loc. = LCCOMB_X20_Y9_N26; Node \"cnt1\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[9\]~head_lut LCCOMB_X22_Y9_N24 " "Info: Loc. = LCCOMB_X22_Y9_N24; Node \"cnt1\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[14\]~head_lut LCCOMB_X17_Y9_N6 " "Info: Loc. = LCCOMB_X17_Y9_N6; Node \"cnt1\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[10\]~head_lut LCCOMB_X19_Y10_N16 " "Info: Loc. = LCCOMB_X19_Y10_N16; Node \"cnt1\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~154 LCCOMB_X20_Y9_N12 " "Info: Loc. = LCCOMB_X20_Y9_N12; Node \"Equal31~154\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[12\]~head_lut LCCOMB_X21_Y9_N18 " "Info: Loc. = LCCOMB_X21_Y9_N18; Node \"cnt1\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[11\]~head_lut LCCOMB_X19_Y10_N22 " "Info: Loc. = LCCOMB_X19_Y10_N22; Node \"cnt1\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.265 ns" { set1[5] all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.000 ns) 20.584 ns all_set1~566clkctrl 11 COMB CLKCTRL_G12 32 " "Info: 11: + IC(1.898 ns) + CELL(0.000 ns) = 20.584 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'all_set1~566clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { all_set1~566 all_set1~566clkctrl } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.150 ns) 22.071 ns cnt1\[4\]~latch 12 REG LCCOMB_X19_Y10_N30 23 " "Info: 12: + IC(1.337 ns) + CELL(0.150 ns) = 22.071 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 23; REG Node = 'cnt1\[4\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.653 ns ( 43.74 % ) " "Info: Total cell delay = 9.653 ns ( 43.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.418 ns ( 56.26 % ) " "Info: Total interconnect delay = 12.418 ns ( 56.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.071 ns" { WR Decoder0~422 Decoder0~428 cmd[3] WideOr7~307 cmd1[1]~0 cmd1[4] set1[0]~163 set1[5] all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.071 ns" { WR {} WR~combout {} Decoder0~422 {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd1[1]~0 {} cmd1[4] {} set1[0]~163 {} set1[5] {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 1.697ns 0.487ns 1.794ns 1.540ns 0.290ns 1.984ns 0.696ns 0.695ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.419ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 6.265ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.948 ns" { WR Decoder0~420 WideOr0 write1 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.948 ns" { WR {} WR~combout {} Decoder0~420 {} WideOr0 {} write1 {} reg1 {} } { 0.000ns 0.000ns 1.701ns 0.511ns 0.245ns 0.255ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.150ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.071 ns" { WR Decoder0~422 Decoder0~428 cmd[3] WideOr7~307 cmd1[1]~0 cmd1[4] set1[0]~163 set1[5] all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.071 ns" { WR {} WR~combout {} Decoder0~422 {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd1[1]~0 {} cmd1[4] {} set1[0]~163 {} set1[5] {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 1.697ns 0.487ns 1.794ns 1.540ns 0.290ns 1.984ns 0.696ns 0.695ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.419ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 6.265ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { cnt1[4]~latch Equal31~154 reg1~61 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { cnt1[4]~latch {} Equal31~154 {} reg1~61 {} reg1 {} } { 0.000ns 0.000ns 0.654ns 0.000ns } { 0.000ns 3.018ns 0.150ns 0.084ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.948 ns" { WR Decoder0~420 WideOr0 write1 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.948 ns" { WR {} WR~combout {} Decoder0~420 {} WideOr0 {} write1 {} reg1 {} } { 0.000ns 0.000ns 1.701ns 0.511ns 0.245ns 0.255ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.150ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.071 ns" { WR Decoder0~422 Decoder0~428 cmd[3] WideOr7~307 cmd1[1]~0 cmd1[4] set1[0]~163 set1[5] all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.071 ns" { WR {} WR~combout {} Decoder0~422 {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd1[1]~0 {} cmd1[4] {} set1[0]~163 {} set1[5] {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 1.697ns 0.487ns 1.794ns 1.540ns 0.290ns 1.984ns 0.696ns 0.695ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.419ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 6.265ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "RD register cnt1\[4\]~latch register reg1 23.76 MHz 42.09 ns Internal " "Info: Clock \"RD\" has Internal fmax of 23.76 MHz between source register \"cnt1\[4\]~latch\" and destination register \"reg1\" (period= 42.09 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.906 ns + Longest register register " "Info: + Longest register to register delay is 3.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1\[4\]~latch 1 REG LCCOMB_X19_Y10_N30 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 23; REG Node = 'cnt1\[4\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.018 ns) 3.018 ns Equal31~154 2 COMB LOOP LCCOMB_X20_Y9_N12 7 " "Info: 2: + IC(0.000 ns) + CELL(3.018 ns) = 3.018 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 7; COMB LOOP Node = 'Equal31~154'" { { "Info" "ITDB_PART_OF_SCC" "all_set1~563 LCCOMB_X20_Y9_N18 " "Info: Loc. = LCCOMB_X20_Y9_N18; Node \"all_set1~563\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[2\]~head_lut LCCOMB_X21_Y9_N30 " "Info: Loc. = LCCOMB_X21_Y9_N30; Node \"cnt1\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[6\]~head_lut LCCOMB_X19_Y9_N14 " "Info: Loc. = LCCOMB_X19_Y9_N14; Node \"cnt1\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[0\]~head_lut LCCOMB_X20_Y9_N10 " "Info: Loc. = LCCOMB_X20_Y9_N10; Node \"cnt1\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~151 LCCOMB_X20_Y9_N14 " "Info: Loc. = LCCOMB_X20_Y9_N14; Node \"Equal31~151\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[1\]~head_lut LCCOMB_X17_Y9_N22 " "Info: Loc. = LCCOMB_X17_Y9_N22; Node \"cnt1\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[4\]~head_lut LCCOMB_X19_Y10_N8 " "Info: Loc. = LCCOMB_X19_Y10_N8; Node \"cnt1\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start1~57 LCCOMB_X23_Y9_N10 " "Info: Loc. = LCCOMB_X23_Y9_N10; Node \"start1~57\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~153 LCCOMB_X20_Y9_N22 " "Info: Loc. = LCCOMB_X20_Y9_N22; Node \"Equal31~153\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~152 LCCOMB_X20_Y9_N4 " "Info: Loc. = LCCOMB_X20_Y9_N4; Node \"Equal31~152\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[5\]~head_lut LCCOMB_X17_Y9_N4 " "Info: Loc. = LCCOMB_X17_Y9_N4; Node \"cnt1\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~566 LCCOMB_X20_Y9_N0 " "Info: Loc. = LCCOMB_X20_Y9_N0; Node \"all_set1~566\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~565 LCCOMB_X20_Y9_N8 " "Info: Loc. = LCCOMB_X20_Y9_N8; Node \"all_set1~565\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~150 LCCOMB_X20_Y9_N16 " "Info: Loc. = LCCOMB_X20_Y9_N16; Node \"Equal31~150\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[13\]~head_lut LCCOMB_X19_Y9_N2 " "Info: Loc. = LCCOMB_X19_Y9_N2; Node \"cnt1\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[3\]~head_lut LCCOMB_X19_Y9_N10 " "Info: Loc. = LCCOMB_X19_Y9_N10; Node \"cnt1\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[8\]~head_lut LCCOMB_X22_Y9_N4 " "Info: Loc. = LCCOMB_X22_Y9_N4; Node \"cnt1\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[7\]~head_lut LCCOMB_X21_Y9_N2 " "Info: Loc. = LCCOMB_X21_Y9_N2; Node \"cnt1\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[15\]~head_lut LCCOMB_X20_Y9_N26 " "Info: Loc. = LCCOMB_X20_Y9_N26; Node \"cnt1\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[9\]~head_lut LCCOMB_X22_Y9_N24 " "Info: Loc. = LCCOMB_X22_Y9_N24; Node \"cnt1\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[14\]~head_lut LCCOMB_X17_Y9_N6 " "Info: Loc. = LCCOMB_X17_Y9_N6; Node \"cnt1\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[10\]~head_lut LCCOMB_X19_Y10_N16 " "Info: Loc. = LCCOMB_X19_Y10_N16; Node \"cnt1\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~154 LCCOMB_X20_Y9_N12 " "Info: Loc. = LCCOMB_X20_Y9_N12; Node \"Equal31~154\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[12\]~head_lut LCCOMB_X21_Y9_N18 " "Info: Loc. = LCCOMB_X21_Y9_N18; Node \"cnt1\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[11\]~head_lut LCCOMB_X19_Y10_N22 " "Info: Loc. = LCCOMB_X19_Y10_N22; Node \"cnt1\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.018 ns" { cnt1[4]~latch Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.150 ns) 3.822 ns reg1~61 3 COMB LCCOMB_X23_Y9_N12 1 " "Info: 3: + IC(0.654 ns) + CELL(0.150 ns) = 3.822 ns; Loc. = LCCOMB_X23_Y9_N12; Fanout = 1; COMB Node = 'reg1~61'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { Equal31~154 reg1~61 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.906 ns reg1 4 REG LCFF_X23_Y9_N13 24 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.906 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 24; REG Node = 'reg1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg1~61 reg1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.252 ns ( 83.26 % ) " "Info: Total cell delay = 3.252 ns ( 83.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.654 ns ( 16.74 % ) " "Info: Total interconnect delay = 0.654 ns ( 16.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { cnt1[4]~latch Equal31~154 reg1~61 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { cnt1[4]~latch {} Equal31~154 {} reg1~61 {} reg1 {} } { 0.000ns 0.000ns 0.654ns 0.000ns } { 0.000ns 3.018ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-17.175 ns - Smallest " "Info: - Smallest clock skew is -17.175 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD destination 5.333 ns + Shortest register " "Info: + Shortest clock path from clock \"RD\" to destination register is 5.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RD 1 CLK PIN_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 2; CLK Node = 'RD'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.990 ns) + CELL(0.371 ns) 3.360 ns Decoder0~420 2 COMB LCCOMB_X24_Y9_N0 5 " "Info: 2: + IC(1.990 ns) + CELL(0.371 ns) = 3.360 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 5; COMB Node = 'Decoder0~420'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { RD Decoder0~420 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.275 ns) 4.146 ns WideOr0 3 COMB LCCOMB_X23_Y9_N18 1 " "Info: 3: + IC(0.511 ns) + CELL(0.275 ns) = 4.146 ns; Loc. = LCCOMB_X23_Y9_N18; Fanout = 1; COMB Node = 'WideOr0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { Decoder0~420 WideOr0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 4.541 ns write1 4 REG LCCOMB_X23_Y9_N6 32 " "Info: 4: + IC(0.245 ns) + CELL(0.150 ns) = 4.541 ns; Loc. = LCCOMB_X23_Y9_N6; Fanout = 32; REG Node = 'write1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { WideOr0 write1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.537 ns) 5.333 ns reg1 5 REG LCFF_X23_Y9_N13 24 " "Info: 5: + IC(0.255 ns) + CELL(0.537 ns) = 5.333 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 24; REG Node = 'reg1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { write1 reg1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.332 ns ( 43.73 % ) " "Info: Total cell delay = 2.332 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.001 ns ( 56.27 % ) " "Info: Total interconnect delay = 3.001 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { RD Decoder0~420 WideOr0 write1 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { RD {} RD~combout {} Decoder0~420 {} WideOr0 {} write1 {} reg1 {} } { 0.000ns 0.000ns 1.990ns 0.511ns 0.245ns 0.255ns } { 0.000ns 0.999ns 0.371ns 0.275ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD source 22.508 ns - Longest register " "Info: - Longest clock path from clock \"RD\" to source register is 22.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RD 1 CLK PIN_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 2; CLK Node = 'RD'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(0.416 ns) 3.408 ns Decoder0~422 2 COMB LCCOMB_X24_Y9_N20 6 " "Info: 2: + IC(1.993 ns) + CELL(0.416 ns) = 3.408 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 6; COMB Node = 'Decoder0~422'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { RD Decoder0~422 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.150 ns) 4.045 ns Decoder0~428 3 COMB LCCOMB_X24_Y9_N6 8 " "Info: 3: + IC(0.487 ns) + CELL(0.150 ns) = 4.045 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 8; COMB Node = 'Decoder0~428'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Decoder0~422 Decoder0~428 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.419 ns) 6.258 ns cmd\[3\] 4 REG LCCOMB_X29_Y28_N8 4 " "Info: 4: + IC(1.794 ns) + CELL(0.419 ns) = 6.258 ns; Loc. = LCCOMB_X29_Y28_N8; Fanout = 4; REG Node = 'cmd\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.213 ns" { Decoder0~428 cmd[3] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.275 ns) 8.073 ns WideOr7~307 5 COMB LCCOMB_X36_Y22_N14 4 " "Info: 5: + IC(1.540 ns) + CELL(0.275 ns) = 8.073 ns; Loc. = LCCOMB_X36_Y22_N14; Fanout = 4; COMB Node = 'WideOr7~307'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { cmd[3] WideOr7~307 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 8.638 ns cmd1\[1\]~0 6 COMB LCCOMB_X36_Y22_N26 5 " "Info: 6: + IC(0.290 ns) + CELL(0.275 ns) = 8.638 ns; Loc. = LCCOMB_X36_Y22_N26; Fanout = 5; COMB Node = 'cmd1\[1\]~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { WideOr7~307 cmd1[1]~0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.275 ns) 10.897 ns cmd1\[4\] 7 REG LCCOMB_X24_Y9_N10 5 " "Info: 7: + IC(1.984 ns) + CELL(0.275 ns) = 10.897 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 5; REG Node = 'cmd1\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.259 ns" { cmd1[1]~0 cmd1[4] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.420 ns) 12.013 ns set1\[0\]~163 8 COMB LCCOMB_X21_Y9_N26 8 " "Info: 8: + IC(0.696 ns) + CELL(0.420 ns) = 12.013 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 8; COMB Node = 'set1\[0\]~163'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { cmd1[4] set1[0]~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.150 ns) 12.858 ns set1\[5\] 9 REG LCCOMB_X17_Y9_N20 25 " "Info: 9: + IC(0.695 ns) + CELL(0.150 ns) = 12.858 ns; Loc. = LCCOMB_X17_Y9_N20; Fanout = 25; REG Node = 'set1\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { set1[0]~163 set1[5] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.265 ns) 19.123 ns all_set1~566 10 COMB LOOP LCCOMB_X20_Y9_N0 17 " "Info: 10: + IC(0.000 ns) + CELL(6.265 ns) = 19.123 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 17; COMB LOOP Node = 'all_set1~566'" { { "Info" "ITDB_PART_OF_SCC" "all_set1~563 LCCOMB_X20_Y9_N18 " "Info: Loc. = LCCOMB_X20_Y9_N18; Node \"all_set1~563\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[2\]~head_lut LCCOMB_X21_Y9_N30 " "Info: Loc. = LCCOMB_X21_Y9_N30; Node \"cnt1\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[6\]~head_lut LCCOMB_X19_Y9_N14 " "Info: Loc. = LCCOMB_X19_Y9_N14; Node \"cnt1\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[0\]~head_lut LCCOMB_X20_Y9_N10 " "Info: Loc. = LCCOMB_X20_Y9_N10; Node \"cnt1\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~151 LCCOMB_X20_Y9_N14 " "Info: Loc. = LCCOMB_X20_Y9_N14; Node \"Equal31~151\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[1\]~head_lut LCCOMB_X17_Y9_N22 " "Info: Loc. = LCCOMB_X17_Y9_N22; Node \"cnt1\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[4\]~head_lut LCCOMB_X19_Y10_N8 " "Info: Loc. = LCCOMB_X19_Y10_N8; Node \"cnt1\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start1~57 LCCOMB_X23_Y9_N10 " "Info: Loc. = LCCOMB_X23_Y9_N10; Node \"start1~57\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~153 LCCOMB_X20_Y9_N22 " "Info: Loc. = LCCOMB_X20_Y9_N22; Node \"Equal31~153\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~152 LCCOMB_X20_Y9_N4 " "Info: Loc. = LCCOMB_X20_Y9_N4; Node \"Equal31~152\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[5\]~head_lut LCCOMB_X17_Y9_N4 " "Info: Loc. = LCCOMB_X17_Y9_N4; Node \"cnt1\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~566 LCCOMB_X20_Y9_N0 " "Info: Loc. = LCCOMB_X20_Y9_N0; Node \"all_set1~566\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~565 LCCOMB_X20_Y9_N8 " "Info: Loc. = LCCOMB_X20_Y9_N8; Node \"all_set1~565\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~150 LCCOMB_X20_Y9_N16 " "Info: Loc. = LCCOMB_X20_Y9_N16; Node \"Equal31~150\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[13\]~head_lut LCCOMB_X19_Y9_N2 " "Info: Loc. = LCCOMB_X19_Y9_N2; Node \"cnt1\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[3\]~head_lut LCCOMB_X19_Y9_N10 " "Info: Loc. = LCCOMB_X19_Y9_N10; Node \"cnt1\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[8\]~head_lut LCCOMB_X22_Y9_N4 " "Info: Loc. = LCCOMB_X22_Y9_N4; Node \"cnt1\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[7\]~head_lut LCCOMB_X21_Y9_N2 " "Info: Loc. = LCCOMB_X21_Y9_N2; Node \"cnt1\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[15\]~head_lut LCCOMB_X20_Y9_N26 " "Info: Loc. = LCCOMB_X20_Y9_N26; Node \"cnt1\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[9\]~head_lut LCCOMB_X22_Y9_N24 " "Info: Loc. = LCCOMB_X22_Y9_N24; Node \"cnt1\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[14\]~head_lut LCCOMB_X17_Y9_N6 " "Info: Loc. = LCCOMB_X17_Y9_N6; Node \"cnt1\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[10\]~head_lut LCCOMB_X19_Y10_N16 " "Info: Loc. = LCCOMB_X19_Y10_N16; Node \"cnt1\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~154 LCCOMB_X20_Y9_N12 " "Info: Loc. = LCCOMB_X20_Y9_N12; Node \"Equal31~154\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[12\]~head_lut LCCOMB_X21_Y9_N18 " "Info: Loc. = LCCOMB_X21_Y9_N18; Node \"cnt1\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[11\]~head_lut LCCOMB_X19_Y10_N22 " "Info: Loc. = LCCOMB_X19_Y10_N22; Node \"cnt1\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.265 ns" { set1[5] all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.000 ns) 21.021 ns all_set1~566clkctrl 11 COMB CLKCTRL_G12 32 " "Info: 11: + IC(1.898 ns) + CELL(0.000 ns) = 21.021 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'all_set1~566clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { all_set1~566 all_set1~566clkctrl } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.150 ns) 22.508 ns cnt1\[4\]~latch 12 REG LCCOMB_X19_Y10_N30 23 " "Info: 12: + IC(1.337 ns) + CELL(0.150 ns) = 22.508 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 23; REG Node = 'cnt1\[4\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.794 ns ( 43.51 % ) " "Info: Total cell delay = 9.794 ns ( 43.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.714 ns ( 56.49 % ) " "Info: Total interconnect delay = 12.714 ns ( 56.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.508 ns" { RD Decoder0~422 Decoder0~428 cmd[3] WideOr7~307 cmd1[1]~0 cmd1[4] set1[0]~163 set1[5] all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.508 ns" { RD {} RD~combout {} Decoder0~422 {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd1[1]~0 {} cmd1[4] {} set1[0]~163 {} set1[5] {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 1.993ns 0.487ns 1.794ns 1.540ns 0.290ns 1.984ns 0.696ns 0.695ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.999ns 0.416ns 0.150ns 0.419ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 6.265ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { RD Decoder0~420 WideOr0 write1 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { RD {} RD~combout {} Decoder0~420 {} WideOr0 {} write1 {} reg1 {} } { 0.000ns 0.000ns 1.990ns 0.511ns 0.245ns 0.255ns } { 0.000ns 0.999ns 0.371ns 0.275ns 0.150ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.508 ns" { RD Decoder0~422 Decoder0~428 cmd[3] WideOr7~307 cmd1[1]~0 cmd1[4] set1[0]~163 set1[5] all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.508 ns" { RD {} RD~combout {} Decoder0~422 {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd1[1]~0 {} cmd1[4] {} set1[0]~163 {} set1[5] {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 1.993ns 0.487ns 1.794ns 1.540ns 0.290ns 1.984ns 0.696ns 0.695ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.999ns 0.416ns 0.150ns 0.419ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 6.265ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { cnt1[4]~latch Equal31~154 reg1~61 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { cnt1[4]~latch {} Equal31~154 {} reg1~61 {} reg1 {} } { 0.000ns 0.000ns 0.654ns 0.000ns } { 0.000ns 3.018ns 0.150ns 0.084ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { RD Decoder0~420 WideOr0 write1 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { RD {} RD~combout {} Decoder0~420 {} WideOr0 {} write1 {} reg1 {} } { 0.000ns 0.000ns 1.990ns 0.511ns 0.245ns 0.255ns } { 0.000ns 0.999ns 0.371ns 0.275ns 0.150ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.508 ns" { RD Decoder0~422 Decoder0~428 cmd[3] WideOr7~307 cmd1[1]~0 cmd1[4] set1[0]~163 set1[5] all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.508 ns" { RD {} RD~combout {} Decoder0~422 {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd1[1]~0 {} cmd1[4] {} set1[0]~163 {} set1[5] {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 1.993ns 0.487ns 1.794ns 1.540ns 0.290ns 1.984ns 0.696ns 0.695ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.999ns 0.416ns 0.150ns 0.419ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 6.265ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CS register cnt1\[4\]~latch register reg1 23.81 MHz 42.002 ns Internal " "Info: Clock \"CS\" has Internal fmax of 23.81 MHz between source register \"cnt1\[4\]~latch\" and destination register \"reg1\" (period= 42.002 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.906 ns + Longest register register " "Info: + Longest register to register delay is 3.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1\[4\]~latch 1 REG LCCOMB_X19_Y10_N30 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 23; REG Node = 'cnt1\[4\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.018 ns) 3.018 ns Equal31~154 2 COMB LOOP LCCOMB_X20_Y9_N12 7 " "Info: 2: + IC(0.000 ns) + CELL(3.018 ns) = 3.018 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 7; COMB LOOP Node = 'Equal31~154'" { { "Info" "ITDB_PART_OF_SCC" "all_set1~563 LCCOMB_X20_Y9_N18 " "Info: Loc. = LCCOMB_X20_Y9_N18; Node \"all_set1~563\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[2\]~head_lut LCCOMB_X21_Y9_N30 " "Info: Loc. = LCCOMB_X21_Y9_N30; Node \"cnt1\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[6\]~head_lut LCCOMB_X19_Y9_N14 " "Info: Loc. = LCCOMB_X19_Y9_N14; Node \"cnt1\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[0\]~head_lut LCCOMB_X20_Y9_N10 " "Info: Loc. = LCCOMB_X20_Y9_N10; Node \"cnt1\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~151 LCCOMB_X20_Y9_N14 " "Info: Loc. = LCCOMB_X20_Y9_N14; Node \"Equal31~151\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[1\]~head_lut LCCOMB_X17_Y9_N22 " "Info: Loc. = LCCOMB_X17_Y9_N22; Node \"cnt1\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[4\]~head_lut LCCOMB_X19_Y10_N8 " "Info: Loc. = LCCOMB_X19_Y10_N8; Node \"cnt1\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start1~57 LCCOMB_X23_Y9_N10 " "Info: Loc. = LCCOMB_X23_Y9_N10; Node \"start1~57\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~153 LCCOMB_X20_Y9_N22 " "Info: Loc. = LCCOMB_X20_Y9_N22; Node \"Equal31~153\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~152 LCCOMB_X20_Y9_N4 " "Info: Loc. = LCCOMB_X20_Y9_N4; Node \"Equal31~152\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[5\]~head_lut LCCOMB_X17_Y9_N4 " "Info: Loc. = LCCOMB_X17_Y9_N4; Node \"cnt1\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~566 LCCOMB_X20_Y9_N0 " "Info: Loc. = LCCOMB_X20_Y9_N0; Node \"all_set1~566\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~565 LCCOMB_X20_Y9_N8 " "Info: Loc. = LCCOMB_X20_Y9_N8; Node \"all_set1~565\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~150 LCCOMB_X20_Y9_N16 " "Info: Loc. = LCCOMB_X20_Y9_N16; Node \"Equal31~150\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[13\]~head_lut LCCOMB_X19_Y9_N2 " "Info: Loc. = LCCOMB_X19_Y9_N2; Node \"cnt1\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[3\]~head_lut LCCOMB_X19_Y9_N10 " "Info: Loc. = LCCOMB_X19_Y9_N10; Node \"cnt1\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[8\]~head_lut LCCOMB_X22_Y9_N4 " "Info: Loc. = LCCOMB_X22_Y9_N4; Node \"cnt1\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[7\]~head_lut LCCOMB_X21_Y9_N2 " "Info: Loc. = LCCOMB_X21_Y9_N2; Node \"cnt1\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[15\]~head_lut LCCOMB_X20_Y9_N26 " "Info: Loc. = LCCOMB_X20_Y9_N26; Node \"cnt1\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[9\]~head_lut LCCOMB_X22_Y9_N24 " "Info: Loc. = LCCOMB_X22_Y9_N24; Node \"cnt1\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[14\]~head_lut LCCOMB_X17_Y9_N6 " "Info: Loc. = LCCOMB_X17_Y9_N6; Node \"cnt1\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[10\]~head_lut LCCOMB_X19_Y10_N16 " "Info: Loc. = LCCOMB_X19_Y10_N16; Node \"cnt1\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~154 LCCOMB_X20_Y9_N12 " "Info: Loc. = LCCOMB_X20_Y9_N12; Node \"Equal31~154\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[12\]~head_lut LCCOMB_X21_Y9_N18 " "Info: Loc. = LCCOMB_X21_Y9_N18; Node \"cnt1\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[11\]~head_lut LCCOMB_X19_Y10_N22 " "Info: Loc. = LCCOMB_X19_Y10_N22; Node \"cnt1\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.018 ns" { cnt1[4]~latch Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.150 ns) 3.822 ns reg1~61 3 COMB LCCOMB_X23_Y9_N12 1 " "Info: 3: + IC(0.654 ns) + CELL(0.150 ns) = 3.822 ns; Loc. = LCCOMB_X23_Y9_N12; Fanout = 1; COMB Node = 'reg1~61'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { Equal31~154 reg1~61 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.906 ns reg1 4 REG LCFF_X23_Y9_N13 24 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.906 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 24; REG Node = 'reg1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg1~61 reg1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.252 ns ( 83.26 % ) " "Info: Total cell delay = 3.252 ns ( 83.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.654 ns ( 16.74 % ) " "Info: Total interconnect delay = 0.654 ns ( 16.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { cnt1[4]~latch Equal31~154 reg1~61 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { cnt1[4]~latch {} Equal31~154 {} reg1~61 {} reg1 {} } { 0.000ns 0.000ns 0.654ns 0.000ns } { 0.000ns 3.018ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-17.131 ns - Smallest " "Info: - Smallest clock skew is -17.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 5.423 ns + Shortest register " "Info: + Shortest clock path from clock \"CS\" to destination register is 5.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CS 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'CS'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.398 ns) 3.450 ns Decoder0~420 2 COMB LCCOMB_X24_Y9_N0 5 " "Info: 2: + IC(2.053 ns) + CELL(0.398 ns) = 3.450 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 5; COMB Node = 'Decoder0~420'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CS Decoder0~420 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.275 ns) 4.236 ns WideOr0 3 COMB LCCOMB_X23_Y9_N18 1 " "Info: 3: + IC(0.511 ns) + CELL(0.275 ns) = 4.236 ns; Loc. = LCCOMB_X23_Y9_N18; Fanout = 1; COMB Node = 'WideOr0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { Decoder0~420 WideOr0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 4.631 ns write1 4 REG LCCOMB_X23_Y9_N6 32 " "Info: 4: + IC(0.245 ns) + CELL(0.150 ns) = 4.631 ns; Loc. = LCCOMB_X23_Y9_N6; Fanout = 32; REG Node = 'write1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { WideOr0 write1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.537 ns) 5.423 ns reg1 5 REG LCFF_X23_Y9_N13 24 " "Info: 5: + IC(0.255 ns) + CELL(0.537 ns) = 5.423 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 24; REG Node = 'reg1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { write1 reg1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.359 ns ( 43.50 % ) " "Info: Total cell delay = 2.359 ns ( 43.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.064 ns ( 56.50 % ) " "Info: Total interconnect delay = 3.064 ns ( 56.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { CS Decoder0~420 WideOr0 write1 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.423 ns" { CS {} CS~combout {} Decoder0~420 {} WideOr0 {} write1 {} reg1 {} } { 0.000ns 0.000ns 2.053ns 0.511ns 0.245ns 0.255ns } { 0.000ns 0.999ns 0.398ns 0.275ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS source 22.554 ns - Longest register " "Info: - Longest clock path from clock \"CS\" to source register is 22.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CS 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'CS'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.398 ns) 3.454 ns Decoder0~422 2 COMB LCCOMB_X24_Y9_N20 6 " "Info: 2: + IC(2.057 ns) + CELL(0.398 ns) = 3.454 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 6; COMB Node = 'Decoder0~422'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { CS Decoder0~422 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.150 ns) 4.091 ns Decoder0~428 3 COMB LCCOMB_X24_Y9_N6 8 " "Info: 3: + IC(0.487 ns) + CELL(0.150 ns) = 4.091 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 8; COMB Node = 'Decoder0~428'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Decoder0~422 Decoder0~428 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.419 ns) 6.304 ns cmd\[3\] 4 REG LCCOMB_X29_Y28_N8 4 " "Info: 4: + IC(1.794 ns) + CELL(0.419 ns) = 6.304 ns; Loc. = LCCOMB_X29_Y28_N8; Fanout = 4; REG Node = 'cmd\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.213 ns" { Decoder0~428 cmd[3] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.275 ns) 8.119 ns WideOr7~307 5 COMB LCCOMB_X36_Y22_N14 4 " "Info: 5: + IC(1.540 ns) + CELL(0.275 ns) = 8.119 ns; Loc. = LCCOMB_X36_Y22_N14; Fanout = 4; COMB Node = 'WideOr7~307'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { cmd[3] WideOr7~307 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 8.684 ns cmd1\[1\]~0 6 COMB LCCOMB_X36_Y22_N26 5 " "Info: 6: + IC(0.290 ns) + CELL(0.275 ns) = 8.684 ns; Loc. = LCCOMB_X36_Y22_N26; Fanout = 5; COMB Node = 'cmd1\[1\]~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { WideOr7~307 cmd1[1]~0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.275 ns) 10.943 ns cmd1\[4\] 7 REG LCCOMB_X24_Y9_N10 5 " "Info: 7: + IC(1.984 ns) + CELL(0.275 ns) = 10.943 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 5; REG Node = 'cmd1\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.259 ns" { cmd1[1]~0 cmd1[4] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.420 ns) 12.059 ns set1\[0\]~163 8 COMB LCCOMB_X21_Y9_N26 8 " "Info: 8: + IC(0.696 ns) + CELL(0.420 ns) = 12.059 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 8; COMB Node = 'set1\[0\]~163'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { cmd1[4] set1[0]~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.150 ns) 12.904 ns set1\[5\] 9 REG LCCOMB_X17_Y9_N20 25 " "Info: 9: + IC(0.695 ns) + CELL(0.150 ns) = 12.904 ns; Loc. = LCCOMB_X17_Y9_N20; Fanout = 25; REG Node = 'set1\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { set1[0]~163 set1[5] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.265 ns) 19.169 ns all_set1~566 10 COMB LOOP LCCOMB_X20_Y9_N0 17 " "Info: 10: + IC(0.000 ns) + CELL(6.265 ns) = 19.169 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 17; COMB LOOP Node = 'all_set1~566'" { { "Info" "ITDB_PART_OF_SCC" "all_set1~563 LCCOMB_X20_Y9_N18 " "Info: Loc. = LCCOMB_X20_Y9_N18; Node \"all_set1~563\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[2\]~head_lut LCCOMB_X21_Y9_N30 " "Info: Loc. = LCCOMB_X21_Y9_N30; Node \"cnt1\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[6\]~head_lut LCCOMB_X19_Y9_N14 " "Info: Loc. = LCCOMB_X19_Y9_N14; Node \"cnt1\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[0\]~head_lut LCCOMB_X20_Y9_N10 " "Info: Loc. = LCCOMB_X20_Y9_N10; Node \"cnt1\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~151 LCCOMB_X20_Y9_N14 " "Info: Loc. = LCCOMB_X20_Y9_N14; Node \"Equal31~151\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[1\]~head_lut LCCOMB_X17_Y9_N22 " "Info: Loc. = LCCOMB_X17_Y9_N22; Node \"cnt1\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[4\]~head_lut LCCOMB_X19_Y10_N8 " "Info: Loc. = LCCOMB_X19_Y10_N8; Node \"cnt1\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start1~57 LCCOMB_X23_Y9_N10 " "Info: Loc. = LCCOMB_X23_Y9_N10; Node \"start1~57\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~153 LCCOMB_X20_Y9_N22 " "Info: Loc. = LCCOMB_X20_Y9_N22; Node \"Equal31~153\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~152 LCCOMB_X20_Y9_N4 " "Info: Loc. = LCCOMB_X20_Y9_N4; Node \"Equal31~152\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[5\]~head_lut LCCOMB_X17_Y9_N4 " "Info: Loc. = LCCOMB_X17_Y9_N4; Node \"cnt1\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~566 LCCOMB_X20_Y9_N0 " "Info: Loc. = LCCOMB_X20_Y9_N0; Node \"all_set1~566\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~565 LCCOMB_X20_Y9_N8 " "Info: Loc. = LCCOMB_X20_Y9_N8; Node \"all_set1~565\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~150 LCCOMB_X20_Y9_N16 " "Info: Loc. = LCCOMB_X20_Y9_N16; Node \"Equal31~150\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[13\]~head_lut LCCOMB_X19_Y9_N2 " "Info: Loc. = LCCOMB_X19_Y9_N2; Node \"cnt1\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[3\]~head_lut LCCOMB_X19_Y9_N10 " "Info: Loc. = LCCOMB_X19_Y9_N10; Node \"cnt1\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[8\]~head_lut LCCOMB_X22_Y9_N4 " "Info: Loc. = LCCOMB_X22_Y9_N4; Node \"cnt1\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[7\]~head_lut LCCOMB_X21_Y9_N2 " "Info: Loc. = LCCOMB_X21_Y9_N2; Node \"cnt1\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[15\]~head_lut LCCOMB_X20_Y9_N26 " "Info: Loc. = LCCOMB_X20_Y9_N26; Node \"cnt1\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[9\]~head_lut LCCOMB_X22_Y9_N24 " "Info: Loc. = LCCOMB_X22_Y9_N24; Node \"cnt1\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[14\]~head_lut LCCOMB_X17_Y9_N6 " "Info: Loc. = LCCOMB_X17_Y9_N6; Node \"cnt1\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[10\]~head_lut LCCOMB_X19_Y10_N16 " "Info: Loc. = LCCOMB_X19_Y10_N16; Node \"cnt1\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~154 LCCOMB_X20_Y9_N12 " "Info: Loc. = LCCOMB_X20_Y9_N12; Node \"Equal31~154\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[12\]~head_lut LCCOMB_X21_Y9_N18 " "Info: Loc. = LCCOMB_X21_Y9_N18; Node \"cnt1\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[11\]~head_lut LCCOMB_X19_Y10_N22 " "Info: Loc. = LCCOMB_X19_Y10_N22; Node \"cnt1\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.265 ns" { set1[5] all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.000 ns) 21.067 ns all_set1~566clkctrl 11 COMB CLKCTRL_G12 32 " "Info: 11: + IC(1.898 ns) + CELL(0.000 ns) = 21.067 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'all_set1~566clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { all_set1~566 all_set1~566clkctrl } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.150 ns) 22.554 ns cnt1\[4\]~latch 12 REG LCCOMB_X19_Y10_N30 23 " "Info: 12: + IC(1.337 ns) + CELL(0.150 ns) = 22.554 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 23; REG Node = 'cnt1\[4\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.776 ns ( 43.34 % ) " "Info: Total cell delay = 9.776 ns ( 43.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.778 ns ( 56.66 % ) " "Info: Total interconnect delay = 12.778 ns ( 56.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.554 ns" { CS Decoder0~422 Decoder0~428 cmd[3] WideOr7~307 cmd1[1]~0 cmd1[4] set1[0]~163 set1[5] all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.554 ns" { CS {} CS~combout {} Decoder0~422 {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd1[1]~0 {} cmd1[4] {} set1[0]~163 {} set1[5] {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 2.057ns 0.487ns 1.794ns 1.540ns 0.290ns 1.984ns 0.696ns 0.695ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.999ns 0.398ns 0.150ns 0.419ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 6.265ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { CS Decoder0~420 WideOr0 write1 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.423 ns" { CS {} CS~combout {} Decoder0~420 {} WideOr0 {} write1 {} reg1 {} } { 0.000ns 0.000ns 2.053ns 0.511ns 0.245ns 0.255ns } { 0.000ns 0.999ns 0.398ns 0.275ns 0.150ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.554 ns" { CS Decoder0~422 Decoder0~428 cmd[3] WideOr7~307 cmd1[1]~0 cmd1[4] set1[0]~163 set1[5] all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.554 ns" { CS {} CS~combout {} Decoder0~422 {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd1[1]~0 {} cmd1[4] {} set1[0]~163 {} set1[5] {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 2.057ns 0.487ns 1.794ns 1.540ns 0.290ns 1.984ns 0.696ns 0.695ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.999ns 0.398ns 0.150ns 0.419ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 6.265ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { cnt1[4]~latch Equal31~154 reg1~61 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { cnt1[4]~latch {} Equal31~154 {} reg1~61 {} reg1 {} } { 0.000ns 0.000ns 0.654ns 0.000ns } { 0.000ns 3.018ns 0.150ns 0.084ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { CS Decoder0~420 WideOr0 write1 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.423 ns" { CS {} CS~combout {} Decoder0~420 {} WideOr0 {} write1 {} reg1 {} } { 0.000ns 0.000ns 2.053ns 0.511ns 0.245ns 0.255ns } { 0.000ns 0.999ns 0.398ns 0.275ns 0.150ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "22.554 ns" { CS Decoder0~422 Decoder0~428 cmd[3] WideOr7~307 cmd1[1]~0 cmd1[4] set1[0]~163 set1[5] all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "22.554 ns" { CS {} CS~combout {} Decoder0~422 {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd1[1]~0 {} cmd1[4] {} set1[0]~163 {} set1[5] {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 2.057ns 0.487ns 1.794ns 1.540ns 0.290ns 1.984ns 0.696ns 0.695ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.999ns 0.398ns 0.150ns 0.419ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 6.265ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "A0 register cnt1\[4\]~latch register reg1 25.17 MHz 39.736 ns Internal " "Info: Clock \"A0\" has Internal fmax of 25.17 MHz between source register \"cnt1\[4\]~latch\" and destination register \"reg1\" (period= 39.736 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.906 ns + Longest register register " "Info: + Longest register to register delay is 3.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1\[4\]~latch 1 REG LCCOMB_X19_Y10_N30 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 23; REG Node = 'cnt1\[4\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.018 ns) 3.018 ns Equal31~154 2 COMB LOOP LCCOMB_X20_Y9_N12 7 " "Info: 2: + IC(0.000 ns) + CELL(3.018 ns) = 3.018 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 7; COMB LOOP Node = 'Equal31~154'" { { "Info" "ITDB_PART_OF_SCC" "all_set1~563 LCCOMB_X20_Y9_N18 " "Info: Loc. = LCCOMB_X20_Y9_N18; Node \"all_set1~563\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[2\]~head_lut LCCOMB_X21_Y9_N30 " "Info: Loc. = LCCOMB_X21_Y9_N30; Node \"cnt1\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[6\]~head_lut LCCOMB_X19_Y9_N14 " "Info: Loc. = LCCOMB_X19_Y9_N14; Node \"cnt1\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[0\]~head_lut LCCOMB_X20_Y9_N10 " "Info: Loc. = LCCOMB_X20_Y9_N10; Node \"cnt1\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~151 LCCOMB_X20_Y9_N14 " "Info: Loc. = LCCOMB_X20_Y9_N14; Node \"Equal31~151\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[1\]~head_lut LCCOMB_X17_Y9_N22 " "Info: Loc. = LCCOMB_X17_Y9_N22; Node \"cnt1\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[4\]~head_lut LCCOMB_X19_Y10_N8 " "Info: Loc. = LCCOMB_X19_Y10_N8; Node \"cnt1\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start1~57 LCCOMB_X23_Y9_N10 " "Info: Loc. = LCCOMB_X23_Y9_N10; Node \"start1~57\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~153 LCCOMB_X20_Y9_N22 " "Info: Loc. = LCCOMB_X20_Y9_N22; Node \"Equal31~153\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~152 LCCOMB_X20_Y9_N4 " "Info: Loc. = LCCOMB_X20_Y9_N4; Node \"Equal31~152\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[5\]~head_lut LCCOMB_X17_Y9_N4 " "Info: Loc. = LCCOMB_X17_Y9_N4; Node \"cnt1\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~566 LCCOMB_X20_Y9_N0 " "Info: Loc. = LCCOMB_X20_Y9_N0; Node \"all_set1~566\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~565 LCCOMB_X20_Y9_N8 " "Info: Loc. = LCCOMB_X20_Y9_N8; Node \"all_set1~565\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~150 LCCOMB_X20_Y9_N16 " "Info: Loc. = LCCOMB_X20_Y9_N16; Node \"Equal31~150\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[13\]~head_lut LCCOMB_X19_Y9_N2 " "Info: Loc. = LCCOMB_X19_Y9_N2; Node \"cnt1\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[3\]~head_lut LCCOMB_X19_Y9_N10 " "Info: Loc. = LCCOMB_X19_Y9_N10; Node \"cnt1\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[8\]~head_lut LCCOMB_X22_Y9_N4 " "Info: Loc. = LCCOMB_X22_Y9_N4; Node \"cnt1\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[7\]~head_lut LCCOMB_X21_Y9_N2 " "Info: Loc. = LCCOMB_X21_Y9_N2; Node \"cnt1\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[15\]~head_lut LCCOMB_X20_Y9_N26 " "Info: Loc. = LCCOMB_X20_Y9_N26; Node \"cnt1\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[9\]~head_lut LCCOMB_X22_Y9_N24 " "Info: Loc. = LCCOMB_X22_Y9_N24; Node \"cnt1\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[14\]~head_lut LCCOMB_X17_Y9_N6 " "Info: Loc. = LCCOMB_X17_Y9_N6; Node \"cnt1\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[10\]~head_lut LCCOMB_X19_Y10_N16 " "Info: Loc. = LCCOMB_X19_Y10_N16; Node \"cnt1\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~154 LCCOMB_X20_Y9_N12 " "Info: Loc. = LCCOMB_X20_Y9_N12; Node \"Equal31~154\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[12\]~head_lut LCCOMB_X21_Y9_N18 " "Info: Loc. = LCCOMB_X21_Y9_N18; Node \"cnt1\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[11\]~head_lut LCCOMB_X19_Y10_N22 " "Info: Loc. = LCCOMB_X19_Y10_N22; Node \"cnt1\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.018 ns" { cnt1[4]~latch Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.150 ns) 3.822 ns reg1~61 3 COMB LCCOMB_X23_Y9_N12 1 " "Info: 3: + IC(0.654 ns) + CELL(0.150 ns) = 3.822 ns; Loc. = LCCOMB_X23_Y9_N12; Fanout = 1; COMB Node = 'reg1~61'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { Equal31~154 reg1~61 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.906 ns reg1 4 REG LCFF_X23_Y9_N13 24 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.906 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 24; REG Node = 'reg1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg1~61 reg1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.252 ns ( 83.26 % ) " "Info: Total cell delay = 3.252 ns ( 83.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.654 ns ( 16.74 % ) " "Info: Total interconnect delay = 0.654 ns ( 16.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { cnt1[4]~latch Equal31~154 reg1~61 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { cnt1[4]~latch {} Equal31~154 {} reg1~61 {} reg1 {} } { 0.000ns 0.000ns 0.654ns 0.000ns } { 0.000ns 3.018ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-15.998 ns - Smallest " "Info: - Smallest clock skew is -15.998 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 destination 5.612 ns + Shortest register " "Info: + Shortest clock path from clock \"A0\" to destination register is 5.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns A0 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'A0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.275 ns) 3.153 ns Decoder0~423 2 COMB LCCOMB_X24_Y9_N22 4 " "Info: 2: + IC(1.879 ns) + CELL(0.275 ns) = 3.153 ns; Loc. = LCCOMB_X24_Y9_N22; Fanout = 4; COMB Node = 'Decoder0~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.154 ns" { A0 Decoder0~423 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.150 ns) 3.749 ns WideOr0~33 3 COMB LCCOMB_X23_Y9_N30 2 " "Info: 3: + IC(0.446 ns) + CELL(0.150 ns) = 3.749 ns; Loc. = LCCOMB_X23_Y9_N30; Fanout = 2; COMB Node = 'WideOr0~33'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { Decoder0~423 WideOr0~33 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.419 ns) 4.425 ns WideOr0 4 COMB LCCOMB_X23_Y9_N18 1 " "Info: 4: + IC(0.257 ns) + CELL(0.419 ns) = 4.425 ns; Loc. = LCCOMB_X23_Y9_N18; Fanout = 1; COMB Node = 'WideOr0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { WideOr0~33 WideOr0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 4.820 ns write1 5 REG LCCOMB_X23_Y9_N6 32 " "Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 4.820 ns; Loc. = LCCOMB_X23_Y9_N6; Fanout = 32; REG Node = 'write1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { WideOr0 write1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.537 ns) 5.612 ns reg1 6 REG LCFF_X23_Y9_N13 24 " "Info: 6: + IC(0.255 ns) + CELL(0.537 ns) = 5.612 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 24; REG Node = 'reg1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { write1 reg1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.530 ns ( 45.08 % ) " "Info: Total cell delay = 2.530 ns ( 45.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.082 ns ( 54.92 % ) " "Info: Total interconnect delay = 3.082 ns ( 54.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.612 ns" { A0 Decoder0~423 WideOr0~33 WideOr0 write1 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.612 ns" { A0 {} A0~combout {} Decoder0~423 {} WideOr0~33 {} WideOr0 {} write1 {} reg1 {} } { 0.000ns 0.000ns 1.879ns 0.446ns 0.257ns 0.245ns 0.255ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.419ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 source 21.610 ns - Longest register " "Info: - Longest clock path from clock \"A0\" to source register is 21.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns A0 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'A0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.275 ns) 3.147 ns Decoder0~428 2 COMB LCCOMB_X24_Y9_N6 8 " "Info: 2: + IC(1.873 ns) + CELL(0.275 ns) = 3.147 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 8; COMB Node = 'Decoder0~428'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { A0 Decoder0~428 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.419 ns) 5.360 ns cmd\[3\] 3 REG LCCOMB_X29_Y28_N8 4 " "Info: 3: + IC(1.794 ns) + CELL(0.419 ns) = 5.360 ns; Loc. = LCCOMB_X29_Y28_N8; Fanout = 4; REG Node = 'cmd\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.213 ns" { Decoder0~428 cmd[3] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.275 ns) 7.175 ns WideOr7~307 4 COMB LCCOMB_X36_Y22_N14 4 " "Info: 4: + IC(1.540 ns) + CELL(0.275 ns) = 7.175 ns; Loc. = LCCOMB_X36_Y22_N14; Fanout = 4; COMB Node = 'WideOr7~307'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { cmd[3] WideOr7~307 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 7.740 ns cmd1\[1\]~0 5 COMB LCCOMB_X36_Y22_N26 5 " "Info: 5: + IC(0.290 ns) + CELL(0.275 ns) = 7.740 ns; Loc. = LCCOMB_X36_Y22_N26; Fanout = 5; COMB Node = 'cmd1\[1\]~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { WideOr7~307 cmd1[1]~0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.275 ns) 9.999 ns cmd1\[4\] 6 REG LCCOMB_X24_Y9_N10 5 " "Info: 6: + IC(1.984 ns) + CELL(0.275 ns) = 9.999 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 5; REG Node = 'cmd1\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.259 ns" { cmd1[1]~0 cmd1[4] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.420 ns) 11.115 ns set1\[0\]~163 7 COMB LCCOMB_X21_Y9_N26 8 " "Info: 7: + IC(0.696 ns) + CELL(0.420 ns) = 11.115 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 8; COMB Node = 'set1\[0\]~163'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { cmd1[4] set1[0]~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.150 ns) 11.960 ns set1\[5\] 8 REG LCCOMB_X17_Y9_N20 25 " "Info: 8: + IC(0.695 ns) + CELL(0.150 ns) = 11.960 ns; Loc. = LCCOMB_X17_Y9_N20; Fanout = 25; REG Node = 'set1\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { set1[0]~163 set1[5] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.265 ns) 18.225 ns all_set1~566 9 COMB LOOP LCCOMB_X20_Y9_N0 17 " "Info: 9: + IC(0.000 ns) + CELL(6.265 ns) = 18.225 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 17; COMB LOOP Node = 'all_set1~566'" { { "Info" "ITDB_PART_OF_SCC" "all_set1~563 LCCOMB_X20_Y9_N18 " "Info: Loc. = LCCOMB_X20_Y9_N18; Node \"all_set1~563\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[2\]~head_lut LCCOMB_X21_Y9_N30 " "Info: Loc. = LCCOMB_X21_Y9_N30; Node \"cnt1\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[6\]~head_lut LCCOMB_X19_Y9_N14 " "Info: Loc. = LCCOMB_X19_Y9_N14; Node \"cnt1\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[0\]~head_lut LCCOMB_X20_Y9_N10 " "Info: Loc. = LCCOMB_X20_Y9_N10; Node \"cnt1\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~151 LCCOMB_X20_Y9_N14 " "Info: Loc. = LCCOMB_X20_Y9_N14; Node \"Equal31~151\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[1\]~head_lut LCCOMB_X17_Y9_N22 " "Info: Loc. = LCCOMB_X17_Y9_N22; Node \"cnt1\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[4\]~head_lut LCCOMB_X19_Y10_N8 " "Info: Loc. = LCCOMB_X19_Y10_N8; Node \"cnt1\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start1~57 LCCOMB_X23_Y9_N10 " "Info: Loc. = LCCOMB_X23_Y9_N10; Node \"start1~57\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~153 LCCOMB_X20_Y9_N22 " "Info: Loc. = LCCOMB_X20_Y9_N22; Node \"Equal31~153\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~152 LCCOMB_X20_Y9_N4 " "Info: Loc. = LCCOMB_X20_Y9_N4; Node \"Equal31~152\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[5\]~head_lut LCCOMB_X17_Y9_N4 " "Info: Loc. = LCCOMB_X17_Y9_N4; Node \"cnt1\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~566 LCCOMB_X20_Y9_N0 " "Info: Loc. = LCCOMB_X20_Y9_N0; Node \"all_set1~566\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~565 LCCOMB_X20_Y9_N8 " "Info: Loc. = LCCOMB_X20_Y9_N8; Node \"all_set1~565\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~150 LCCOMB_X20_Y9_N16 " "Info: Loc. = LCCOMB_X20_Y9_N16; Node \"Equal31~150\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[13\]~head_lut LCCOMB_X19_Y9_N2 " "Info: Loc. = LCCOMB_X19_Y9_N2; Node \"cnt1\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[3\]~head_lut LCCOMB_X19_Y9_N10 " "Info: Loc. = LCCOMB_X19_Y9_N10; Node \"cnt1\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[8\]~head_lut LCCOMB_X22_Y9_N4 " "Info: Loc. = LCCOMB_X22_Y9_N4; Node \"cnt1\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[7\]~head_lut LCCOMB_X21_Y9_N2 " "Info: Loc. = LCCOMB_X21_Y9_N2; Node \"cnt1\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[15\]~head_lut LCCOMB_X20_Y9_N26 " "Info: Loc. = LCCOMB_X20_Y9_N26; Node \"cnt1\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[9\]~head_lut LCCOMB_X22_Y9_N24 " "Info: Loc. = LCCOMB_X22_Y9_N24; Node \"cnt1\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[14\]~head_lut LCCOMB_X17_Y9_N6 " "Info: Loc. = LCCOMB_X17_Y9_N6; Node \"cnt1\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[10\]~head_lut LCCOMB_X19_Y10_N16 " "Info: Loc. = LCCOMB_X19_Y10_N16; Node \"cnt1\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~154 LCCOMB_X20_Y9_N12 " "Info: Loc. = LCCOMB_X20_Y9_N12; Node \"Equal31~154\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[12\]~head_lut LCCOMB_X21_Y9_N18 " "Info: Loc. = LCCOMB_X21_Y9_N18; Node \"cnt1\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[11\]~head_lut LCCOMB_X19_Y10_N22 " "Info: Loc. = LCCOMB_X19_Y10_N22; Node \"cnt1\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.265 ns" { set1[5] all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.000 ns) 20.123 ns all_set1~566clkctrl 10 COMB CLKCTRL_G12 32 " "Info: 10: + IC(1.898 ns) + CELL(0.000 ns) = 20.123 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'all_set1~566clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { all_set1~566 all_set1~566clkctrl } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.150 ns) 21.610 ns cnt1\[4\]~latch 11 REG LCCOMB_X19_Y10_N30 23 " "Info: 11: + IC(1.337 ns) + CELL(0.150 ns) = 21.610 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 23; REG Node = 'cnt1\[4\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.503 ns ( 43.98 % ) " "Info: Total cell delay = 9.503 ns ( 43.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.107 ns ( 56.02 % ) " "Info: Total interconnect delay = 12.107 ns ( 56.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "21.610 ns" { A0 Decoder0~428 cmd[3] WideOr7~307 cmd1[1]~0 cmd1[4] set1[0]~163 set1[5] all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "21.610 ns" { A0 {} A0~combout {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd1[1]~0 {} cmd1[4] {} set1[0]~163 {} set1[5] {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 1.873ns 1.794ns 1.540ns 0.290ns 1.984ns 0.696ns 0.695ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 6.265ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.612 ns" { A0 Decoder0~423 WideOr0~33 WideOr0 write1 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.612 ns" { A0 {} A0~combout {} Decoder0~423 {} WideOr0~33 {} WideOr0 {} write1 {} reg1 {} } { 0.000ns 0.000ns 1.879ns 0.446ns 0.257ns 0.245ns 0.255ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.419ns 0.150ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "21.610 ns" { A0 Decoder0~428 cmd[3] WideOr7~307 cmd1[1]~0 cmd1[4] set1[0]~163 set1[5] all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "21.610 ns" { A0 {} A0~combout {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd1[1]~0 {} cmd1[4] {} set1[0]~163 {} set1[5] {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 1.873ns 1.794ns 1.540ns 0.290ns 1.984ns 0.696ns 0.695ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 6.265ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { cnt1[4]~latch Equal31~154 reg1~61 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { cnt1[4]~latch {} Equal31~154 {} reg1~61 {} reg1 {} } { 0.000ns 0.000ns 0.654ns 0.000ns } { 0.000ns 3.018ns 0.150ns 0.084ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.612 ns" { A0 Decoder0~423 WideOr0~33 WideOr0 write1 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.612 ns" { A0 {} A0~combout {} Decoder0~423 {} WideOr0~33 {} WideOr0 {} write1 {} reg1 {} } { 0.000ns 0.000ns 1.879ns 0.446ns 0.257ns 0.245ns 0.255ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.419ns 0.150ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "21.610 ns" { A0 Decoder0~428 cmd[3] WideOr7~307 cmd1[1]~0 cmd1[4] set1[0]~163 set1[5] all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "21.610 ns" { A0 {} A0~combout {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd1[1]~0 {} cmd1[4] {} set1[0]~163 {} set1[5] {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 1.873ns 1.794ns 1.540ns 0.290ns 1.984ns 0.696ns 0.695ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 6.265ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "A1 register cnt1\[4\]~latch register reg1 23.59 MHz 42.398 ns Internal " "Info: Clock \"A1\" has Internal fmax of 23.59 MHz between source register \"cnt1\[4\]~latch\" and destination register \"reg1\" (period= 42.398 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.906 ns + Longest register register " "Info: + Longest register to register delay is 3.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1\[4\]~latch 1 REG LCCOMB_X19_Y10_N30 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 23; REG Node = 'cnt1\[4\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.018 ns) 3.018 ns Equal31~154 2 COMB LOOP LCCOMB_X20_Y9_N12 7 " "Info: 2: + IC(0.000 ns) + CELL(3.018 ns) = 3.018 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 7; COMB LOOP Node = 'Equal31~154'" { { "Info" "ITDB_PART_OF_SCC" "all_set1~563 LCCOMB_X20_Y9_N18 " "Info: Loc. = LCCOMB_X20_Y9_N18; Node \"all_set1~563\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[2\]~head_lut LCCOMB_X21_Y9_N30 " "Info: Loc. = LCCOMB_X21_Y9_N30; Node \"cnt1\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[6\]~head_lut LCCOMB_X19_Y9_N14 " "Info: Loc. = LCCOMB_X19_Y9_N14; Node \"cnt1\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[0\]~head_lut LCCOMB_X20_Y9_N10 " "Info: Loc. = LCCOMB_X20_Y9_N10; Node \"cnt1\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~151 LCCOMB_X20_Y9_N14 " "Info: Loc. = LCCOMB_X20_Y9_N14; Node \"Equal31~151\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[1\]~head_lut LCCOMB_X17_Y9_N22 " "Info: Loc. = LCCOMB_X17_Y9_N22; Node \"cnt1\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[4\]~head_lut LCCOMB_X19_Y10_N8 " "Info: Loc. = LCCOMB_X19_Y10_N8; Node \"cnt1\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start1~57 LCCOMB_X23_Y9_N10 " "Info: Loc. = LCCOMB_X23_Y9_N10; Node \"start1~57\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~153 LCCOMB_X20_Y9_N22 " "Info: Loc. = LCCOMB_X20_Y9_N22; Node \"Equal31~153\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~152 LCCOMB_X20_Y9_N4 " "Info: Loc. = LCCOMB_X20_Y9_N4; Node \"Equal31~152\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[5\]~head_lut LCCOMB_X17_Y9_N4 " "Info: Loc. = LCCOMB_X17_Y9_N4; Node \"cnt1\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~566 LCCOMB_X20_Y9_N0 " "Info: Loc. = LCCOMB_X20_Y9_N0; Node \"all_set1~566\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~565 LCCOMB_X20_Y9_N8 " "Info: Loc. = LCCOMB_X20_Y9_N8; Node \"all_set1~565\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~150 LCCOMB_X20_Y9_N16 " "Info: Loc. = LCCOMB_X20_Y9_N16; Node \"Equal31~150\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[13\]~head_lut LCCOMB_X19_Y9_N2 " "Info: Loc. = LCCOMB_X19_Y9_N2; Node \"cnt1\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[3\]~head_lut LCCOMB_X19_Y9_N10 " "Info: Loc. = LCCOMB_X19_Y9_N10; Node \"cnt1\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[8\]~head_lut LCCOMB_X22_Y9_N4 " "Info: Loc. = LCCOMB_X22_Y9_N4; Node \"cnt1\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[7\]~head_lut LCCOMB_X21_Y9_N2 " "Info: Loc. = LCCOMB_X21_Y9_N2; Node \"cnt1\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[15\]~head_lut LCCOMB_X20_Y9_N26 " "Info: Loc. = LCCOMB_X20_Y9_N26; Node \"cnt1\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[9\]~head_lut LCCOMB_X22_Y9_N24 " "Info: Loc. = LCCOMB_X22_Y9_N24; Node \"cnt1\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[14\]~head_lut LCCOMB_X17_Y9_N6 " "Info: Loc. = LCCOMB_X17_Y9_N6; Node \"cnt1\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[10\]~head_lut LCCOMB_X19_Y10_N16 " "Info: Loc. = LCCOMB_X19_Y10_N16; Node \"cnt1\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~154 LCCOMB_X20_Y9_N12 " "Info: Loc. = LCCOMB_X20_Y9_N12; Node \"Equal31~154\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[12\]~head_lut LCCOMB_X21_Y9_N18 " "Info: Loc. = LCCOMB_X21_Y9_N18; Node \"cnt1\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[11\]~head_lut LCCOMB_X19_Y10_N22 " "Info: Loc. = LCCOMB_X19_Y10_N22; Node \"cnt1\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.018 ns" { cnt1[4]~latch Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.150 ns) 3.822 ns reg1~61 3 COMB LCCOMB_X23_Y9_N12 1 " "Info: 3: + IC(0.654 ns) + CELL(0.150 ns) = 3.822 ns; Loc. = LCCOMB_X23_Y9_N12; Fanout = 1; COMB Node = 'reg1~61'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { Equal31~154 reg1~61 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.906 ns reg1 4 REG LCFF_X23_Y9_N13 24 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.906 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 24; REG Node = 'reg1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg1~61 reg1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.252 ns ( 83.26 % ) " "Info: Total cell delay = 3.252 ns ( 83.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.654 ns ( 16.74 % ) " "Info: Total interconnect delay = 0.654 ns ( 16.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { cnt1[4]~latch Equal31~154 reg1~61 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { cnt1[4]~latch {} Equal31~154 {} reg1~61 {} reg1 {} } { 0.000ns 0.000ns 0.654ns 0.000ns } { 0.000ns 3.018ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-17.329 ns - Smallest " "Info: - Smallest clock skew is -17.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A1 destination 3.866 ns + Shortest register " "Info: + Shortest clock path from clock \"A1\" to destination register is 3.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A1 1 CLK PIN_T7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 10; CLK Node = 'A1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.150 ns) 2.679 ns WideOr0 2 COMB LCCOMB_X23_Y9_N18 1 " "Info: 2: + IC(1.697 ns) + CELL(0.150 ns) = 2.679 ns; Loc. = LCCOMB_X23_Y9_N18; Fanout = 1; COMB Node = 'WideOr0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { A1 WideOr0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 3.074 ns write1 3 REG LCCOMB_X23_Y9_N6 32 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 3.074 ns; Loc. = LCCOMB_X23_Y9_N6; Fanout = 32; REG Node = 'write1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { WideOr0 write1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.537 ns) 3.866 ns reg1 4 REG LCFF_X23_Y9_N13 24 " "Info: 4: + IC(0.255 ns) + CELL(0.537 ns) = 3.866 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 24; REG Node = 'reg1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { write1 reg1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.669 ns ( 43.17 % ) " "Info: Total cell delay = 1.669 ns ( 43.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.197 ns ( 56.83 % ) " "Info: Total interconnect delay = 2.197 ns ( 56.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.866 ns" { A1 WideOr0 write1 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.866 ns" { A1 {} A1~combout {} WideOr0 {} write1 {} reg1 {} } { 0.000ns 0.000ns 1.697ns 0.245ns 0.255ns } { 0.000ns 0.832ns 0.150ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A1 source 21.195 ns - Longest register " "Info: - Longest clock path from clock \"A1\" to source register is 21.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A1 1 CLK PIN_T7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 10; CLK Node = 'A1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.413 ns) 2.732 ns Decoder0~428 2 COMB LCCOMB_X24_Y9_N6 8 " "Info: 2: + IC(1.487 ns) + CELL(0.413 ns) = 2.732 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 8; COMB Node = 'Decoder0~428'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { A1 Decoder0~428 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.419 ns) 4.945 ns cmd\[3\] 3 REG LCCOMB_X29_Y28_N8 4 " "Info: 3: + IC(1.794 ns) + CELL(0.419 ns) = 4.945 ns; Loc. = LCCOMB_X29_Y28_N8; Fanout = 4; REG Node = 'cmd\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.213 ns" { Decoder0~428 cmd[3] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.275 ns) 6.760 ns WideOr7~307 4 COMB LCCOMB_X36_Y22_N14 4 " "Info: 4: + IC(1.540 ns) + CELL(0.275 ns) = 6.760 ns; Loc. = LCCOMB_X36_Y22_N14; Fanout = 4; COMB Node = 'WideOr7~307'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { cmd[3] WideOr7~307 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 7.325 ns cmd1\[1\]~0 5 COMB LCCOMB_X36_Y22_N26 5 " "Info: 5: + IC(0.290 ns) + CELL(0.275 ns) = 7.325 ns; Loc. = LCCOMB_X36_Y22_N26; Fanout = 5; COMB Node = 'cmd1\[1\]~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { WideOr7~307 cmd1[1]~0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.275 ns) 9.584 ns cmd1\[4\] 6 REG LCCOMB_X24_Y9_N10 5 " "Info: 6: + IC(1.984 ns) + CELL(0.275 ns) = 9.584 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 5; REG Node = 'cmd1\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.259 ns" { cmd1[1]~0 cmd1[4] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.420 ns) 10.700 ns set1\[0\]~163 7 COMB LCCOMB_X21_Y9_N26 8 " "Info: 7: + IC(0.696 ns) + CELL(0.420 ns) = 10.700 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 8; COMB Node = 'set1\[0\]~163'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { cmd1[4] set1[0]~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.150 ns) 11.545 ns set1\[5\] 8 REG LCCOMB_X17_Y9_N20 25 " "Info: 8: + IC(0.695 ns) + CELL(0.150 ns) = 11.545 ns; Loc. = LCCOMB_X17_Y9_N20; Fanout = 25; REG Node = 'set1\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { set1[0]~163 set1[5] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.265 ns) 17.810 ns all_set1~566 9 COMB LOOP LCCOMB_X20_Y9_N0 17 " "Info: 9: + IC(0.000 ns) + CELL(6.265 ns) = 17.810 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 17; COMB LOOP Node = 'all_set1~566'" { { "Info" "ITDB_PART_OF_SCC" "all_set1~563 LCCOMB_X20_Y9_N18 " "Info: Loc. = LCCOMB_X20_Y9_N18; Node \"all_set1~563\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[2\]~head_lut LCCOMB_X21_Y9_N30 " "Info: Loc. = LCCOMB_X21_Y9_N30; Node \"cnt1\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[6\]~head_lut LCCOMB_X19_Y9_N14 " "Info: Loc. = LCCOMB_X19_Y9_N14; Node \"cnt1\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[0\]~head_lut LCCOMB_X20_Y9_N10 " "Info: Loc. = LCCOMB_X20_Y9_N10; Node \"cnt1\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~151 LCCOMB_X20_Y9_N14 " "Info: Loc. = LCCOMB_X20_Y9_N14; Node \"Equal31~151\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[1\]~head_lut LCCOMB_X17_Y9_N22 " "Info: Loc. = LCCOMB_X17_Y9_N22; Node \"cnt1\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[4\]~head_lut LCCOMB_X19_Y10_N8 " "Info: Loc. = LCCOMB_X19_Y10_N8; Node \"cnt1\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start1~57 LCCOMB_X23_Y9_N10 " "Info: Loc. = LCCOMB_X23_Y9_N10; Node \"start1~57\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~153 LCCOMB_X20_Y9_N22 " "Info: Loc. = LCCOMB_X20_Y9_N22; Node \"Equal31~153\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~152 LCCOMB_X20_Y9_N4 " "Info: Loc. = LCCOMB_X20_Y9_N4; Node \"Equal31~152\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[5\]~head_lut LCCOMB_X17_Y9_N4 " "Info: Loc. = LCCOMB_X17_Y9_N4; Node \"cnt1\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~566 LCCOMB_X20_Y9_N0 " "Info: Loc. = LCCOMB_X20_Y9_N0; Node \"all_set1~566\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~565 LCCOMB_X20_Y9_N8 " "Info: Loc. = LCCOMB_X20_Y9_N8; Node \"all_set1~565\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~150 LCCOMB_X20_Y9_N16 " "Info: Loc. = LCCOMB_X20_Y9_N16; Node \"Equal31~150\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[13\]~head_lut LCCOMB_X19_Y9_N2 " "Info: Loc. = LCCOMB_X19_Y9_N2; Node \"cnt1\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[3\]~head_lut LCCOMB_X19_Y9_N10 " "Info: Loc. = LCCOMB_X19_Y9_N10; Node \"cnt1\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[8\]~head_lut LCCOMB_X22_Y9_N4 " "Info: Loc. = LCCOMB_X22_Y9_N4; Node \"cnt1\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[7\]~head_lut LCCOMB_X21_Y9_N2 " "Info: Loc. = LCCOMB_X21_Y9_N2; Node \"cnt1\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[15\]~head_lut LCCOMB_X20_Y9_N26 " "Info: Loc. = LCCOMB_X20_Y9_N26; Node \"cnt1\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[9\]~head_lut LCCOMB_X22_Y9_N24 " "Info: Loc. = LCCOMB_X22_Y9_N24; Node \"cnt1\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[14\]~head_lut LCCOMB_X17_Y9_N6 " "Info: Loc. = LCCOMB_X17_Y9_N6; Node \"cnt1\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[10\]~head_lut LCCOMB_X19_Y10_N16 " "Info: Loc. = LCCOMB_X19_Y10_N16; Node \"cnt1\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~154 LCCOMB_X20_Y9_N12 " "Info: Loc. = LCCOMB_X20_Y9_N12; Node \"Equal31~154\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[12\]~head_lut LCCOMB_X21_Y9_N18 " "Info: Loc. = LCCOMB_X21_Y9_N18; Node \"cnt1\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[11\]~head_lut LCCOMB_X19_Y10_N22 " "Info: Loc. = LCCOMB_X19_Y10_N22; Node \"cnt1\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.265 ns" { set1[5] all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.000 ns) 19.708 ns all_set1~566clkctrl 10 COMB CLKCTRL_G12 32 " "Info: 10: + IC(1.898 ns) + CELL(0.000 ns) = 19.708 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'all_set1~566clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { all_set1~566 all_set1~566clkctrl } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.150 ns) 21.195 ns cnt1\[4\]~latch 11 REG LCCOMB_X19_Y10_N30 23 " "Info: 11: + IC(1.337 ns) + CELL(0.150 ns) = 21.195 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 23; REG Node = 'cnt1\[4\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.474 ns ( 44.70 % ) " "Info: Total cell delay = 9.474 ns ( 44.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.721 ns ( 55.30 % ) " "Info: Total interconnect delay = 11.721 ns ( 55.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "21.195 ns" { A1 Decoder0~428 cmd[3] WideOr7~307 cmd1[1]~0 cmd1[4] set1[0]~163 set1[5] all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "21.195 ns" { A1 {} A1~combout {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd1[1]~0 {} cmd1[4] {} set1[0]~163 {} set1[5] {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 1.487ns 1.794ns 1.540ns 0.290ns 1.984ns 0.696ns 0.695ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.832ns 0.413ns 0.419ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 6.265ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.866 ns" { A1 WideOr0 write1 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.866 ns" { A1 {} A1~combout {} WideOr0 {} write1 {} reg1 {} } { 0.000ns 0.000ns 1.697ns 0.245ns 0.255ns } { 0.000ns 0.832ns 0.150ns 0.150ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "21.195 ns" { A1 Decoder0~428 cmd[3] WideOr7~307 cmd1[1]~0 cmd1[4] set1[0]~163 set1[5] all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "21.195 ns" { A1 {} A1~combout {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd1[1]~0 {} cmd1[4] {} set1[0]~163 {} set1[5] {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 1.487ns 1.794ns 1.540ns 0.290ns 1.984ns 0.696ns 0.695ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.832ns 0.413ns 0.419ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 6.265ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 29 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { cnt1[4]~latch Equal31~154 reg1~61 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { cnt1[4]~latch {} Equal31~154 {} reg1~61 {} reg1 {} } { 0.000ns 0.000ns 0.654ns 0.000ns } { 0.000ns 3.018ns 0.150ns 0.084ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.866 ns" { A1 WideOr0 write1 reg1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.866 ns" { A1 {} A1~combout {} WideOr0 {} write1 {} reg1 {} } { 0.000ns 0.000ns 1.697ns 0.245ns 0.255ns } { 0.000ns 0.832ns 0.150ns 0.150ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "21.195 ns" { A1 Decoder0~428 cmd[3] WideOr7~307 cmd1[1]~0 cmd1[4] set1[0]~163 set1[5] all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "21.195 ns" { A1 {} A1~combout {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd1[1]~0 {} cmd1[4] {} set1[0]~163 {} set1[5] {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 1.487ns 1.794ns 1.540ns 0.290ns 1.984ns 0.696ns 0.695ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.832ns 0.413ns 0.419ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 6.265ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk0 register cnt0\[13\]~reg0latch register cnt0\[13\]~reg0_emulated 62.83 MHz 15.917 ns Internal " "Info: Clock \"clk0\" has Internal fmax of 62.83 MHz between source register \"cnt0\[13\]~reg0latch\" and destination register \"cnt0\[13\]~reg0_emulated\" (period= 15.917 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.947 ns + Longest register register " "Info: + Longest register to register delay is 4.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt0\[13\]~reg0latch 1 REG LCCOMB_X32_Y27_N18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y27_N18; Fanout = 2; REG Node = 'cnt0\[13\]~reg0latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[13]~reg0latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 0.419 ns cnt0\[13\]~reg0head_lut 2 COMB LCCOMB_X32_Y27_N4 8 " "Info: 2: + IC(0.269 ns) + CELL(0.150 ns) = 0.419 ns; Loc. = LCCOMB_X32_Y27_N4; Fanout = 8; COMB Node = 'cnt0\[13\]~reg0head_lut'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { cnt0[13]~reg0latch cnt0[13]~reg0head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.275 ns) 2.109 ns Mux89~159 3 COMB LCCOMB_X31_Y28_N18 3 " "Info: 3: + IC(1.415 ns) + CELL(0.275 ns) = 2.109 ns; Loc. = LCCOMB_X31_Y28_N18; Fanout = 3; COMB Node = 'Mux89~159'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { cnt0[13]~reg0head_lut Mux89~159 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 2.524 ns Equal36~130 4 COMB LCCOMB_X31_Y28_N6 2 " "Info: 4: + IC(0.265 ns) + CELL(0.150 ns) = 2.524 ns; Loc. = LCCOMB_X31_Y28_N6; Fanout = 2; COMB Node = 'Equal36~130'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { Mux89~159 Equal36~130 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.927 ns all_gate0~94 5 COMB LCCOMB_X31_Y28_N0 2 " "Info: 5: + IC(0.253 ns) + CELL(0.150 ns) = 2.927 ns; Loc. = LCCOMB_X31_Y28_N0; Fanout = 2; COMB Node = 'all_gate0~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Equal36~130 all_gate0~94 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.149 ns) 3.326 ns all_gate0~95 6 COMB LCCOMB_X31_Y28_N10 15 " "Info: 6: + IC(0.250 ns) + CELL(0.149 ns) = 3.326 ns; Loc. = LCCOMB_X31_Y28_N10; Fanout = 15; COMB Node = 'all_gate0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { all_gate0~94 all_gate0~95 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.660 ns) 4.947 ns cnt0\[13\]~reg0_emulated 7 REG LCFF_X32_Y27_N15 1 " "Info: 7: + IC(0.961 ns) + CELL(0.660 ns) = 4.947 ns; Loc. = LCFF_X32_Y27_N15; Fanout = 1; REG Node = 'cnt0\[13\]~reg0_emulated'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { all_gate0~95 cnt0[13]~reg0_emulated } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 31.01 % ) " "Info: Total cell delay = 1.534 ns ( 31.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.413 ns ( 68.99 % ) " "Info: Total interconnect delay = 3.413 ns ( 68.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.947 ns" { cnt0[13]~reg0latch cnt0[13]~reg0head_lut Mux89~159 Equal36~130 all_gate0~94 all_gate0~95 cnt0[13]~reg0_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.947 ns" { cnt0[13]~reg0latch {} cnt0[13]~reg0head_lut {} Mux89~159 {} Equal36~130 {} all_gate0~94 {} all_gate0~95 {} cnt0[13]~reg0_emulated {} } { 0.000ns 0.269ns 1.415ns 0.265ns 0.253ns 0.250ns 0.961ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.150ns 0.149ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.006 ns - Smallest " "Info: - Smallest clock skew is -11.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk0 destination 2.501 ns + Shortest register " "Info: + Shortest clock path from clock \"clk0\" to destination register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk0 1 CLK PIN_D13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 16; CLK Node = 'clk0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 2.501 ns cnt0\[13\]~reg0_emulated 2 REG LCFF_X32_Y27_N15 1 " "Info: 2: + IC(0.985 ns) + CELL(0.537 ns) = 2.501 ns; Loc. = LCFF_X32_Y27_N15; Fanout = 1; REG Node = 'cnt0\[13\]~reg0_emulated'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { clk0 cnt0[13]~reg0_emulated } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 60.62 % ) " "Info: Total cell delay = 1.516 ns ( 60.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 39.38 % ) " "Info: Total interconnect delay = 0.985 ns ( 39.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clk0 cnt0[13]~reg0_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clk0 {} clk0~combout {} cnt0[13]~reg0_emulated {} } { 0.000ns 0.000ns 0.985ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk0 source 13.507 ns - Longest register " "Info: - Longest clock path from clock \"clk0\" to source register is 13.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk0 1 CLK PIN_D13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 16; CLK Node = 'clk0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.787 ns) 2.699 ns cnt0\[10\]~reg0_emulated 2 REG LCFF_X30_Y27_N5 1 " "Info: 2: + IC(0.933 ns) + CELL(0.787 ns) = 2.699 ns; Loc. = LCFF_X30_Y27_N5; Fanout = 1; REG Node = 'cnt0\[10\]~reg0_emulated'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { clk0 cnt0[10]~reg0_emulated } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.438 ns) 3.922 ns cnt0\[10\]~reg0head_lut 3 COMB LCCOMB_X30_Y28_N12 10 " "Info: 3: + IC(0.785 ns) + CELL(0.438 ns) = 3.922 ns; Loc. = LCCOMB_X30_Y28_N12; Fanout = 10; COMB Node = 'cnt0\[10\]~reg0head_lut'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { cnt0[10]~reg0_emulated cnt0[10]~reg0head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.438 ns) 5.385 ns buffer~144 4 COMB LCCOMB_X31_Y24_N22 1 " "Info: 4: + IC(1.025 ns) + CELL(0.438 ns) = 5.385 ns; Loc. = LCCOMB_X31_Y24_N22; Fanout = 1; COMB Node = 'buffer~144'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { cnt0[10]~reg0head_lut buffer~144 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.420 ns) 6.069 ns buffer~145 5 COMB LCCOMB_X31_Y24_N6 1 " "Info: 5: + IC(0.264 ns) + CELL(0.420 ns) = 6.069 ns; Loc. = LCCOMB_X31_Y24_N6; Fanout = 1; COMB Node = 'buffer~145'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { buffer~144 buffer~145 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.242 ns) 7.077 ns buffer~146 6 COMB LCCOMB_X32_Y28_N28 2 " "Info: 6: + IC(0.766 ns) + CELL(0.242 ns) = 7.077 ns; Loc. = LCCOMB_X32_Y28_N28; Fanout = 2; COMB Node = 'buffer~146'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { buffer~145 buffer~146 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.275 ns) 8.467 ns buffer\[15\] 7 REG LCCOMB_X32_Y27_N2 2 " "Info: 7: + IC(1.115 ns) + CELL(0.275 ns) = 8.467 ns; Loc. = LCCOMB_X32_Y27_N2; Fanout = 2; REG Node = 'buffer\[15\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { buffer~146 buffer[15] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 8.889 ns Equal0~176 8 COMB LCCOMB_X32_Y27_N22 1 " "Info: 8: + IC(0.272 ns) + CELL(0.150 ns) = 8.889 ns; Loc. = LCCOMB_X32_Y27_N22; Fanout = 1; COMB Node = 'Equal0~176'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { buffer[15] Equal0~176 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 9.297 ns all_set0~3 9 COMB LCCOMB_X32_Y27_N26 3 " "Info: 9: + IC(0.258 ns) + CELL(0.150 ns) = 9.297 ns; Loc. = LCCOMB_X32_Y27_N26; Fanout = 3; COMB Node = 'all_set0~3'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Equal0~176 all_set0~3 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.287 ns) 10.584 ns reg0~32 10 COMB LOOP LCCOMB_X30_Y28_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(1.287 ns) = 10.584 ns; Loc. = LCCOMB_X30_Y28_N24; Fanout = 2; COMB LOOP Node = 'reg0~32'" { { "Info" "ITDB_PART_OF_SCC" "reg0~32 LCCOMB_X30_Y28_N24 " "Info: Loc. = LCCOMB_X30_Y28_N24; Node \"reg0~32\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0~32 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0~32 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { all_set0~3 reg0~32 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.271 ns) 11.129 ns all_set0~277 11 COMB LCCOMB_X30_Y28_N26 1 " "Info: 11: + IC(0.274 ns) + CELL(0.271 ns) = 11.129 ns; Loc. = LCCOMB_X30_Y28_N26; Fanout = 1; COMB Node = 'all_set0~277'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { reg0~32 all_set0~277 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 11.797 ns all_set0~279 12 COMB LCCOMB_X30_Y28_N22 1 " "Info: 12: + IC(0.248 ns) + CELL(0.420 ns) = 11.797 ns; Loc. = LCCOMB_X30_Y28_N22; Fanout = 1; COMB Node = 'all_set0~279'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { all_set0~277 all_set0~279 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.149 ns) 12.187 ns all_set0~280 13 COMB LCCOMB_X30_Y28_N0 33 " "Info: 13: + IC(0.241 ns) + CELL(0.149 ns) = 12.187 ns; Loc. = LCCOMB_X30_Y28_N0; Fanout = 33; COMB Node = 'all_set0~280'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { all_set0~279 all_set0~280 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.275 ns) 13.507 ns cnt0\[13\]~reg0latch 14 REG LCCOMB_X32_Y27_N18 2 " "Info: 14: + IC(1.045 ns) + CELL(0.275 ns) = 13.507 ns; Loc. = LCCOMB_X32_Y27_N18; Fanout = 2; REG Node = 'cnt0\[13\]~reg0latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { all_set0~280 cnt0[13]~reg0latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.281 ns ( 46.50 % ) " "Info: Total cell delay = 6.281 ns ( 46.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.226 ns ( 53.50 % ) " "Info: Total interconnect delay = 7.226 ns ( 53.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.507 ns" { clk0 cnt0[10]~reg0_emulated cnt0[10]~reg0head_lut buffer~144 buffer~145 buffer~146 buffer[15] Equal0~176 all_set0~3 reg0~32 all_set0~277 all_set0~279 all_set0~280 cnt0[13]~reg0latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "13.507 ns" { clk0 {} clk0~combout {} cnt0[10]~reg0_emulated {} cnt0[10]~reg0head_lut {} buffer~144 {} buffer~145 {} buffer~146 {} buffer[15] {} Equal0~176 {} all_set0~3 {} reg0~32 {} all_set0~277 {} all_set0~279 {} all_set0~280 {} cnt0[13]~reg0latch {} } { 0.000ns 0.000ns 0.933ns 0.785ns 1.025ns 0.264ns 0.766ns 1.115ns 0.272ns 0.258ns 0.000ns 0.274ns 0.248ns 0.241ns 1.045ns } { 0.000ns 0.979ns 0.787ns 0.438ns 0.438ns 0.420ns 0.242ns 0.275ns 0.150ns 0.150ns 1.287ns 0.271ns 0.420ns 0.149ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clk0 cnt0[13]~reg0_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clk0 {} clk0~combout {} cnt0[13]~reg0_emulated {} } { 0.000ns 0.000ns 0.985ns } { 0.000ns 0.979ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.507 ns" { clk0 cnt0[10]~reg0_emulated cnt0[10]~reg0head_lut buffer~144 buffer~145 buffer~146 buffer[15] Equal0~176 all_set0~3 reg0~32 all_set0~277 all_set0~279 all_set0~280 cnt0[13]~reg0latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "13.507 ns" { clk0 {} clk0~combout {} cnt0[10]~reg0_emulated {} cnt0[10]~reg0head_lut {} buffer~144 {} buffer~145 {} buffer~146 {} buffer[15] {} Equal0~176 {} all_set0~3 {} reg0~32 {} all_set0~277 {} all_set0~279 {} all_set0~280 {} cnt0[13]~reg0latch {} } { 0.000ns 0.000ns 0.933ns 0.785ns 1.025ns 0.264ns 0.766ns 1.115ns 0.272ns 0.258ns 0.000ns 0.274ns 0.248ns 0.241ns 1.045ns } { 0.000ns 0.979ns 0.787ns 0.438ns 0.438ns 0.420ns 0.242ns 0.275ns 0.150ns 0.150ns 1.287ns 0.271ns 0.420ns 0.149ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.947 ns" { cnt0[13]~reg0latch cnt0[13]~reg0head_lut Mux89~159 Equal36~130 all_gate0~94 all_gate0~95 cnt0[13]~reg0_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.947 ns" { cnt0[13]~reg0latch {} cnt0[13]~reg0head_lut {} Mux89~159 {} Equal36~130 {} all_gate0~94 {} all_gate0~95 {} cnt0[13]~reg0_emulated {} } { 0.000ns 0.269ns 1.415ns 0.265ns 0.253ns 0.250ns 0.961ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.150ns 0.149ns 0.660ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clk0 cnt0[13]~reg0_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clk0 {} clk0~combout {} cnt0[13]~reg0_emulated {} } { 0.000ns 0.000ns 0.985ns } { 0.000ns 0.979ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.507 ns" { clk0 cnt0[10]~reg0_emulated cnt0[10]~reg0head_lut buffer~144 buffer~145 buffer~146 buffer[15] Equal0~176 all_set0~3 reg0~32 all_set0~277 all_set0~279 all_set0~280 cnt0[13]~reg0latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "13.507 ns" { clk0 {} clk0~combout {} cnt0[10]~reg0_emulated {} cnt0[10]~reg0head_lut {} buffer~144 {} buffer~145 {} buffer~146 {} buffer[15] {} Equal0~176 {} all_set0~3 {} reg0~32 {} all_set0~277 {} all_set0~279 {} all_set0~280 {} cnt0[13]~reg0latch {} } { 0.000ns 0.000ns 0.933ns 0.785ns 1.025ns 0.264ns 0.766ns 1.115ns 0.272ns 0.258ns 0.000ns 0.274ns 0.248ns 0.241ns 1.045ns } { 0.000ns 0.979ns 0.787ns 0.438ns 0.438ns 0.420ns 0.242ns 0.275ns 0.150ns 0.150ns 1.287ns 0.271ns 0.420ns 0.149ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "gate0 register register edge0 edge0 450.05 MHz Internal " "Info: Clock \"gate0\" Internal fmax is restricted to 450.05 MHz between source register \"edge0\" and destination register \"edge0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns edge0 1 REG LCFF_X29_Y28_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y28_N3; Fanout = 2; REG Node = 'edge0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { edge0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns edge0~30 2 COMB LCCOMB_X29_Y28_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X29_Y28_N2; Fanout = 1; COMB Node = 'edge0~30'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { edge0 edge0~30 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns edge0 3 REG LCFF_X29_Y28_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X29_Y28_N3; Fanout = 2; REG Node = 'edge0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { edge0~30 edge0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { edge0 edge0~30 edge0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { edge0 {} edge0~30 {} edge0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gate0 destination 3.203 ns + Shortest register " "Info: + Shortest clock path from clock \"gate0\" to destination register is 3.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns gate0 1 CLK PIN_L7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L7; Fanout = 7; CLK Node = 'gate0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.537 ns) 3.203 ns edge0 2 REG LCFF_X29_Y28_N3 2 " "Info: 2: + IC(1.834 ns) + CELL(0.537 ns) = 3.203 ns; Loc. = LCFF_X29_Y28_N3; Fanout = 2; REG Node = 'edge0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { gate0 edge0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 42.74 % ) " "Info: Total cell delay = 1.369 ns ( 42.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.834 ns ( 57.26 % ) " "Info: Total interconnect delay = 1.834 ns ( 57.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { gate0 edge0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { gate0 {} gate0~combout {} edge0 {} } { 0.000ns 0.000ns 1.834ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gate0 source 3.203 ns - Longest register " "Info: - Longest clock path from clock \"gate0\" to source register is 3.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns gate0 1 CLK PIN_L7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L7; Fanout = 7; CLK Node = 'gate0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.537 ns) 3.203 ns edge0 2 REG LCFF_X29_Y28_N3 2 " "Info: 2: + IC(1.834 ns) + CELL(0.537 ns) = 3.203 ns; Loc. = LCFF_X29_Y28_N3; Fanout = 2; REG Node = 'edge0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { gate0 edge0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 42.74 % ) " "Info: Total cell delay = 1.369 ns ( 42.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.834 ns ( 57.26 % ) " "Info: Total interconnect delay = 1.834 ns ( 57.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { gate0 edge0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { gate0 {} gate0~combout {} edge0 {} } { 0.000ns 0.000ns 1.834ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { gate0 edge0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { gate0 {} gate0~combout {} edge0 {} } { 0.000ns 0.000ns 1.834ns } { 0.000ns 0.832ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { gate0 edge0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { gate0 {} gate0~combout {} edge0 {} } { 0.000ns 0.000ns 1.834ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { edge0 edge0~30 edge0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { edge0 {} edge0~30 {} edge0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { gate0 edge0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { gate0 {} gate0~combout {} edge0 {} } { 0.000ns 0.000ns 1.834ns } { 0.000ns 0.832ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { gate0 edge0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { gate0 {} gate0~combout {} edge0 {} } { 0.000ns 0.000ns 1.834ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { edge0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { edge0 {} } {  } {  } "" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1 register cnt1\[4\]~latch register cnt1\[11\]~_emulated 52.68 MHz 18.981 ns Internal " "Info: Clock \"clk1\" has Internal fmax of 52.68 MHz between source register \"cnt1\[4\]~latch\" and destination register \"cnt1\[11\]~_emulated\" (period= 18.981 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.575 ns + Longest register register " "Info: + Longest register to register delay is 9.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1\[4\]~latch 1 REG LCCOMB_X19_Y10_N30 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 23; REG Node = 'cnt1\[4\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.623 ns) 6.623 ns cnt1\[1\]~head_lut 2 COMB LOOP LCCOMB_X17_Y9_N22 6 " "Info: 2: + IC(0.000 ns) + CELL(6.623 ns) = 6.623 ns; Loc. = LCCOMB_X17_Y9_N22; Fanout = 6; COMB LOOP Node = 'cnt1\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "all_set1~563 LCCOMB_X20_Y9_N18 " "Info: Loc. = LCCOMB_X20_Y9_N18; Node \"all_set1~563\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[2\]~head_lut LCCOMB_X21_Y9_N30 " "Info: Loc. = LCCOMB_X21_Y9_N30; Node \"cnt1\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[6\]~head_lut LCCOMB_X19_Y9_N14 " "Info: Loc. = LCCOMB_X19_Y9_N14; Node \"cnt1\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[0\]~head_lut LCCOMB_X20_Y9_N10 " "Info: Loc. = LCCOMB_X20_Y9_N10; Node \"cnt1\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~151 LCCOMB_X20_Y9_N14 " "Info: Loc. = LCCOMB_X20_Y9_N14; Node \"Equal31~151\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[1\]~head_lut LCCOMB_X17_Y9_N22 " "Info: Loc. = LCCOMB_X17_Y9_N22; Node \"cnt1\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[4\]~head_lut LCCOMB_X19_Y10_N8 " "Info: Loc. = LCCOMB_X19_Y10_N8; Node \"cnt1\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start1~57 LCCOMB_X23_Y9_N10 " "Info: Loc. = LCCOMB_X23_Y9_N10; Node \"start1~57\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~153 LCCOMB_X20_Y9_N22 " "Info: Loc. = LCCOMB_X20_Y9_N22; Node \"Equal31~153\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~152 LCCOMB_X20_Y9_N4 " "Info: Loc. = LCCOMB_X20_Y9_N4; Node \"Equal31~152\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[5\]~head_lut LCCOMB_X17_Y9_N4 " "Info: Loc. = LCCOMB_X17_Y9_N4; Node \"cnt1\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~566 LCCOMB_X20_Y9_N0 " "Info: Loc. = LCCOMB_X20_Y9_N0; Node \"all_set1~566\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~565 LCCOMB_X20_Y9_N8 " "Info: Loc. = LCCOMB_X20_Y9_N8; Node \"all_set1~565\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~150 LCCOMB_X20_Y9_N16 " "Info: Loc. = LCCOMB_X20_Y9_N16; Node \"Equal31~150\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[13\]~head_lut LCCOMB_X19_Y9_N2 " "Info: Loc. = LCCOMB_X19_Y9_N2; Node \"cnt1\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[3\]~head_lut LCCOMB_X19_Y9_N10 " "Info: Loc. = LCCOMB_X19_Y9_N10; Node \"cnt1\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[8\]~head_lut LCCOMB_X22_Y9_N4 " "Info: Loc. = LCCOMB_X22_Y9_N4; Node \"cnt1\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[7\]~head_lut LCCOMB_X21_Y9_N2 " "Info: Loc. = LCCOMB_X21_Y9_N2; Node \"cnt1\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[15\]~head_lut LCCOMB_X20_Y9_N26 " "Info: Loc. = LCCOMB_X20_Y9_N26; Node \"cnt1\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[9\]~head_lut LCCOMB_X22_Y9_N24 " "Info: Loc. = LCCOMB_X22_Y9_N24; Node \"cnt1\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[14\]~head_lut LCCOMB_X17_Y9_N6 " "Info: Loc. = LCCOMB_X17_Y9_N6; Node \"cnt1\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[10\]~head_lut LCCOMB_X19_Y10_N16 " "Info: Loc. = LCCOMB_X19_Y10_N16; Node \"cnt1\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~154 LCCOMB_X20_Y9_N12 " "Info: Loc. = LCCOMB_X20_Y9_N12; Node \"Equal31~154\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[12\]~head_lut LCCOMB_X21_Y9_N18 " "Info: Loc. = LCCOMB_X21_Y9_N18; Node \"cnt1\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[11\]~head_lut LCCOMB_X19_Y10_N22 " "Info: Loc. = LCCOMB_X19_Y10_N22; Node \"cnt1\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { cnt1[4]~latch cnt1[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.393 ns) 7.479 ns Add2~211 3 COMB LCCOMB_X18_Y9_N2 2 " "Info: 3: + IC(0.463 ns) + CELL(0.393 ns) = 7.479 ns; Loc. = LCCOMB_X18_Y9_N2; Fanout = 2; COMB Node = 'Add2~211'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { cnt1[1]~head_lut Add2~211 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.550 ns Add2~213 4 COMB LCCOMB_X18_Y9_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.550 ns; Loc. = LCCOMB_X18_Y9_N4; Fanout = 2; COMB Node = 'Add2~213'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~211 Add2~213 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.621 ns Add2~215 5 COMB LCCOMB_X18_Y9_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.621 ns; Loc. = LCCOMB_X18_Y9_N6; Fanout = 2; COMB Node = 'Add2~215'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~213 Add2~215 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.692 ns Add2~217 6 COMB LCCOMB_X18_Y9_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.692 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Add2~217'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~215 Add2~217 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.763 ns Add2~219 7 COMB LCCOMB_X18_Y9_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.763 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 2; COMB Node = 'Add2~219'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~217 Add2~219 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.834 ns Add2~221 8 COMB LCCOMB_X18_Y9_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.834 ns; Loc. = LCCOMB_X18_Y9_N12; Fanout = 2; COMB Node = 'Add2~221'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~219 Add2~221 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.993 ns Add2~223 9 COMB LCCOMB_X18_Y9_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 7.993 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 2; COMB Node = 'Add2~223'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add2~221 Add2~223 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.064 ns Add2~225 10 COMB LCCOMB_X18_Y9_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.064 ns; Loc. = LCCOMB_X18_Y9_N16; Fanout = 2; COMB Node = 'Add2~225'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~223 Add2~225 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.135 ns Add2~227 11 COMB LCCOMB_X18_Y9_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.135 ns; Loc. = LCCOMB_X18_Y9_N18; Fanout = 2; COMB Node = 'Add2~227'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~225 Add2~227 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.206 ns Add2~229 12 COMB LCCOMB_X18_Y9_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.206 ns; Loc. = LCCOMB_X18_Y9_N20; Fanout = 2; COMB Node = 'Add2~229'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~227 Add2~229 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.616 ns Add2~230 13 COMB LCCOMB_X18_Y9_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 8.616 ns; Loc. = LCCOMB_X18_Y9_N22; Fanout = 1; COMB Node = 'Add2~230'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add2~229 Add2~230 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.150 ns) 9.491 ns cnt1\[11\]~data_lut 14 COMB LCCOMB_X19_Y10_N24 1 " "Info: 14: + IC(0.725 ns) + CELL(0.150 ns) = 9.491 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 1; COMB Node = 'cnt1\[11\]~data_lut'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { Add2~230 cnt1[11]~data_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.575 ns cnt1\[11\]~_emulated 15 REG LCFF_X19_Y10_N25 22 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 9.575 ns; Loc. = LCFF_X19_Y10_N25; Fanout = 22; REG Node = 'cnt1\[11\]~_emulated'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cnt1[11]~data_lut cnt1[11]~_emulated } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.387 ns ( 87.59 % ) " "Info: Total cell delay = 8.387 ns ( 87.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.188 ns ( 12.41 % ) " "Info: Total interconnect delay = 1.188 ns ( 12.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.575 ns" { cnt1[4]~latch cnt1[1]~head_lut Add2~211 Add2~213 Add2~215 Add2~217 Add2~219 Add2~221 Add2~223 Add2~225 Add2~227 Add2~229 Add2~230 cnt1[11]~data_lut cnt1[11]~_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.575 ns" { cnt1[4]~latch {} cnt1[1]~head_lut {} Add2~211 {} Add2~213 {} Add2~215 {} Add2~217 {} Add2~219 {} Add2~221 {} Add2~223 {} Add2~225 {} Add2~227 {} Add2~229 {} Add2~230 {} cnt1[11]~data_lut {} cnt1[11]~_emulated {} } { 0.000ns 0.000ns 0.463ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.725ns 0.000ns } { 0.000ns 6.623ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.442 ns - Smallest " "Info: - Smallest clock skew is -9.442 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 2.718 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1\" to destination register is 2.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns clk1 1 CLK PIN_W2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_W2; Fanout = 16; CLK Node = 'clk1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.537 ns) 2.718 ns cnt1\[11\]~_emulated 2 REG LCFF_X19_Y10_N25 22 " "Info: 2: + IC(1.309 ns) + CELL(0.537 ns) = 2.718 ns; Loc. = LCFF_X19_Y10_N25; Fanout = 22; REG Node = 'cnt1\[11\]~_emulated'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { clk1 cnt1[11]~_emulated } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 51.84 % ) " "Info: Total cell delay = 1.409 ns ( 51.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.309 ns ( 48.16 % ) " "Info: Total interconnect delay = 1.309 ns ( 48.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk1 cnt1[11]~_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk1 {} clk1~combout {} cnt1[11]~_emulated {} } { 0.000ns 0.000ns 1.309ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 12.160 ns - Longest register " "Info: - Longest clock path from clock \"clk1\" to source register is 12.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns clk1 1 CLK PIN_W2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_W2; Fanout = 16; CLK Node = 'clk1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.787 ns) 2.968 ns cnt1\[4\]~_emulated 2 REG LCFF_X19_Y10_N29 22 " "Info: 2: + IC(1.309 ns) + CELL(0.787 ns) = 2.968 ns; Loc. = LCFF_X19_Y10_N29; Fanout = 22; REG Node = 'cnt1\[4\]~_emulated'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { clk1 cnt1[4]~_emulated } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.807 ns) 8.775 ns all_set1~566 3 COMB LOOP LCCOMB_X20_Y9_N0 17 " "Info: 3: + IC(0.000 ns) + CELL(5.807 ns) = 8.775 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 17; COMB LOOP Node = 'all_set1~566'" { { "Info" "ITDB_PART_OF_SCC" "all_set1~563 LCCOMB_X20_Y9_N18 " "Info: Loc. = LCCOMB_X20_Y9_N18; Node \"all_set1~563\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[2\]~head_lut LCCOMB_X21_Y9_N30 " "Info: Loc. = LCCOMB_X21_Y9_N30; Node \"cnt1\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[6\]~head_lut LCCOMB_X19_Y9_N14 " "Info: Loc. = LCCOMB_X19_Y9_N14; Node \"cnt1\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[0\]~head_lut LCCOMB_X20_Y9_N10 " "Info: Loc. = LCCOMB_X20_Y9_N10; Node \"cnt1\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~151 LCCOMB_X20_Y9_N14 " "Info: Loc. = LCCOMB_X20_Y9_N14; Node \"Equal31~151\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[1\]~head_lut LCCOMB_X17_Y9_N22 " "Info: Loc. = LCCOMB_X17_Y9_N22; Node \"cnt1\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[4\]~head_lut LCCOMB_X19_Y10_N8 " "Info: Loc. = LCCOMB_X19_Y10_N8; Node \"cnt1\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start1~57 LCCOMB_X23_Y9_N10 " "Info: Loc. = LCCOMB_X23_Y9_N10; Node \"start1~57\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~153 LCCOMB_X20_Y9_N22 " "Info: Loc. = LCCOMB_X20_Y9_N22; Node \"Equal31~153\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~152 LCCOMB_X20_Y9_N4 " "Info: Loc. = LCCOMB_X20_Y9_N4; Node \"Equal31~152\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[5\]~head_lut LCCOMB_X17_Y9_N4 " "Info: Loc. = LCCOMB_X17_Y9_N4; Node \"cnt1\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~566 LCCOMB_X20_Y9_N0 " "Info: Loc. = LCCOMB_X20_Y9_N0; Node \"all_set1~566\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set1~565 LCCOMB_X20_Y9_N8 " "Info: Loc. = LCCOMB_X20_Y9_N8; Node \"all_set1~565\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~150 LCCOMB_X20_Y9_N16 " "Info: Loc. = LCCOMB_X20_Y9_N16; Node \"Equal31~150\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[13\]~head_lut LCCOMB_X19_Y9_N2 " "Info: Loc. = LCCOMB_X19_Y9_N2; Node \"cnt1\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[3\]~head_lut LCCOMB_X19_Y9_N10 " "Info: Loc. = LCCOMB_X19_Y9_N10; Node \"cnt1\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[8\]~head_lut LCCOMB_X22_Y9_N4 " "Info: Loc. = LCCOMB_X22_Y9_N4; Node \"cnt1\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[7\]~head_lut LCCOMB_X21_Y9_N2 " "Info: Loc. = LCCOMB_X21_Y9_N2; Node \"cnt1\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[15\]~head_lut LCCOMB_X20_Y9_N26 " "Info: Loc. = LCCOMB_X20_Y9_N26; Node \"cnt1\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[9\]~head_lut LCCOMB_X22_Y9_N24 " "Info: Loc. = LCCOMB_X22_Y9_N24; Node \"cnt1\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[14\]~head_lut LCCOMB_X17_Y9_N6 " "Info: Loc. = LCCOMB_X17_Y9_N6; Node \"cnt1\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[10\]~head_lut LCCOMB_X19_Y10_N16 " "Info: Loc. = LCCOMB_X19_Y10_N16; Node \"cnt1\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal31~154 LCCOMB_X20_Y9_N12 " "Info: Loc. = LCCOMB_X20_Y9_N12; Node \"Equal31~154\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[12\]~head_lut LCCOMB_X21_Y9_N18 " "Info: Loc. = LCCOMB_X21_Y9_N18; Node \"cnt1\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt1\[11\]~head_lut LCCOMB_X19_Y10_N22 " "Info: Loc. = LCCOMB_X19_Y10_N22; Node \"cnt1\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~563 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~151 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start1~57 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~153 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~152 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set1~565 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~150 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal31~154 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 212 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.807 ns" { cnt1[4]~_emulated all_set1~566 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.000 ns) 10.673 ns all_set1~566clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.898 ns) + CELL(0.000 ns) = 10.673 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'all_set1~566clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { all_set1~566 all_set1~566clkctrl } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.150 ns) 12.160 ns cnt1\[4\]~latch 5 REG LCCOMB_X19_Y10_N30 23 " "Info: 5: + IC(1.337 ns) + CELL(0.150 ns) = 12.160 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 23; REG Node = 'cnt1\[4\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.616 ns ( 62.63 % ) " "Info: Total cell delay = 7.616 ns ( 62.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.544 ns ( 37.37 % ) " "Info: Total interconnect delay = 4.544 ns ( 37.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.160 ns" { clk1 cnt1[4]~_emulated all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "12.160 ns" { clk1 {} clk1~combout {} cnt1[4]~_emulated {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 1.309ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.872ns 0.787ns 5.807ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk1 cnt1[11]~_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk1 {} clk1~combout {} cnt1[11]~_emulated {} } { 0.000ns 0.000ns 1.309ns } { 0.000ns 0.872ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.160 ns" { clk1 cnt1[4]~_emulated all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "12.160 ns" { clk1 {} clk1~combout {} cnt1[4]~_emulated {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 1.309ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.872ns 0.787ns 5.807ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 204 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.575 ns" { cnt1[4]~latch cnt1[1]~head_lut Add2~211 Add2~213 Add2~215 Add2~217 Add2~219 Add2~221 Add2~223 Add2~225 Add2~227 Add2~229 Add2~230 cnt1[11]~data_lut cnt1[11]~_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.575 ns" { cnt1[4]~latch {} cnt1[1]~head_lut {} Add2~211 {} Add2~213 {} Add2~215 {} Add2~217 {} Add2~219 {} Add2~221 {} Add2~223 {} Add2~225 {} Add2~227 {} Add2~229 {} Add2~230 {} cnt1[11]~data_lut {} cnt1[11]~_emulated {} } { 0.000ns 0.000ns 0.463ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.725ns 0.000ns } { 0.000ns 6.623ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk1 cnt1[11]~_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk1 {} clk1~combout {} cnt1[11]~_emulated {} } { 0.000ns 0.000ns 1.309ns } { 0.000ns 0.872ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.160 ns" { clk1 cnt1[4]~_emulated all_set1~566 all_set1~566clkctrl cnt1[4]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "12.160 ns" { clk1 {} clk1~combout {} cnt1[4]~_emulated {} all_set1~566 {} all_set1~566clkctrl {} cnt1[4]~latch {} } { 0.000ns 0.000ns 1.309ns 0.000ns 1.898ns 1.337ns } { 0.000ns 0.872ns 0.787ns 5.807ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "gate1 register register edge1 edge1 450.05 MHz Internal " "Info: Clock \"gate1\" Internal fmax is restricted to 450.05 MHz between source register \"edge1\" and destination register \"edge1\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns edge1 1 REG LCFF_X19_Y9_N19 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N19; Fanout = 24; REG Node = 'edge1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { edge1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns edge1~30 2 COMB LCCOMB_X19_Y9_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X19_Y9_N18; Fanout = 1; COMB Node = 'edge1~30'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { edge1 edge1~30 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns edge1 3 REG LCFF_X19_Y9_N19 24 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X19_Y9_N19; Fanout = 24; REG Node = 'edge1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { edge1~30 edge1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { edge1 edge1~30 edge1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { edge1 {} edge1~30 {} edge1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gate1 destination 2.786 ns + Shortest register " "Info: + Shortest clock path from clock \"gate1\" to destination register is 2.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns gate1 1 CLK PIN_U3 28 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 28; CLK Node = 'gate1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.537 ns) 2.786 ns edge1 2 REG LCFF_X19_Y9_N19 24 " "Info: 2: + IC(1.407 ns) + CELL(0.537 ns) = 2.786 ns; Loc. = LCFF_X19_Y9_N19; Fanout = 24; REG Node = 'edge1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { gate1 edge1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 49.50 % ) " "Info: Total cell delay = 1.379 ns ( 49.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.407 ns ( 50.50 % ) " "Info: Total interconnect delay = 1.407 ns ( 50.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.786 ns" { gate1 edge1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.786 ns" { gate1 {} gate1~combout {} edge1 {} } { 0.000ns 0.000ns 1.407ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gate1 source 2.786 ns - Longest register " "Info: - Longest clock path from clock \"gate1\" to source register is 2.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns gate1 1 CLK PIN_U3 28 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 28; CLK Node = 'gate1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.537 ns) 2.786 ns edge1 2 REG LCFF_X19_Y9_N19 24 " "Info: 2: + IC(1.407 ns) + CELL(0.537 ns) = 2.786 ns; Loc. = LCFF_X19_Y9_N19; Fanout = 24; REG Node = 'edge1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { gate1 edge1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 49.50 % ) " "Info: Total cell delay = 1.379 ns ( 49.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.407 ns ( 50.50 % ) " "Info: Total interconnect delay = 1.407 ns ( 50.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.786 ns" { gate1 edge1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.786 ns" { gate1 {} gate1~combout {} edge1 {} } { 0.000ns 0.000ns 1.407ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.786 ns" { gate1 edge1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.786 ns" { gate1 {} gate1~combout {} edge1 {} } { 0.000ns 0.000ns 1.407ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.786 ns" { gate1 edge1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.786 ns" { gate1 {} gate1~combout {} edge1 {} } { 0.000ns 0.000ns 1.407ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { edge1 edge1~30 edge1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { edge1 {} edge1~30 {} edge1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.786 ns" { gate1 edge1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.786 ns" { gate1 {} gate1~combout {} edge1 {} } { 0.000ns 0.000ns 1.407ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.786 ns" { gate1 edge1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.786 ns" { gate1 {} gate1~combout {} edge1 {} } { 0.000ns 0.000ns 1.407ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { edge1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { edge1 {} } {  } {  } "" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk2 register cnt2\[10\]~latch register cnt2\[15\]~_emulated 48.2 MHz 20.747 ns Internal " "Info: Clock \"clk2\" has Internal fmax of 48.2 MHz between source register \"cnt2\[10\]~latch\" and destination register \"cnt2\[15\]~_emulated\" (period= 20.747 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.864 ns + Longest register register " "Info: + Longest register to register delay is 10.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt2\[10\]~latch 1 REG LCCOMB_X37_Y22_N4 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y22_N4; Fanout = 21; REG Node = 'cnt2\[10\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.233 ns) 7.233 ns cnt2\[2\]~head_lut 2 COMB LOOP LCCOMB_X36_Y19_N10 6 " "Info: 2: + IC(0.000 ns) + CELL(7.233 ns) = 7.233 ns; Loc. = LCCOMB_X36_Y19_N10; Fanout = 6; COMB LOOP Node = 'cnt2\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "Equal41~166 LCCOMB_X37_Y21_N22 " "Info: Loc. = LCCOMB_X37_Y21_N22; Node \"Equal41~166\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~165 LCCOMB_X36_Y19_N24 " "Info: Loc. = LCCOMB_X36_Y19_N24; Node \"Equal41~165\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[14\]~head_lut LCCOMB_X36_Y20_N18 " "Info: Loc. = LCCOMB_X36_Y20_N18; Node \"cnt2\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[8\]~head_lut LCCOMB_X38_Y19_N30 " "Info: Loc. = LCCOMB_X38_Y19_N30; Node \"cnt2\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~163 LCCOMB_X37_Y19_N30 " "Info: Loc. = LCCOMB_X37_Y19_N30; Node \"Equal41~163\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[13\]~head_lut LCCOMB_X36_Y20_N8 " "Info: Loc. = LCCOMB_X36_Y20_N8; Node \"cnt2\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[11\]~head_lut LCCOMB_X36_Y21_N6 " "Info: Loc. = LCCOMB_X36_Y21_N6; Node \"cnt2\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~164 LCCOMB_X38_Y20_N0 " "Info: Loc. = LCCOMB_X38_Y20_N0; Node \"Equal41~164\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[12\]~head_lut LCCOMB_X36_Y20_N28 " "Info: Loc. = LCCOMB_X36_Y20_N28; Node \"cnt2\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[10\]~head_lut LCCOMB_X37_Y22_N12 " "Info: Loc. = LCCOMB_X37_Y22_N12; Node \"cnt2\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[0\]~head_lut LCCOMB_X37_Y21_N16 " "Info: Loc. = LCCOMB_X37_Y21_N16; Node \"cnt2\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start2~51 LCCOMB_X36_Y21_N4 " "Info: Loc. = LCCOMB_X36_Y21_N4; Node \"start2~51\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~162 LCCOMB_X36_Y20_N20 " "Info: Loc. = LCCOMB_X36_Y20_N20; Node \"Equal41~162\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~167 LCCOMB_X37_Y21_N4 " "Info: Loc. = LCCOMB_X37_Y21_N4; Node \"Equal41~167\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[15\]~head_lut LCCOMB_X37_Y21_N8 " "Info: Loc. = LCCOMB_X37_Y21_N8; Node \"cnt2\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[5\]~head_lut LCCOMB_X38_Y20_N10 " "Info: Loc. = LCCOMB_X38_Y20_N10; Node \"cnt2\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[9\]~head_lut LCCOMB_X36_Y22_N10 " "Info: Loc. = LCCOMB_X36_Y22_N10; Node \"cnt2\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[1\]~head_lut LCCOMB_X36_Y19_N8 " "Info: Loc. = LCCOMB_X36_Y19_N8; Node \"cnt2\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[4\]~head_lut LCCOMB_X38_Y20_N16 " "Info: Loc. = LCCOMB_X38_Y20_N16; Node \"cnt2\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~300 LCCOMB_X37_Y21_N0 " "Info: Loc. = LCCOMB_X37_Y21_N0; Node \"all_set2~300\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~299 LCCOMB_X36_Y21_N20 " "Info: Loc. = LCCOMB_X36_Y21_N20; Node \"all_set2~299\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[7\]~head_lut LCCOMB_X38_Y20_N24 " "Info: Loc. = LCCOMB_X38_Y20_N24; Node \"cnt2\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[2\]~head_lut LCCOMB_X36_Y19_N10 " "Info: Loc. = LCCOMB_X36_Y19_N10; Node \"cnt2\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~297 LCCOMB_X37_Y21_N6 " "Info: Loc. = LCCOMB_X37_Y21_N6; Node \"all_set2~297\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[6\]~head_lut LCCOMB_X38_Y20_N26 " "Info: Loc. = LCCOMB_X38_Y20_N26; Node \"cnt2\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[3\]~head_lut LCCOMB_X36_Y19_N4 " "Info: Loc. = LCCOMB_X36_Y19_N4; Node \"cnt2\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.233 ns" { cnt2[10]~latch cnt2[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.414 ns) 8.404 ns Add9~213 3 COMB LCCOMB_X37_Y20_N4 2 " "Info: 3: + IC(0.757 ns) + CELL(0.414 ns) = 8.404 ns; Loc. = LCCOMB_X37_Y20_N4; Fanout = 2; COMB Node = 'Add9~213'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { cnt2[2]~head_lut Add9~213 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.475 ns Add9~215 4 COMB LCCOMB_X37_Y20_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.475 ns; Loc. = LCCOMB_X37_Y20_N6; Fanout = 2; COMB Node = 'Add9~215'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~213 Add9~215 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.546 ns Add9~217 5 COMB LCCOMB_X37_Y20_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.546 ns; Loc. = LCCOMB_X37_Y20_N8; Fanout = 2; COMB Node = 'Add9~217'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~215 Add9~217 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.617 ns Add9~219 6 COMB LCCOMB_X37_Y20_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.617 ns; Loc. = LCCOMB_X37_Y20_N10; Fanout = 2; COMB Node = 'Add9~219'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~217 Add9~219 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.688 ns Add9~221 7 COMB LCCOMB_X37_Y20_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.688 ns; Loc. = LCCOMB_X37_Y20_N12; Fanout = 2; COMB Node = 'Add9~221'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~219 Add9~221 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.847 ns Add9~223 8 COMB LCCOMB_X37_Y20_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 8.847 ns; Loc. = LCCOMB_X37_Y20_N14; Fanout = 2; COMB Node = 'Add9~223'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add9~221 Add9~223 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.918 ns Add9~225 9 COMB LCCOMB_X37_Y20_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.918 ns; Loc. = LCCOMB_X37_Y20_N16; Fanout = 2; COMB Node = 'Add9~225'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~223 Add9~225 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.989 ns Add9~227 10 COMB LCCOMB_X37_Y20_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.989 ns; Loc. = LCCOMB_X37_Y20_N18; Fanout = 2; COMB Node = 'Add9~227'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~225 Add9~227 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.060 ns Add9~229 11 COMB LCCOMB_X37_Y20_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 9.060 ns; Loc. = LCCOMB_X37_Y20_N20; Fanout = 2; COMB Node = 'Add9~229'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~227 Add9~229 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.131 ns Add9~231 12 COMB LCCOMB_X37_Y20_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 9.131 ns; Loc. = LCCOMB_X37_Y20_N22; Fanout = 2; COMB Node = 'Add9~231'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~229 Add9~231 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.202 ns Add9~233 13 COMB LCCOMB_X37_Y20_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 9.202 ns; Loc. = LCCOMB_X37_Y20_N24; Fanout = 2; COMB Node = 'Add9~233'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~231 Add9~233 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.273 ns Add9~235 14 COMB LCCOMB_X37_Y20_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 9.273 ns; Loc. = LCCOMB_X37_Y20_N26; Fanout = 2; COMB Node = 'Add9~235'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~233 Add9~235 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.344 ns Add9~237 15 COMB LCCOMB_X37_Y20_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 9.344 ns; Loc. = LCCOMB_X37_Y20_N28; Fanout = 1; COMB Node = 'Add9~237'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~235 Add9~237 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.754 ns Add9~238 16 COMB LCCOMB_X37_Y20_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 9.754 ns; Loc. = LCCOMB_X37_Y20_N30; Fanout = 1; COMB Node = 'Add9~238'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add9~237 Add9~238 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.275 ns) 10.780 ns cnt2\[15\]~data_lut 17 COMB LCCOMB_X38_Y19_N24 1 " "Info: 17: + IC(0.751 ns) + CELL(0.275 ns) = 10.780 ns; Loc. = LCCOMB_X38_Y19_N24; Fanout = 1; COMB Node = 'cnt2\[15\]~data_lut'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { Add9~238 cnt2[15]~data_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.864 ns cnt2\[15\]~_emulated 18 REG LCFF_X38_Y19_N25 20 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 10.864 ns; Loc. = LCFF_X38_Y19_N25; Fanout = 20; REG Node = 'cnt2\[15\]~_emulated'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cnt2[15]~data_lut cnt2[15]~_emulated } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.356 ns ( 86.12 % ) " "Info: Total cell delay = 9.356 ns ( 86.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.508 ns ( 13.88 % ) " "Info: Total interconnect delay = 1.508 ns ( 13.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.864 ns" { cnt2[10]~latch cnt2[2]~head_lut Add9~213 Add9~215 Add9~217 Add9~219 Add9~221 Add9~223 Add9~225 Add9~227 Add9~229 Add9~231 Add9~233 Add9~235 Add9~237 Add9~238 cnt2[15]~data_lut cnt2[15]~_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.864 ns" { cnt2[10]~latch {} cnt2[2]~head_lut {} Add9~213 {} Add9~215 {} Add9~217 {} Add9~219 {} Add9~221 {} Add9~223 {} Add9~225 {} Add9~227 {} Add9~229 {} Add9~231 {} Add9~233 {} Add9~235 {} Add9~237 {} Add9~238 {} cnt2[15]~data_lut {} cnt2[15]~_emulated {} } { 0.000ns 0.000ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.751ns 0.000ns } { 0.000ns 7.233ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.919 ns - Smallest " "Info: - Smallest clock skew is -9.919 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 3.481 ns + Shortest register " "Info: + Shortest clock path from clock \"clk2\" to destination register is 3.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk2 1 CLK PIN_R2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 16; CLK Node = 'clk2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.102 ns) + CELL(0.537 ns) 3.481 ns cnt2\[15\]~_emulated 2 REG LCFF_X38_Y19_N25 20 " "Info: 2: + IC(2.102 ns) + CELL(0.537 ns) = 3.481 ns; Loc. = LCFF_X38_Y19_N25; Fanout = 20; REG Node = 'cnt2\[15\]~_emulated'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { clk2 cnt2[15]~_emulated } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 39.62 % ) " "Info: Total cell delay = 1.379 ns ( 39.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.102 ns ( 60.38 % ) " "Info: Total interconnect delay = 2.102 ns ( 60.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.481 ns" { clk2 cnt2[15]~_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.481 ns" { clk2 {} clk2~combout {} cnt2[15]~_emulated {} } { 0.000ns 0.000ns 2.102ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 13.400 ns - Longest register " "Info: - Longest clock path from clock \"clk2\" to source register is 13.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk2 1 CLK PIN_R2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 16; CLK Node = 'clk2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.102 ns) + CELL(0.787 ns) 3.731 ns cnt2\[15\]~_emulated 2 REG LCFF_X38_Y19_N25 20 " "Info: 2: + IC(2.102 ns) + CELL(0.787 ns) = 3.731 ns; Loc. = LCFF_X38_Y19_N25; Fanout = 20; REG Node = 'cnt2\[15\]~_emulated'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { clk2 cnt2[15]~_emulated } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.416 ns) 10.147 ns all_set2~300 3 COMB LOOP LCCOMB_X37_Y21_N0 17 " "Info: 3: + IC(0.000 ns) + CELL(6.416 ns) = 10.147 ns; Loc. = LCCOMB_X37_Y21_N0; Fanout = 17; COMB LOOP Node = 'all_set2~300'" { { "Info" "ITDB_PART_OF_SCC" "Equal41~166 LCCOMB_X37_Y21_N22 " "Info: Loc. = LCCOMB_X37_Y21_N22; Node \"Equal41~166\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~165 LCCOMB_X36_Y19_N24 " "Info: Loc. = LCCOMB_X36_Y19_N24; Node \"Equal41~165\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[14\]~head_lut LCCOMB_X36_Y20_N18 " "Info: Loc. = LCCOMB_X36_Y20_N18; Node \"cnt2\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[8\]~head_lut LCCOMB_X38_Y19_N30 " "Info: Loc. = LCCOMB_X38_Y19_N30; Node \"cnt2\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~163 LCCOMB_X37_Y19_N30 " "Info: Loc. = LCCOMB_X37_Y19_N30; Node \"Equal41~163\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[13\]~head_lut LCCOMB_X36_Y20_N8 " "Info: Loc. = LCCOMB_X36_Y20_N8; Node \"cnt2\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[11\]~head_lut LCCOMB_X36_Y21_N6 " "Info: Loc. = LCCOMB_X36_Y21_N6; Node \"cnt2\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~164 LCCOMB_X38_Y20_N0 " "Info: Loc. = LCCOMB_X38_Y20_N0; Node \"Equal41~164\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[12\]~head_lut LCCOMB_X36_Y20_N28 " "Info: Loc. = LCCOMB_X36_Y20_N28; Node \"cnt2\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[10\]~head_lut LCCOMB_X37_Y22_N12 " "Info: Loc. = LCCOMB_X37_Y22_N12; Node \"cnt2\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[0\]~head_lut LCCOMB_X37_Y21_N16 " "Info: Loc. = LCCOMB_X37_Y21_N16; Node \"cnt2\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start2~51 LCCOMB_X36_Y21_N4 " "Info: Loc. = LCCOMB_X36_Y21_N4; Node \"start2~51\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~162 LCCOMB_X36_Y20_N20 " "Info: Loc. = LCCOMB_X36_Y20_N20; Node \"Equal41~162\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~167 LCCOMB_X37_Y21_N4 " "Info: Loc. = LCCOMB_X37_Y21_N4; Node \"Equal41~167\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[15\]~head_lut LCCOMB_X37_Y21_N8 " "Info: Loc. = LCCOMB_X37_Y21_N8; Node \"cnt2\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[5\]~head_lut LCCOMB_X38_Y20_N10 " "Info: Loc. = LCCOMB_X38_Y20_N10; Node \"cnt2\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[9\]~head_lut LCCOMB_X36_Y22_N10 " "Info: Loc. = LCCOMB_X36_Y22_N10; Node \"cnt2\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[1\]~head_lut LCCOMB_X36_Y19_N8 " "Info: Loc. = LCCOMB_X36_Y19_N8; Node \"cnt2\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[4\]~head_lut LCCOMB_X38_Y20_N16 " "Info: Loc. = LCCOMB_X38_Y20_N16; Node \"cnt2\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~300 LCCOMB_X37_Y21_N0 " "Info: Loc. = LCCOMB_X37_Y21_N0; Node \"all_set2~300\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~299 LCCOMB_X36_Y21_N20 " "Info: Loc. = LCCOMB_X36_Y21_N20; Node \"all_set2~299\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[7\]~head_lut LCCOMB_X38_Y20_N24 " "Info: Loc. = LCCOMB_X38_Y20_N24; Node \"cnt2\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[2\]~head_lut LCCOMB_X36_Y19_N10 " "Info: Loc. = LCCOMB_X36_Y19_N10; Node \"cnt2\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~297 LCCOMB_X37_Y21_N6 " "Info: Loc. = LCCOMB_X37_Y21_N6; Node \"all_set2~297\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[6\]~head_lut LCCOMB_X38_Y20_N26 " "Info: Loc. = LCCOMB_X38_Y20_N26; Node \"cnt2\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[3\]~head_lut LCCOMB_X36_Y19_N4 " "Info: Loc. = LCCOMB_X36_Y19_N4; Node \"cnt2\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.416 ns" { cnt2[15]~_emulated all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.000 ns) 11.932 ns all_set2~300clkctrl 4 COMB CLKCTRL_G7 32 " "Info: 4: + IC(1.785 ns) + CELL(0.000 ns) = 11.932 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'all_set2~300clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { all_set2~300 all_set2~300clkctrl } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.150 ns) 13.400 ns cnt2\[10\]~latch 5 REG LCCOMB_X37_Y22_N4 21 " "Info: 5: + IC(1.318 ns) + CELL(0.150 ns) = 13.400 ns; Loc. = LCCOMB_X37_Y22_N4; Fanout = 21; REG Node = 'cnt2\[10\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { all_set2~300clkctrl cnt2[10]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.195 ns ( 61.16 % ) " "Info: Total cell delay = 8.195 ns ( 61.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.205 ns ( 38.84 % ) " "Info: Total interconnect delay = 5.205 ns ( 38.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.400 ns" { clk2 cnt2[15]~_emulated all_set2~300 all_set2~300clkctrl cnt2[10]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "13.400 ns" { clk2 {} clk2~combout {} cnt2[15]~_emulated {} all_set2~300 {} all_set2~300clkctrl {} cnt2[10]~latch {} } { 0.000ns 0.000ns 2.102ns 0.000ns 1.785ns 1.318ns } { 0.000ns 0.842ns 0.787ns 6.416ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.481 ns" { clk2 cnt2[15]~_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.481 ns" { clk2 {} clk2~combout {} cnt2[15]~_emulated {} } { 0.000ns 0.000ns 2.102ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.400 ns" { clk2 cnt2[15]~_emulated all_set2~300 all_set2~300clkctrl cnt2[10]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "13.400 ns" { clk2 {} clk2~combout {} cnt2[15]~_emulated {} all_set2~300 {} all_set2~300clkctrl {} cnt2[10]~latch {} } { 0.000ns 0.000ns 2.102ns 0.000ns 1.785ns 1.318ns } { 0.000ns 0.842ns 0.787ns 6.416ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.864 ns" { cnt2[10]~latch cnt2[2]~head_lut Add9~213 Add9~215 Add9~217 Add9~219 Add9~221 Add9~223 Add9~225 Add9~227 Add9~229 Add9~231 Add9~233 Add9~235 Add9~237 Add9~238 cnt2[15]~data_lut cnt2[15]~_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.864 ns" { cnt2[10]~latch {} cnt2[2]~head_lut {} Add9~213 {} Add9~215 {} Add9~217 {} Add9~219 {} Add9~221 {} Add9~223 {} Add9~225 {} Add9~227 {} Add9~229 {} Add9~231 {} Add9~233 {} Add9~235 {} Add9~237 {} Add9~238 {} cnt2[15]~data_lut {} cnt2[15]~_emulated {} } { 0.000ns 0.000ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.751ns 0.000ns } { 0.000ns 7.233ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.481 ns" { clk2 cnt2[15]~_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.481 ns" { clk2 {} clk2~combout {} cnt2[15]~_emulated {} } { 0.000ns 0.000ns 2.102ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.400 ns" { clk2 cnt2[15]~_emulated all_set2~300 all_set2~300clkctrl cnt2[10]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "13.400 ns" { clk2 {} clk2~combout {} cnt2[15]~_emulated {} all_set2~300 {} all_set2~300clkctrl {} cnt2[10]~latch {} } { 0.000ns 0.000ns 2.102ns 0.000ns 1.785ns 1.318ns } { 0.000ns 0.842ns 0.787ns 6.416ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "gate2 register register edge2 edge2 450.05 MHz Internal " "Info: Clock \"gate2\" Internal fmax is restricted to 450.05 MHz between source register \"edge2\" and destination register \"edge2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns edge2 1 REG LCFF_X36_Y21_N9 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y21_N9; Fanout = 22; REG Node = 'edge2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { edge2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns edge2~30 2 COMB LCCOMB_X36_Y21_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y21_N8; Fanout = 1; COMB Node = 'edge2~30'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { edge2 edge2~30 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns edge2 3 REG LCFF_X36_Y21_N9 22 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X36_Y21_N9; Fanout = 22; REG Node = 'edge2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { edge2~30 edge2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { edge2 edge2~30 edge2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { edge2 {} edge2~30 {} edge2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gate2 destination 3.278 ns + Shortest register " "Info: + Shortest clock path from clock \"gate2\" to destination register is 3.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns gate2 1 CLK PIN_R3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 25; CLK Node = 'gate2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.899 ns) + CELL(0.537 ns) 3.278 ns edge2 2 REG LCFF_X36_Y21_N9 22 " "Info: 2: + IC(1.899 ns) + CELL(0.537 ns) = 3.278 ns; Loc. = LCFF_X36_Y21_N9; Fanout = 22; REG Node = 'edge2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { gate2 edge2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 42.07 % ) " "Info: Total cell delay = 1.379 ns ( 42.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.899 ns ( 57.93 % ) " "Info: Total interconnect delay = 1.899 ns ( 57.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.278 ns" { gate2 edge2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.278 ns" { gate2 {} gate2~combout {} edge2 {} } { 0.000ns 0.000ns 1.899ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gate2 source 3.278 ns - Longest register " "Info: - Longest clock path from clock \"gate2\" to source register is 3.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns gate2 1 CLK PIN_R3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 25; CLK Node = 'gate2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.899 ns) + CELL(0.537 ns) 3.278 ns edge2 2 REG LCFF_X36_Y21_N9 22 " "Info: 2: + IC(1.899 ns) + CELL(0.537 ns) = 3.278 ns; Loc. = LCFF_X36_Y21_N9; Fanout = 22; REG Node = 'edge2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { gate2 edge2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 42.07 % ) " "Info: Total cell delay = 1.379 ns ( 42.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.899 ns ( 57.93 % ) " "Info: Total interconnect delay = 1.899 ns ( 57.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.278 ns" { gate2 edge2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.278 ns" { gate2 {} gate2~combout {} edge2 {} } { 0.000ns 0.000ns 1.899ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.278 ns" { gate2 edge2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.278 ns" { gate2 {} gate2~combout {} edge2 {} } { 0.000ns 0.000ns 1.899ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.278 ns" { gate2 edge2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.278 ns" { gate2 {} gate2~combout {} edge2 {} } { 0.000ns 0.000ns 1.899ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { edge2 edge2~30 edge2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { edge2 {} edge2~30 {} edge2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.278 ns" { gate2 edge2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.278 ns" { gate2 {} gate2~combout {} edge2 {} } { 0.000ns 0.000ns 1.899ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.278 ns" { gate2 edge2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.278 ns" { gate2 {} gate2~combout {} edge2 {} } { 0.000ns 0.000ns 1.899ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { edge2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { edge2 {} } {  } {  } "" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 24 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "WR 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"WR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "set2\[14\] cnt2\[14\]~latch WR 17.071 ns " "Info: Found hold time violation between source  pin or register \"set2\[14\]\" and destination pin or register \"cnt2\[14\]~latch\" for clock \"WR\" (Hold time is 17.071 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.953 ns + Largest " "Info: + Largest clock skew is 17.953 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR destination 25.659 ns + Longest register " "Info: + Longest clock path from clock \"WR\" to destination register is 25.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns WR 1 CLK PIN_P1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; CLK Node = 'WR'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.275 ns) 2.971 ns Decoder0~422 2 COMB LCCOMB_X24_Y9_N20 6 " "Info: 2: + IC(1.697 ns) + CELL(0.275 ns) = 2.971 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 6; COMB Node = 'Decoder0~422'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { WR Decoder0~422 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.150 ns) 3.603 ns Decoder0 3 COMB LCCOMB_X24_Y9_N24 12 " "Info: 3: + IC(0.482 ns) + CELL(0.150 ns) = 3.603 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 12; COMB Node = 'Decoder0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { Decoder0~422 Decoder0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.378 ns) 4.416 ns WideOr1~34 4 COMB LCCOMB_X24_Y9_N26 4 " "Info: 4: + IC(0.435 ns) + CELL(0.378 ns) = 4.416 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 4; COMB Node = 'WideOr1~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Decoder0 WideOr1~34 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.420 ns) 6.518 ns WideOr1 5 COMB LCCOMB_X29_Y22_N4 1 " "Info: 5: + IC(1.682 ns) + CELL(0.420 ns) = 6.518 ns; Loc. = LCCOMB_X29_Y22_N4; Fanout = 1; COMB Node = 'WideOr1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { WideOr1~34 WideOr1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 7.038 ns write2 6 REG LCCOMB_X29_Y22_N20 28 " "Info: 6: + IC(0.249 ns) + CELL(0.271 ns) = 7.038 ns; Loc. = LCCOMB_X29_Y22_N20; Fanout = 28; REG Node = 'write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { WideOr1 write2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.787 ns) 9.659 ns wlh2\[0\] 7 REG LCFF_X20_Y13_N25 3 " "Info: 7: + IC(1.834 ns) + CELL(0.787 ns) = 9.659 ns; Loc. = LCFF_X20_Y13_N25; Fanout = 3; REG Node = 'wlh2\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { write2 wlh2[0] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.438 ns) 10.426 ns set2\[5\]~162 8 COMB LCCOMB_X20_Y13_N26 2 " "Info: 8: + IC(0.329 ns) + CELL(0.438 ns) = 10.426 ns; Loc. = LCCOMB_X20_Y13_N26; Fanout = 2; COMB Node = 'set2\[5\]~162'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { wlh2[0] set2[5]~162 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.393 ns) 12.620 ns set2\[5\]~163 9 COMB LCCOMB_X36_Y19_N0 8 " "Info: 9: + IC(1.801 ns) + CELL(0.393 ns) = 12.620 ns; Loc. = LCCOMB_X36_Y19_N0; Fanout = 8; COMB Node = 'set2\[5\]~163'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { set2[5]~162 set2[5]~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.275 ns) 14.691 ns set2\[7\] 10 REG LCCOMB_X20_Y13_N2 23 " "Info: 10: + IC(1.796 ns) + CELL(0.275 ns) = 14.691 ns; Loc. = LCCOMB_X20_Y13_N2; Fanout = 23; REG Node = 'set2\[7\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { set2[5]~163 set2[7] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.692 ns) 22.383 ns all_set2~300 11 COMB LOOP LCCOMB_X37_Y21_N0 17 " "Info: 11: + IC(0.000 ns) + CELL(7.692 ns) = 22.383 ns; Loc. = LCCOMB_X37_Y21_N0; Fanout = 17; COMB LOOP Node = 'all_set2~300'" { { "Info" "ITDB_PART_OF_SCC" "Equal41~166 LCCOMB_X37_Y21_N22 " "Info: Loc. = LCCOMB_X37_Y21_N22; Node \"Equal41~166\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~165 LCCOMB_X36_Y19_N24 " "Info: Loc. = LCCOMB_X36_Y19_N24; Node \"Equal41~165\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[14\]~head_lut LCCOMB_X36_Y20_N18 " "Info: Loc. = LCCOMB_X36_Y20_N18; Node \"cnt2\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[8\]~head_lut LCCOMB_X38_Y19_N30 " "Info: Loc. = LCCOMB_X38_Y19_N30; Node \"cnt2\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~163 LCCOMB_X37_Y19_N30 " "Info: Loc. = LCCOMB_X37_Y19_N30; Node \"Equal41~163\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[13\]~head_lut LCCOMB_X36_Y20_N8 " "Info: Loc. = LCCOMB_X36_Y20_N8; Node \"cnt2\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[11\]~head_lut LCCOMB_X36_Y21_N6 " "Info: Loc. = LCCOMB_X36_Y21_N6; Node \"cnt2\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~164 LCCOMB_X38_Y20_N0 " "Info: Loc. = LCCOMB_X38_Y20_N0; Node \"Equal41~164\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[12\]~head_lut LCCOMB_X36_Y20_N28 " "Info: Loc. = LCCOMB_X36_Y20_N28; Node \"cnt2\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[10\]~head_lut LCCOMB_X37_Y22_N12 " "Info: Loc. = LCCOMB_X37_Y22_N12; Node \"cnt2\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[0\]~head_lut LCCOMB_X37_Y21_N16 " "Info: Loc. = LCCOMB_X37_Y21_N16; Node \"cnt2\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start2~51 LCCOMB_X36_Y21_N4 " "Info: Loc. = LCCOMB_X36_Y21_N4; Node \"start2~51\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~162 LCCOMB_X36_Y20_N20 " "Info: Loc. = LCCOMB_X36_Y20_N20; Node \"Equal41~162\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~167 LCCOMB_X37_Y21_N4 " "Info: Loc. = LCCOMB_X37_Y21_N4; Node \"Equal41~167\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[15\]~head_lut LCCOMB_X37_Y21_N8 " "Info: Loc. = LCCOMB_X37_Y21_N8; Node \"cnt2\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[5\]~head_lut LCCOMB_X38_Y20_N10 " "Info: Loc. = LCCOMB_X38_Y20_N10; Node \"cnt2\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[9\]~head_lut LCCOMB_X36_Y22_N10 " "Info: Loc. = LCCOMB_X36_Y22_N10; Node \"cnt2\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[1\]~head_lut LCCOMB_X36_Y19_N8 " "Info: Loc. = LCCOMB_X36_Y19_N8; Node \"cnt2\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[4\]~head_lut LCCOMB_X38_Y20_N16 " "Info: Loc. = LCCOMB_X38_Y20_N16; Node \"cnt2\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~300 LCCOMB_X37_Y21_N0 " "Info: Loc. = LCCOMB_X37_Y21_N0; Node \"all_set2~300\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~299 LCCOMB_X36_Y21_N20 " "Info: Loc. = LCCOMB_X36_Y21_N20; Node \"all_set2~299\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[7\]~head_lut LCCOMB_X38_Y20_N24 " "Info: Loc. = LCCOMB_X38_Y20_N24; Node \"cnt2\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[2\]~head_lut LCCOMB_X36_Y19_N10 " "Info: Loc. = LCCOMB_X36_Y19_N10; Node \"cnt2\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~297 LCCOMB_X37_Y21_N6 " "Info: Loc. = LCCOMB_X37_Y21_N6; Node \"all_set2~297\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[6\]~head_lut LCCOMB_X38_Y20_N26 " "Info: Loc. = LCCOMB_X38_Y20_N26; Node \"cnt2\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[3\]~head_lut LCCOMB_X36_Y19_N4 " "Info: Loc. = LCCOMB_X36_Y19_N4; Node \"cnt2\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.692 ns" { set2[7] all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.000 ns) 24.168 ns all_set2~300clkctrl 12 COMB CLKCTRL_G7 32 " "Info: 12: + IC(1.785 ns) + CELL(0.000 ns) = 24.168 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'all_set2~300clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { all_set2~300 all_set2~300clkctrl } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.150 ns) 25.659 ns cnt2\[14\]~latch 13 REG LCCOMB_X36_Y20_N10 21 " "Info: 13: + IC(1.341 ns) + CELL(0.150 ns) = 25.659 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 21; REG Node = 'cnt2\[14\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.228 ns ( 47.66 % ) " "Info: Total cell delay = 12.228 ns ( 47.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.431 ns ( 52.34 % ) " "Info: Total interconnect delay = 13.431 ns ( 52.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.659 ns" { WR Decoder0~422 Decoder0 WideOr1~34 WideOr1 write2 wlh2[0] set2[5]~162 set2[5]~163 set2[7] all_set2~300 all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "25.659 ns" { WR {} WR~combout {} Decoder0~422 {} Decoder0 {} WideOr1~34 {} WideOr1 {} write2 {} wlh2[0] {} set2[5]~162 {} set2[5]~163 {} set2[7] {} all_set2~300 {} all_set2~300clkctrl {} cnt2[14]~latch {} } { 0.000ns 0.000ns 1.697ns 0.482ns 0.435ns 1.682ns 0.249ns 1.834ns 0.329ns 1.801ns 1.796ns 0.000ns 1.785ns 1.341ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.378ns 0.420ns 0.271ns 0.787ns 0.438ns 0.393ns 0.275ns 7.692ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR source 7.706 ns - Shortest register " "Info: - Shortest clock path from clock \"WR\" to source register is 7.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns WR 1 CLK PIN_P1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; CLK Node = 'WR'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.275 ns) 2.975 ns Decoder0~420 2 COMB LCCOMB_X24_Y9_N0 5 " "Info: 2: + IC(1.701 ns) + CELL(0.275 ns) = 2.975 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 5; COMB Node = 'Decoder0~420'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { WR Decoder0~420 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.371 ns WideOr2~36 3 COMB LCCOMB_X24_Y9_N4 3 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.371 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 3; COMB Node = 'WideOr2~36'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Decoder0~420 WideOr2~36 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.271 ns) 5.405 ns WideOr1 4 COMB LCCOMB_X29_Y22_N4 1 " "Info: 4: + IC(1.763 ns) + CELL(0.271 ns) = 5.405 ns; Loc. = LCCOMB_X29_Y22_N4; Fanout = 1; COMB Node = 'WideOr1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { WideOr2~36 WideOr1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 5.925 ns write2 5 REG LCCOMB_X29_Y22_N20 28 " "Info: 5: + IC(0.249 ns) + CELL(0.271 ns) = 5.925 ns; Loc. = LCCOMB_X29_Y22_N20; Fanout = 28; REG Node = 'write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { WideOr1 write2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.150 ns) 7.276 ns set2\[8\]~161 6 COMB LCCOMB_X36_Y20_N0 8 " "Info: 6: + IC(1.201 ns) + CELL(0.150 ns) = 7.276 ns; Loc. = LCCOMB_X36_Y20_N0; Fanout = 8; COMB Node = 'set2\[8\]~161'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { write2 set2[8]~161 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 7.706 ns set2\[14\] 7 REG LCCOMB_X36_Y20_N12 23 " "Info: 7: + IC(0.280 ns) + CELL(0.150 ns) = 7.706 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 23; REG Node = 'set2\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { set2[8]~161 set2[14] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.266 ns ( 29.41 % ) " "Info: Total cell delay = 2.266 ns ( 29.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.440 ns ( 70.59 % ) " "Info: Total interconnect delay = 5.440 ns ( 70.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { WR Decoder0~420 WideOr2~36 WideOr1 write2 set2[8]~161 set2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { WR {} WR~combout {} Decoder0~420 {} WideOr2~36 {} WideOr1 {} write2 {} set2[8]~161 {} set2[14] {} } { 0.000ns 0.000ns 1.701ns 0.246ns 1.763ns 0.249ns 1.201ns 0.280ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.659 ns" { WR Decoder0~422 Decoder0 WideOr1~34 WideOr1 write2 wlh2[0] set2[5]~162 set2[5]~163 set2[7] all_set2~300 all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "25.659 ns" { WR {} WR~combout {} Decoder0~422 {} Decoder0 {} WideOr1~34 {} WideOr1 {} write2 {} wlh2[0] {} set2[5]~162 {} set2[5]~163 {} set2[7] {} all_set2~300 {} all_set2~300clkctrl {} cnt2[14]~latch {} } { 0.000ns 0.000ns 1.697ns 0.482ns 0.435ns 1.682ns 0.249ns 1.834ns 0.329ns 1.801ns 1.796ns 0.000ns 1.785ns 1.341ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.378ns 0.420ns 0.271ns 0.787ns 0.438ns 0.393ns 0.275ns 7.692ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { WR Decoder0~420 WideOr2~36 WideOr1 write2 set2[8]~161 set2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { WR {} WR~combout {} Decoder0~420 {} WideOr2~36 {} WideOr1 {} write2 {} set2[8]~161 {} set2[14] {} } { 0.000ns 0.000ns 1.701ns 0.246ns 1.763ns 0.249ns 1.201ns 0.280ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.882 ns - Shortest register register " "Info: - Shortest register to register delay is 0.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns set2\[14\] 1 REG LCCOMB_X36_Y20_N12 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 23; REG Node = 'set2\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { set2[14] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.420 ns) 0.882 ns cnt2\[14\]~latch 2 REG LCCOMB_X36_Y20_N10 21 " "Info: 2: + IC(0.462 ns) + CELL(0.420 ns) = 0.882 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 21; REG Node = 'cnt2\[14\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { set2[14] cnt2[14]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.420 ns ( 47.62 % ) " "Info: Total cell delay = 0.420 ns ( 47.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 52.38 % ) " "Info: Total interconnect delay = 0.462 ns ( 52.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { set2[14] cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.882 ns" { set2[14] {} cnt2[14]~latch {} } { 0.000ns 0.462ns } { 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.659 ns" { WR Decoder0~422 Decoder0 WideOr1~34 WideOr1 write2 wlh2[0] set2[5]~162 set2[5]~163 set2[7] all_set2~300 all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "25.659 ns" { WR {} WR~combout {} Decoder0~422 {} Decoder0 {} WideOr1~34 {} WideOr1 {} write2 {} wlh2[0] {} set2[5]~162 {} set2[5]~163 {} set2[7] {} all_set2~300 {} all_set2~300clkctrl {} cnt2[14]~latch {} } { 0.000ns 0.000ns 1.697ns 0.482ns 0.435ns 1.682ns 0.249ns 1.834ns 0.329ns 1.801ns 1.796ns 0.000ns 1.785ns 1.341ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.378ns 0.420ns 0.271ns 0.787ns 0.438ns 0.393ns 0.275ns 7.692ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { WR Decoder0~420 WideOr2~36 WideOr1 write2 set2[8]~161 set2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { WR {} WR~combout {} Decoder0~420 {} WideOr2~36 {} WideOr1 {} write2 {} set2[8]~161 {} set2[14] {} } { 0.000ns 0.000ns 1.701ns 0.246ns 1.763ns 0.249ns 1.201ns 0.280ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { set2[14] cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.882 ns" { set2[14] {} cnt2[14]~latch {} } { 0.000ns 0.462ns } { 0.000ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "RD 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"RD\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "set2\[14\] cnt2\[14\]~latch RD 17.123 ns " "Info: Found hold time violation between source  pin or register \"set2\[14\]\" and destination pin or register \"cnt2\[14\]~latch\" for clock \"RD\" (Hold time is 17.123 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "18.005 ns + Largest " "Info: + Largest clock skew is 18.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD destination 26.096 ns + Longest register " "Info: + Longest clock path from clock \"RD\" to destination register is 26.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RD 1 CLK PIN_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 2; CLK Node = 'RD'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(0.416 ns) 3.408 ns Decoder0~422 2 COMB LCCOMB_X24_Y9_N20 6 " "Info: 2: + IC(1.993 ns) + CELL(0.416 ns) = 3.408 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 6; COMB Node = 'Decoder0~422'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { RD Decoder0~422 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.150 ns) 4.040 ns Decoder0 3 COMB LCCOMB_X24_Y9_N24 12 " "Info: 3: + IC(0.482 ns) + CELL(0.150 ns) = 4.040 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 12; COMB Node = 'Decoder0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { Decoder0~422 Decoder0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.378 ns) 4.853 ns WideOr1~34 4 COMB LCCOMB_X24_Y9_N26 4 " "Info: 4: + IC(0.435 ns) + CELL(0.378 ns) = 4.853 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 4; COMB Node = 'WideOr1~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Decoder0 WideOr1~34 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.420 ns) 6.955 ns WideOr1 5 COMB LCCOMB_X29_Y22_N4 1 " "Info: 5: + IC(1.682 ns) + CELL(0.420 ns) = 6.955 ns; Loc. = LCCOMB_X29_Y22_N4; Fanout = 1; COMB Node = 'WideOr1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { WideOr1~34 WideOr1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 7.475 ns write2 6 REG LCCOMB_X29_Y22_N20 28 " "Info: 6: + IC(0.249 ns) + CELL(0.271 ns) = 7.475 ns; Loc. = LCCOMB_X29_Y22_N20; Fanout = 28; REG Node = 'write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { WideOr1 write2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.787 ns) 10.096 ns wlh2\[0\] 7 REG LCFF_X20_Y13_N25 3 " "Info: 7: + IC(1.834 ns) + CELL(0.787 ns) = 10.096 ns; Loc. = LCFF_X20_Y13_N25; Fanout = 3; REG Node = 'wlh2\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { write2 wlh2[0] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.438 ns) 10.863 ns set2\[5\]~162 8 COMB LCCOMB_X20_Y13_N26 2 " "Info: 8: + IC(0.329 ns) + CELL(0.438 ns) = 10.863 ns; Loc. = LCCOMB_X20_Y13_N26; Fanout = 2; COMB Node = 'set2\[5\]~162'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { wlh2[0] set2[5]~162 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.393 ns) 13.057 ns set2\[5\]~163 9 COMB LCCOMB_X36_Y19_N0 8 " "Info: 9: + IC(1.801 ns) + CELL(0.393 ns) = 13.057 ns; Loc. = LCCOMB_X36_Y19_N0; Fanout = 8; COMB Node = 'set2\[5\]~163'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { set2[5]~162 set2[5]~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.275 ns) 15.128 ns set2\[7\] 10 REG LCCOMB_X20_Y13_N2 23 " "Info: 10: + IC(1.796 ns) + CELL(0.275 ns) = 15.128 ns; Loc. = LCCOMB_X20_Y13_N2; Fanout = 23; REG Node = 'set2\[7\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { set2[5]~163 set2[7] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.692 ns) 22.820 ns all_set2~300 11 COMB LOOP LCCOMB_X37_Y21_N0 17 " "Info: 11: + IC(0.000 ns) + CELL(7.692 ns) = 22.820 ns; Loc. = LCCOMB_X37_Y21_N0; Fanout = 17; COMB LOOP Node = 'all_set2~300'" { { "Info" "ITDB_PART_OF_SCC" "Equal41~166 LCCOMB_X37_Y21_N22 " "Info: Loc. = LCCOMB_X37_Y21_N22; Node \"Equal41~166\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~165 LCCOMB_X36_Y19_N24 " "Info: Loc. = LCCOMB_X36_Y19_N24; Node \"Equal41~165\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[14\]~head_lut LCCOMB_X36_Y20_N18 " "Info: Loc. = LCCOMB_X36_Y20_N18; Node \"cnt2\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[8\]~head_lut LCCOMB_X38_Y19_N30 " "Info: Loc. = LCCOMB_X38_Y19_N30; Node \"cnt2\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~163 LCCOMB_X37_Y19_N30 " "Info: Loc. = LCCOMB_X37_Y19_N30; Node \"Equal41~163\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[13\]~head_lut LCCOMB_X36_Y20_N8 " "Info: Loc. = LCCOMB_X36_Y20_N8; Node \"cnt2\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[11\]~head_lut LCCOMB_X36_Y21_N6 " "Info: Loc. = LCCOMB_X36_Y21_N6; Node \"cnt2\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~164 LCCOMB_X38_Y20_N0 " "Info: Loc. = LCCOMB_X38_Y20_N0; Node \"Equal41~164\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[12\]~head_lut LCCOMB_X36_Y20_N28 " "Info: Loc. = LCCOMB_X36_Y20_N28; Node \"cnt2\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[10\]~head_lut LCCOMB_X37_Y22_N12 " "Info: Loc. = LCCOMB_X37_Y22_N12; Node \"cnt2\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[0\]~head_lut LCCOMB_X37_Y21_N16 " "Info: Loc. = LCCOMB_X37_Y21_N16; Node \"cnt2\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start2~51 LCCOMB_X36_Y21_N4 " "Info: Loc. = LCCOMB_X36_Y21_N4; Node \"start2~51\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~162 LCCOMB_X36_Y20_N20 " "Info: Loc. = LCCOMB_X36_Y20_N20; Node \"Equal41~162\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~167 LCCOMB_X37_Y21_N4 " "Info: Loc. = LCCOMB_X37_Y21_N4; Node \"Equal41~167\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[15\]~head_lut LCCOMB_X37_Y21_N8 " "Info: Loc. = LCCOMB_X37_Y21_N8; Node \"cnt2\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[5\]~head_lut LCCOMB_X38_Y20_N10 " "Info: Loc. = LCCOMB_X38_Y20_N10; Node \"cnt2\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[9\]~head_lut LCCOMB_X36_Y22_N10 " "Info: Loc. = LCCOMB_X36_Y22_N10; Node \"cnt2\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[1\]~head_lut LCCOMB_X36_Y19_N8 " "Info: Loc. = LCCOMB_X36_Y19_N8; Node \"cnt2\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[4\]~head_lut LCCOMB_X38_Y20_N16 " "Info: Loc. = LCCOMB_X38_Y20_N16; Node \"cnt2\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~300 LCCOMB_X37_Y21_N0 " "Info: Loc. = LCCOMB_X37_Y21_N0; Node \"all_set2~300\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~299 LCCOMB_X36_Y21_N20 " "Info: Loc. = LCCOMB_X36_Y21_N20; Node \"all_set2~299\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[7\]~head_lut LCCOMB_X38_Y20_N24 " "Info: Loc. = LCCOMB_X38_Y20_N24; Node \"cnt2\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[2\]~head_lut LCCOMB_X36_Y19_N10 " "Info: Loc. = LCCOMB_X36_Y19_N10; Node \"cnt2\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~297 LCCOMB_X37_Y21_N6 " "Info: Loc. = LCCOMB_X37_Y21_N6; Node \"all_set2~297\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[6\]~head_lut LCCOMB_X38_Y20_N26 " "Info: Loc. = LCCOMB_X38_Y20_N26; Node \"cnt2\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[3\]~head_lut LCCOMB_X36_Y19_N4 " "Info: Loc. = LCCOMB_X36_Y19_N4; Node \"cnt2\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.692 ns" { set2[7] all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.000 ns) 24.605 ns all_set2~300clkctrl 12 COMB CLKCTRL_G7 32 " "Info: 12: + IC(1.785 ns) + CELL(0.000 ns) = 24.605 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'all_set2~300clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { all_set2~300 all_set2~300clkctrl } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.150 ns) 26.096 ns cnt2\[14\]~latch 13 REG LCCOMB_X36_Y20_N10 21 " "Info: 13: + IC(1.341 ns) + CELL(0.150 ns) = 26.096 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 21; REG Node = 'cnt2\[14\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.369 ns ( 47.40 % ) " "Info: Total cell delay = 12.369 ns ( 47.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.727 ns ( 52.60 % ) " "Info: Total interconnect delay = 13.727 ns ( 52.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.096 ns" { RD Decoder0~422 Decoder0 WideOr1~34 WideOr1 write2 wlh2[0] set2[5]~162 set2[5]~163 set2[7] all_set2~300 all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "26.096 ns" { RD {} RD~combout {} Decoder0~422 {} Decoder0 {} WideOr1~34 {} WideOr1 {} write2 {} wlh2[0] {} set2[5]~162 {} set2[5]~163 {} set2[7] {} all_set2~300 {} all_set2~300clkctrl {} cnt2[14]~latch {} } { 0.000ns 0.000ns 1.993ns 0.482ns 0.435ns 1.682ns 0.249ns 1.834ns 0.329ns 1.801ns 1.796ns 0.000ns 1.785ns 1.341ns } { 0.000ns 0.999ns 0.416ns 0.150ns 0.378ns 0.420ns 0.271ns 0.787ns 0.438ns 0.393ns 0.275ns 7.692ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD source 8.091 ns - Shortest register " "Info: - Shortest clock path from clock \"RD\" to source register is 8.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RD 1 CLK PIN_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 2; CLK Node = 'RD'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.990 ns) + CELL(0.371 ns) 3.360 ns Decoder0~420 2 COMB LCCOMB_X24_Y9_N0 5 " "Info: 2: + IC(1.990 ns) + CELL(0.371 ns) = 3.360 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 5; COMB Node = 'Decoder0~420'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { RD Decoder0~420 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.756 ns WideOr2~36 3 COMB LCCOMB_X24_Y9_N4 3 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.756 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 3; COMB Node = 'WideOr2~36'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Decoder0~420 WideOr2~36 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.271 ns) 5.790 ns WideOr1 4 COMB LCCOMB_X29_Y22_N4 1 " "Info: 4: + IC(1.763 ns) + CELL(0.271 ns) = 5.790 ns; Loc. = LCCOMB_X29_Y22_N4; Fanout = 1; COMB Node = 'WideOr1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { WideOr2~36 WideOr1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 6.310 ns write2 5 REG LCCOMB_X29_Y22_N20 28 " "Info: 5: + IC(0.249 ns) + CELL(0.271 ns) = 6.310 ns; Loc. = LCCOMB_X29_Y22_N20; Fanout = 28; REG Node = 'write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { WideOr1 write2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.150 ns) 7.661 ns set2\[8\]~161 6 COMB LCCOMB_X36_Y20_N0 8 " "Info: 6: + IC(1.201 ns) + CELL(0.150 ns) = 7.661 ns; Loc. = LCCOMB_X36_Y20_N0; Fanout = 8; COMB Node = 'set2\[8\]~161'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { write2 set2[8]~161 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 8.091 ns set2\[14\] 7 REG LCCOMB_X36_Y20_N12 23 " "Info: 7: + IC(0.280 ns) + CELL(0.150 ns) = 8.091 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 23; REG Node = 'set2\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { set2[8]~161 set2[14] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.362 ns ( 29.19 % ) " "Info: Total cell delay = 2.362 ns ( 29.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.729 ns ( 70.81 % ) " "Info: Total interconnect delay = 5.729 ns ( 70.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.091 ns" { RD Decoder0~420 WideOr2~36 WideOr1 write2 set2[8]~161 set2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.091 ns" { RD {} RD~combout {} Decoder0~420 {} WideOr2~36 {} WideOr1 {} write2 {} set2[8]~161 {} set2[14] {} } { 0.000ns 0.000ns 1.990ns 0.246ns 1.763ns 0.249ns 1.201ns 0.280ns } { 0.000ns 0.999ns 0.371ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.096 ns" { RD Decoder0~422 Decoder0 WideOr1~34 WideOr1 write2 wlh2[0] set2[5]~162 set2[5]~163 set2[7] all_set2~300 all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "26.096 ns" { RD {} RD~combout {} Decoder0~422 {} Decoder0 {} WideOr1~34 {} WideOr1 {} write2 {} wlh2[0] {} set2[5]~162 {} set2[5]~163 {} set2[7] {} all_set2~300 {} all_set2~300clkctrl {} cnt2[14]~latch {} } { 0.000ns 0.000ns 1.993ns 0.482ns 0.435ns 1.682ns 0.249ns 1.834ns 0.329ns 1.801ns 1.796ns 0.000ns 1.785ns 1.341ns } { 0.000ns 0.999ns 0.416ns 0.150ns 0.378ns 0.420ns 0.271ns 0.787ns 0.438ns 0.393ns 0.275ns 7.692ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.091 ns" { RD Decoder0~420 WideOr2~36 WideOr1 write2 set2[8]~161 set2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.091 ns" { RD {} RD~combout {} Decoder0~420 {} WideOr2~36 {} WideOr1 {} write2 {} set2[8]~161 {} set2[14] {} } { 0.000ns 0.000ns 1.990ns 0.246ns 1.763ns 0.249ns 1.201ns 0.280ns } { 0.000ns 0.999ns 0.371ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.882 ns - Shortest register register " "Info: - Shortest register to register delay is 0.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns set2\[14\] 1 REG LCCOMB_X36_Y20_N12 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 23; REG Node = 'set2\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { set2[14] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.420 ns) 0.882 ns cnt2\[14\]~latch 2 REG LCCOMB_X36_Y20_N10 21 " "Info: 2: + IC(0.462 ns) + CELL(0.420 ns) = 0.882 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 21; REG Node = 'cnt2\[14\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { set2[14] cnt2[14]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.420 ns ( 47.62 % ) " "Info: Total cell delay = 0.420 ns ( 47.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 52.38 % ) " "Info: Total interconnect delay = 0.462 ns ( 52.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { set2[14] cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.882 ns" { set2[14] {} cnt2[14]~latch {} } { 0.000ns 0.462ns } { 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.096 ns" { RD Decoder0~422 Decoder0 WideOr1~34 WideOr1 write2 wlh2[0] set2[5]~162 set2[5]~163 set2[7] all_set2~300 all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "26.096 ns" { RD {} RD~combout {} Decoder0~422 {} Decoder0 {} WideOr1~34 {} WideOr1 {} write2 {} wlh2[0] {} set2[5]~162 {} set2[5]~163 {} set2[7] {} all_set2~300 {} all_set2~300clkctrl {} cnt2[14]~latch {} } { 0.000ns 0.000ns 1.993ns 0.482ns 0.435ns 1.682ns 0.249ns 1.834ns 0.329ns 1.801ns 1.796ns 0.000ns 1.785ns 1.341ns } { 0.000ns 0.999ns 0.416ns 0.150ns 0.378ns 0.420ns 0.271ns 0.787ns 0.438ns 0.393ns 0.275ns 7.692ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.091 ns" { RD Decoder0~420 WideOr2~36 WideOr1 write2 set2[8]~161 set2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.091 ns" { RD {} RD~combout {} Decoder0~420 {} WideOr2~36 {} WideOr1 {} write2 {} set2[8]~161 {} set2[14] {} } { 0.000ns 0.000ns 1.990ns 0.246ns 1.763ns 0.249ns 1.201ns 0.280ns } { 0.000ns 0.999ns 0.371ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { set2[14] cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.882 ns" { set2[14] {} cnt2[14]~latch {} } { 0.000ns 0.462ns } { 0.000ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CS 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CS\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "set2\[14\] cnt2\[14\]~latch CS 17.079 ns " "Info: Found hold time violation between source  pin or register \"set2\[14\]\" and destination pin or register \"cnt2\[14\]~latch\" for clock \"CS\" (Hold time is 17.079 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.961 ns + Largest " "Info: + Largest clock skew is 17.961 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 26.142 ns + Longest register " "Info: + Longest clock path from clock \"CS\" to destination register is 26.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CS 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'CS'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.398 ns) 3.454 ns Decoder0~422 2 COMB LCCOMB_X24_Y9_N20 6 " "Info: 2: + IC(2.057 ns) + CELL(0.398 ns) = 3.454 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 6; COMB Node = 'Decoder0~422'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { CS Decoder0~422 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.150 ns) 4.086 ns Decoder0 3 COMB LCCOMB_X24_Y9_N24 12 " "Info: 3: + IC(0.482 ns) + CELL(0.150 ns) = 4.086 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 12; COMB Node = 'Decoder0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { Decoder0~422 Decoder0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.378 ns) 4.899 ns WideOr1~34 4 COMB LCCOMB_X24_Y9_N26 4 " "Info: 4: + IC(0.435 ns) + CELL(0.378 ns) = 4.899 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 4; COMB Node = 'WideOr1~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Decoder0 WideOr1~34 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.420 ns) 7.001 ns WideOr1 5 COMB LCCOMB_X29_Y22_N4 1 " "Info: 5: + IC(1.682 ns) + CELL(0.420 ns) = 7.001 ns; Loc. = LCCOMB_X29_Y22_N4; Fanout = 1; COMB Node = 'WideOr1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { WideOr1~34 WideOr1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 7.521 ns write2 6 REG LCCOMB_X29_Y22_N20 28 " "Info: 6: + IC(0.249 ns) + CELL(0.271 ns) = 7.521 ns; Loc. = LCCOMB_X29_Y22_N20; Fanout = 28; REG Node = 'write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { WideOr1 write2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.787 ns) 10.142 ns wlh2\[0\] 7 REG LCFF_X20_Y13_N25 3 " "Info: 7: + IC(1.834 ns) + CELL(0.787 ns) = 10.142 ns; Loc. = LCFF_X20_Y13_N25; Fanout = 3; REG Node = 'wlh2\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { write2 wlh2[0] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.438 ns) 10.909 ns set2\[5\]~162 8 COMB LCCOMB_X20_Y13_N26 2 " "Info: 8: + IC(0.329 ns) + CELL(0.438 ns) = 10.909 ns; Loc. = LCCOMB_X20_Y13_N26; Fanout = 2; COMB Node = 'set2\[5\]~162'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { wlh2[0] set2[5]~162 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.393 ns) 13.103 ns set2\[5\]~163 9 COMB LCCOMB_X36_Y19_N0 8 " "Info: 9: + IC(1.801 ns) + CELL(0.393 ns) = 13.103 ns; Loc. = LCCOMB_X36_Y19_N0; Fanout = 8; COMB Node = 'set2\[5\]~163'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { set2[5]~162 set2[5]~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.275 ns) 15.174 ns set2\[7\] 10 REG LCCOMB_X20_Y13_N2 23 " "Info: 10: + IC(1.796 ns) + CELL(0.275 ns) = 15.174 ns; Loc. = LCCOMB_X20_Y13_N2; Fanout = 23; REG Node = 'set2\[7\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { set2[5]~163 set2[7] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.692 ns) 22.866 ns all_set2~300 11 COMB LOOP LCCOMB_X37_Y21_N0 17 " "Info: 11: + IC(0.000 ns) + CELL(7.692 ns) = 22.866 ns; Loc. = LCCOMB_X37_Y21_N0; Fanout = 17; COMB LOOP Node = 'all_set2~300'" { { "Info" "ITDB_PART_OF_SCC" "Equal41~166 LCCOMB_X37_Y21_N22 " "Info: Loc. = LCCOMB_X37_Y21_N22; Node \"Equal41~166\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~165 LCCOMB_X36_Y19_N24 " "Info: Loc. = LCCOMB_X36_Y19_N24; Node \"Equal41~165\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[14\]~head_lut LCCOMB_X36_Y20_N18 " "Info: Loc. = LCCOMB_X36_Y20_N18; Node \"cnt2\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[8\]~head_lut LCCOMB_X38_Y19_N30 " "Info: Loc. = LCCOMB_X38_Y19_N30; Node \"cnt2\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~163 LCCOMB_X37_Y19_N30 " "Info: Loc. = LCCOMB_X37_Y19_N30; Node \"Equal41~163\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[13\]~head_lut LCCOMB_X36_Y20_N8 " "Info: Loc. = LCCOMB_X36_Y20_N8; Node \"cnt2\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[11\]~head_lut LCCOMB_X36_Y21_N6 " "Info: Loc. = LCCOMB_X36_Y21_N6; Node \"cnt2\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~164 LCCOMB_X38_Y20_N0 " "Info: Loc. = LCCOMB_X38_Y20_N0; Node \"Equal41~164\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[12\]~head_lut LCCOMB_X36_Y20_N28 " "Info: Loc. = LCCOMB_X36_Y20_N28; Node \"cnt2\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[10\]~head_lut LCCOMB_X37_Y22_N12 " "Info: Loc. = LCCOMB_X37_Y22_N12; Node \"cnt2\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[0\]~head_lut LCCOMB_X37_Y21_N16 " "Info: Loc. = LCCOMB_X37_Y21_N16; Node \"cnt2\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start2~51 LCCOMB_X36_Y21_N4 " "Info: Loc. = LCCOMB_X36_Y21_N4; Node \"start2~51\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~162 LCCOMB_X36_Y20_N20 " "Info: Loc. = LCCOMB_X36_Y20_N20; Node \"Equal41~162\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~167 LCCOMB_X37_Y21_N4 " "Info: Loc. = LCCOMB_X37_Y21_N4; Node \"Equal41~167\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[15\]~head_lut LCCOMB_X37_Y21_N8 " "Info: Loc. = LCCOMB_X37_Y21_N8; Node \"cnt2\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[5\]~head_lut LCCOMB_X38_Y20_N10 " "Info: Loc. = LCCOMB_X38_Y20_N10; Node \"cnt2\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[9\]~head_lut LCCOMB_X36_Y22_N10 " "Info: Loc. = LCCOMB_X36_Y22_N10; Node \"cnt2\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[1\]~head_lut LCCOMB_X36_Y19_N8 " "Info: Loc. = LCCOMB_X36_Y19_N8; Node \"cnt2\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[4\]~head_lut LCCOMB_X38_Y20_N16 " "Info: Loc. = LCCOMB_X38_Y20_N16; Node \"cnt2\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~300 LCCOMB_X37_Y21_N0 " "Info: Loc. = LCCOMB_X37_Y21_N0; Node \"all_set2~300\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~299 LCCOMB_X36_Y21_N20 " "Info: Loc. = LCCOMB_X36_Y21_N20; Node \"all_set2~299\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[7\]~head_lut LCCOMB_X38_Y20_N24 " "Info: Loc. = LCCOMB_X38_Y20_N24; Node \"cnt2\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[2\]~head_lut LCCOMB_X36_Y19_N10 " "Info: Loc. = LCCOMB_X36_Y19_N10; Node \"cnt2\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~297 LCCOMB_X37_Y21_N6 " "Info: Loc. = LCCOMB_X37_Y21_N6; Node \"all_set2~297\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[6\]~head_lut LCCOMB_X38_Y20_N26 " "Info: Loc. = LCCOMB_X38_Y20_N26; Node \"cnt2\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[3\]~head_lut LCCOMB_X36_Y19_N4 " "Info: Loc. = LCCOMB_X36_Y19_N4; Node \"cnt2\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.692 ns" { set2[7] all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.000 ns) 24.651 ns all_set2~300clkctrl 12 COMB CLKCTRL_G7 32 " "Info: 12: + IC(1.785 ns) + CELL(0.000 ns) = 24.651 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'all_set2~300clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { all_set2~300 all_set2~300clkctrl } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.150 ns) 26.142 ns cnt2\[14\]~latch 13 REG LCCOMB_X36_Y20_N10 21 " "Info: 13: + IC(1.341 ns) + CELL(0.150 ns) = 26.142 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 21; REG Node = 'cnt2\[14\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.351 ns ( 47.25 % ) " "Info: Total cell delay = 12.351 ns ( 47.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.791 ns ( 52.75 % ) " "Info: Total interconnect delay = 13.791 ns ( 52.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.142 ns" { CS Decoder0~422 Decoder0 WideOr1~34 WideOr1 write2 wlh2[0] set2[5]~162 set2[5]~163 set2[7] all_set2~300 all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "26.142 ns" { CS {} CS~combout {} Decoder0~422 {} Decoder0 {} WideOr1~34 {} WideOr1 {} write2 {} wlh2[0] {} set2[5]~162 {} set2[5]~163 {} set2[7] {} all_set2~300 {} all_set2~300clkctrl {} cnt2[14]~latch {} } { 0.000ns 0.000ns 2.057ns 0.482ns 0.435ns 1.682ns 0.249ns 1.834ns 0.329ns 1.801ns 1.796ns 0.000ns 1.785ns 1.341ns } { 0.000ns 0.999ns 0.398ns 0.150ns 0.378ns 0.420ns 0.271ns 0.787ns 0.438ns 0.393ns 0.275ns 7.692ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS source 8.181 ns - Shortest register " "Info: - Shortest clock path from clock \"CS\" to source register is 8.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CS 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'CS'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.398 ns) 3.450 ns Decoder0~420 2 COMB LCCOMB_X24_Y9_N0 5 " "Info: 2: + IC(2.053 ns) + CELL(0.398 ns) = 3.450 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 5; COMB Node = 'Decoder0~420'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CS Decoder0~420 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.846 ns WideOr2~36 3 COMB LCCOMB_X24_Y9_N4 3 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.846 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 3; COMB Node = 'WideOr2~36'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Decoder0~420 WideOr2~36 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.271 ns) 5.880 ns WideOr1 4 COMB LCCOMB_X29_Y22_N4 1 " "Info: 4: + IC(1.763 ns) + CELL(0.271 ns) = 5.880 ns; Loc. = LCCOMB_X29_Y22_N4; Fanout = 1; COMB Node = 'WideOr1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { WideOr2~36 WideOr1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 6.400 ns write2 5 REG LCCOMB_X29_Y22_N20 28 " "Info: 5: + IC(0.249 ns) + CELL(0.271 ns) = 6.400 ns; Loc. = LCCOMB_X29_Y22_N20; Fanout = 28; REG Node = 'write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { WideOr1 write2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.150 ns) 7.751 ns set2\[8\]~161 6 COMB LCCOMB_X36_Y20_N0 8 " "Info: 6: + IC(1.201 ns) + CELL(0.150 ns) = 7.751 ns; Loc. = LCCOMB_X36_Y20_N0; Fanout = 8; COMB Node = 'set2\[8\]~161'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { write2 set2[8]~161 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 8.181 ns set2\[14\] 7 REG LCCOMB_X36_Y20_N12 23 " "Info: 7: + IC(0.280 ns) + CELL(0.150 ns) = 8.181 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 23; REG Node = 'set2\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { set2[8]~161 set2[14] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.389 ns ( 29.20 % ) " "Info: Total cell delay = 2.389 ns ( 29.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.792 ns ( 70.80 % ) " "Info: Total interconnect delay = 5.792 ns ( 70.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.181 ns" { CS Decoder0~420 WideOr2~36 WideOr1 write2 set2[8]~161 set2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.181 ns" { CS {} CS~combout {} Decoder0~420 {} WideOr2~36 {} WideOr1 {} write2 {} set2[8]~161 {} set2[14] {} } { 0.000ns 0.000ns 2.053ns 0.246ns 1.763ns 0.249ns 1.201ns 0.280ns } { 0.000ns 0.999ns 0.398ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.142 ns" { CS Decoder0~422 Decoder0 WideOr1~34 WideOr1 write2 wlh2[0] set2[5]~162 set2[5]~163 set2[7] all_set2~300 all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "26.142 ns" { CS {} CS~combout {} Decoder0~422 {} Decoder0 {} WideOr1~34 {} WideOr1 {} write2 {} wlh2[0] {} set2[5]~162 {} set2[5]~163 {} set2[7] {} all_set2~300 {} all_set2~300clkctrl {} cnt2[14]~latch {} } { 0.000ns 0.000ns 2.057ns 0.482ns 0.435ns 1.682ns 0.249ns 1.834ns 0.329ns 1.801ns 1.796ns 0.000ns 1.785ns 1.341ns } { 0.000ns 0.999ns 0.398ns 0.150ns 0.378ns 0.420ns 0.271ns 0.787ns 0.438ns 0.393ns 0.275ns 7.692ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.181 ns" { CS Decoder0~420 WideOr2~36 WideOr1 write2 set2[8]~161 set2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.181 ns" { CS {} CS~combout {} Decoder0~420 {} WideOr2~36 {} WideOr1 {} write2 {} set2[8]~161 {} set2[14] {} } { 0.000ns 0.000ns 2.053ns 0.246ns 1.763ns 0.249ns 1.201ns 0.280ns } { 0.000ns 0.999ns 0.398ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.882 ns - Shortest register register " "Info: - Shortest register to register delay is 0.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns set2\[14\] 1 REG LCCOMB_X36_Y20_N12 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 23; REG Node = 'set2\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { set2[14] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.420 ns) 0.882 ns cnt2\[14\]~latch 2 REG LCCOMB_X36_Y20_N10 21 " "Info: 2: + IC(0.462 ns) + CELL(0.420 ns) = 0.882 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 21; REG Node = 'cnt2\[14\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { set2[14] cnt2[14]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.420 ns ( 47.62 % ) " "Info: Total cell delay = 0.420 ns ( 47.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 52.38 % ) " "Info: Total interconnect delay = 0.462 ns ( 52.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { set2[14] cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.882 ns" { set2[14] {} cnt2[14]~latch {} } { 0.000ns 0.462ns } { 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.142 ns" { CS Decoder0~422 Decoder0 WideOr1~34 WideOr1 write2 wlh2[0] set2[5]~162 set2[5]~163 set2[7] all_set2~300 all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "26.142 ns" { CS {} CS~combout {} Decoder0~422 {} Decoder0 {} WideOr1~34 {} WideOr1 {} write2 {} wlh2[0] {} set2[5]~162 {} set2[5]~163 {} set2[7] {} all_set2~300 {} all_set2~300clkctrl {} cnt2[14]~latch {} } { 0.000ns 0.000ns 2.057ns 0.482ns 0.435ns 1.682ns 0.249ns 1.834ns 0.329ns 1.801ns 1.796ns 0.000ns 1.785ns 1.341ns } { 0.000ns 0.999ns 0.398ns 0.150ns 0.378ns 0.420ns 0.271ns 0.787ns 0.438ns 0.393ns 0.275ns 7.692ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.181 ns" { CS Decoder0~420 WideOr2~36 WideOr1 write2 set2[8]~161 set2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.181 ns" { CS {} CS~combout {} Decoder0~420 {} WideOr2~36 {} WideOr1 {} write2 {} set2[8]~161 {} set2[14] {} } { 0.000ns 0.000ns 2.053ns 0.246ns 1.763ns 0.249ns 1.201ns 0.280ns } { 0.000ns 0.999ns 0.398ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { set2[14] cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.882 ns" { set2[14] {} cnt2[14]~latch {} } { 0.000ns 0.462ns } { 0.000ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "A0 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"A0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "set2\[14\] cnt2\[14\]~latch A0 16.844 ns " "Info: Found hold time violation between source  pin or register \"set2\[14\]\" and destination pin or register \"cnt2\[14\]~latch\" for clock \"A0\" (Hold time is 16.844 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.726 ns + Largest " "Info: + Largest clock skew is 17.726 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 destination 25.209 ns + Longest register " "Info: + Longest clock path from clock \"A0\" to destination register is 25.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns A0 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'A0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.275 ns) 3.153 ns Decoder0 2 COMB LCCOMB_X24_Y9_N24 12 " "Info: 2: + IC(1.879 ns) + CELL(0.275 ns) = 3.153 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 12; COMB Node = 'Decoder0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.154 ns" { A0 Decoder0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.378 ns) 3.966 ns WideOr1~34 3 COMB LCCOMB_X24_Y9_N26 4 " "Info: 3: + IC(0.435 ns) + CELL(0.378 ns) = 3.966 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 4; COMB Node = 'WideOr1~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Decoder0 WideOr1~34 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.420 ns) 6.068 ns WideOr1 4 COMB LCCOMB_X29_Y22_N4 1 " "Info: 4: + IC(1.682 ns) + CELL(0.420 ns) = 6.068 ns; Loc. = LCCOMB_X29_Y22_N4; Fanout = 1; COMB Node = 'WideOr1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { WideOr1~34 WideOr1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 6.588 ns write2 5 REG LCCOMB_X29_Y22_N20 28 " "Info: 5: + IC(0.249 ns) + CELL(0.271 ns) = 6.588 ns; Loc. = LCCOMB_X29_Y22_N20; Fanout = 28; REG Node = 'write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { WideOr1 write2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.787 ns) 9.209 ns wlh2\[0\] 6 REG LCFF_X20_Y13_N25 3 " "Info: 6: + IC(1.834 ns) + CELL(0.787 ns) = 9.209 ns; Loc. = LCFF_X20_Y13_N25; Fanout = 3; REG Node = 'wlh2\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { write2 wlh2[0] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.438 ns) 9.976 ns set2\[5\]~162 7 COMB LCCOMB_X20_Y13_N26 2 " "Info: 7: + IC(0.329 ns) + CELL(0.438 ns) = 9.976 ns; Loc. = LCCOMB_X20_Y13_N26; Fanout = 2; COMB Node = 'set2\[5\]~162'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { wlh2[0] set2[5]~162 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.393 ns) 12.170 ns set2\[5\]~163 8 COMB LCCOMB_X36_Y19_N0 8 " "Info: 8: + IC(1.801 ns) + CELL(0.393 ns) = 12.170 ns; Loc. = LCCOMB_X36_Y19_N0; Fanout = 8; COMB Node = 'set2\[5\]~163'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { set2[5]~162 set2[5]~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.275 ns) 14.241 ns set2\[7\] 9 REG LCCOMB_X20_Y13_N2 23 " "Info: 9: + IC(1.796 ns) + CELL(0.275 ns) = 14.241 ns; Loc. = LCCOMB_X20_Y13_N2; Fanout = 23; REG Node = 'set2\[7\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { set2[5]~163 set2[7] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.692 ns) 21.933 ns all_set2~300 10 COMB LOOP LCCOMB_X37_Y21_N0 17 " "Info: 10: + IC(0.000 ns) + CELL(7.692 ns) = 21.933 ns; Loc. = LCCOMB_X37_Y21_N0; Fanout = 17; COMB LOOP Node = 'all_set2~300'" { { "Info" "ITDB_PART_OF_SCC" "Equal41~166 LCCOMB_X37_Y21_N22 " "Info: Loc. = LCCOMB_X37_Y21_N22; Node \"Equal41~166\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~165 LCCOMB_X36_Y19_N24 " "Info: Loc. = LCCOMB_X36_Y19_N24; Node \"Equal41~165\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[14\]~head_lut LCCOMB_X36_Y20_N18 " "Info: Loc. = LCCOMB_X36_Y20_N18; Node \"cnt2\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[8\]~head_lut LCCOMB_X38_Y19_N30 " "Info: Loc. = LCCOMB_X38_Y19_N30; Node \"cnt2\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~163 LCCOMB_X37_Y19_N30 " "Info: Loc. = LCCOMB_X37_Y19_N30; Node \"Equal41~163\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[13\]~head_lut LCCOMB_X36_Y20_N8 " "Info: Loc. = LCCOMB_X36_Y20_N8; Node \"cnt2\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[11\]~head_lut LCCOMB_X36_Y21_N6 " "Info: Loc. = LCCOMB_X36_Y21_N6; Node \"cnt2\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~164 LCCOMB_X38_Y20_N0 " "Info: Loc. = LCCOMB_X38_Y20_N0; Node \"Equal41~164\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[12\]~head_lut LCCOMB_X36_Y20_N28 " "Info: Loc. = LCCOMB_X36_Y20_N28; Node \"cnt2\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[10\]~head_lut LCCOMB_X37_Y22_N12 " "Info: Loc. = LCCOMB_X37_Y22_N12; Node \"cnt2\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[0\]~head_lut LCCOMB_X37_Y21_N16 " "Info: Loc. = LCCOMB_X37_Y21_N16; Node \"cnt2\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start2~51 LCCOMB_X36_Y21_N4 " "Info: Loc. = LCCOMB_X36_Y21_N4; Node \"start2~51\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~162 LCCOMB_X36_Y20_N20 " "Info: Loc. = LCCOMB_X36_Y20_N20; Node \"Equal41~162\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~167 LCCOMB_X37_Y21_N4 " "Info: Loc. = LCCOMB_X37_Y21_N4; Node \"Equal41~167\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[15\]~head_lut LCCOMB_X37_Y21_N8 " "Info: Loc. = LCCOMB_X37_Y21_N8; Node \"cnt2\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[5\]~head_lut LCCOMB_X38_Y20_N10 " "Info: Loc. = LCCOMB_X38_Y20_N10; Node \"cnt2\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[9\]~head_lut LCCOMB_X36_Y22_N10 " "Info: Loc. = LCCOMB_X36_Y22_N10; Node \"cnt2\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[1\]~head_lut LCCOMB_X36_Y19_N8 " "Info: Loc. = LCCOMB_X36_Y19_N8; Node \"cnt2\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[4\]~head_lut LCCOMB_X38_Y20_N16 " "Info: Loc. = LCCOMB_X38_Y20_N16; Node \"cnt2\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~300 LCCOMB_X37_Y21_N0 " "Info: Loc. = LCCOMB_X37_Y21_N0; Node \"all_set2~300\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~299 LCCOMB_X36_Y21_N20 " "Info: Loc. = LCCOMB_X36_Y21_N20; Node \"all_set2~299\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[7\]~head_lut LCCOMB_X38_Y20_N24 " "Info: Loc. = LCCOMB_X38_Y20_N24; Node \"cnt2\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[2\]~head_lut LCCOMB_X36_Y19_N10 " "Info: Loc. = LCCOMB_X36_Y19_N10; Node \"cnt2\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~297 LCCOMB_X37_Y21_N6 " "Info: Loc. = LCCOMB_X37_Y21_N6; Node \"all_set2~297\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[6\]~head_lut LCCOMB_X38_Y20_N26 " "Info: Loc. = LCCOMB_X38_Y20_N26; Node \"cnt2\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[3\]~head_lut LCCOMB_X36_Y19_N4 " "Info: Loc. = LCCOMB_X36_Y19_N4; Node \"cnt2\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.692 ns" { set2[7] all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.000 ns) 23.718 ns all_set2~300clkctrl 11 COMB CLKCTRL_G7 32 " "Info: 11: + IC(1.785 ns) + CELL(0.000 ns) = 23.718 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'all_set2~300clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { all_set2~300 all_set2~300clkctrl } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.150 ns) 25.209 ns cnt2\[14\]~latch 12 REG LCCOMB_X36_Y20_N10 21 " "Info: 12: + IC(1.341 ns) + CELL(0.150 ns) = 25.209 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 21; REG Node = 'cnt2\[14\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.078 ns ( 47.91 % ) " "Info: Total cell delay = 12.078 ns ( 47.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.131 ns ( 52.09 % ) " "Info: Total interconnect delay = 13.131 ns ( 52.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.209 ns" { A0 Decoder0 WideOr1~34 WideOr1 write2 wlh2[0] set2[5]~162 set2[5]~163 set2[7] all_set2~300 all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "25.209 ns" { A0 {} A0~combout {} Decoder0 {} WideOr1~34 {} WideOr1 {} write2 {} wlh2[0] {} set2[5]~162 {} set2[5]~163 {} set2[7] {} all_set2~300 {} all_set2~300clkctrl {} cnt2[14]~latch {} } { 0.000ns 0.000ns 1.879ns 0.435ns 1.682ns 0.249ns 1.834ns 0.329ns 1.801ns 1.796ns 0.000ns 1.785ns 1.341ns } { 0.000ns 0.999ns 0.275ns 0.378ns 0.420ns 0.271ns 0.787ns 0.438ns 0.393ns 0.275ns 7.692ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 source 7.483 ns - Shortest register " "Info: - Shortest clock path from clock \"A0\" to source register is 7.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns A0 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'A0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.275 ns) 3.148 ns WideOr2~36 2 COMB LCCOMB_X24_Y9_N4 3 " "Info: 2: + IC(1.874 ns) + CELL(0.275 ns) = 3.148 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 3; COMB Node = 'WideOr2~36'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { A0 WideOr2~36 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.271 ns) 5.182 ns WideOr1 3 COMB LCCOMB_X29_Y22_N4 1 " "Info: 3: + IC(1.763 ns) + CELL(0.271 ns) = 5.182 ns; Loc. = LCCOMB_X29_Y22_N4; Fanout = 1; COMB Node = 'WideOr1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { WideOr2~36 WideOr1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 5.702 ns write2 4 REG LCCOMB_X29_Y22_N20 28 " "Info: 4: + IC(0.249 ns) + CELL(0.271 ns) = 5.702 ns; Loc. = LCCOMB_X29_Y22_N20; Fanout = 28; REG Node = 'write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { WideOr1 write2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.150 ns) 7.053 ns set2\[8\]~161 5 COMB LCCOMB_X36_Y20_N0 8 " "Info: 5: + IC(1.201 ns) + CELL(0.150 ns) = 7.053 ns; Loc. = LCCOMB_X36_Y20_N0; Fanout = 8; COMB Node = 'set2\[8\]~161'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { write2 set2[8]~161 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 7.483 ns set2\[14\] 6 REG LCCOMB_X36_Y20_N12 23 " "Info: 6: + IC(0.280 ns) + CELL(0.150 ns) = 7.483 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 23; REG Node = 'set2\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { set2[8]~161 set2[14] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.116 ns ( 28.28 % ) " "Info: Total cell delay = 2.116 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.367 ns ( 71.72 % ) " "Info: Total interconnect delay = 5.367 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.483 ns" { A0 WideOr2~36 WideOr1 write2 set2[8]~161 set2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.483 ns" { A0 {} A0~combout {} WideOr2~36 {} WideOr1 {} write2 {} set2[8]~161 {} set2[14] {} } { 0.000ns 0.000ns 1.874ns 1.763ns 0.249ns 1.201ns 0.280ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.271ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.209 ns" { A0 Decoder0 WideOr1~34 WideOr1 write2 wlh2[0] set2[5]~162 set2[5]~163 set2[7] all_set2~300 all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "25.209 ns" { A0 {} A0~combout {} Decoder0 {} WideOr1~34 {} WideOr1 {} write2 {} wlh2[0] {} set2[5]~162 {} set2[5]~163 {} set2[7] {} all_set2~300 {} all_set2~300clkctrl {} cnt2[14]~latch {} } { 0.000ns 0.000ns 1.879ns 0.435ns 1.682ns 0.249ns 1.834ns 0.329ns 1.801ns 1.796ns 0.000ns 1.785ns 1.341ns } { 0.000ns 0.999ns 0.275ns 0.378ns 0.420ns 0.271ns 0.787ns 0.438ns 0.393ns 0.275ns 7.692ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.483 ns" { A0 WideOr2~36 WideOr1 write2 set2[8]~161 set2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.483 ns" { A0 {} A0~combout {} WideOr2~36 {} WideOr1 {} write2 {} set2[8]~161 {} set2[14] {} } { 0.000ns 0.000ns 1.874ns 1.763ns 0.249ns 1.201ns 0.280ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.271ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.882 ns - Shortest register register " "Info: - Shortest register to register delay is 0.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns set2\[14\] 1 REG LCCOMB_X36_Y20_N12 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 23; REG Node = 'set2\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { set2[14] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.420 ns) 0.882 ns cnt2\[14\]~latch 2 REG LCCOMB_X36_Y20_N10 21 " "Info: 2: + IC(0.462 ns) + CELL(0.420 ns) = 0.882 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 21; REG Node = 'cnt2\[14\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { set2[14] cnt2[14]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.420 ns ( 47.62 % ) " "Info: Total cell delay = 0.420 ns ( 47.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 52.38 % ) " "Info: Total interconnect delay = 0.462 ns ( 52.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { set2[14] cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.882 ns" { set2[14] {} cnt2[14]~latch {} } { 0.000ns 0.462ns } { 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.209 ns" { A0 Decoder0 WideOr1~34 WideOr1 write2 wlh2[0] set2[5]~162 set2[5]~163 set2[7] all_set2~300 all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "25.209 ns" { A0 {} A0~combout {} Decoder0 {} WideOr1~34 {} WideOr1 {} write2 {} wlh2[0] {} set2[5]~162 {} set2[5]~163 {} set2[7] {} all_set2~300 {} all_set2~300clkctrl {} cnt2[14]~latch {} } { 0.000ns 0.000ns 1.879ns 0.435ns 1.682ns 0.249ns 1.834ns 0.329ns 1.801ns 1.796ns 0.000ns 1.785ns 1.341ns } { 0.000ns 0.999ns 0.275ns 0.378ns 0.420ns 0.271ns 0.787ns 0.438ns 0.393ns 0.275ns 7.692ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.483 ns" { A0 WideOr2~36 WideOr1 write2 set2[8]~161 set2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.483 ns" { A0 {} A0~combout {} WideOr2~36 {} WideOr1 {} write2 {} set2[8]~161 {} set2[14] {} } { 0.000ns 0.000ns 1.874ns 1.763ns 0.249ns 1.201ns 0.280ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.271ns 0.150ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { set2[14] cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.882 ns" { set2[14] {} cnt2[14]~latch {} } { 0.000ns 0.462ns } { 0.000ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "A1 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"A1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "set2\[14\] cnt2\[14\]~latch A1 16.795 ns " "Info: Found hold time violation between source  pin or register \"set2\[14\]\" and destination pin or register \"cnt2\[14\]~latch\" for clock \"A1\" (Hold time is 16.795 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.677 ns + Largest " "Info: + Largest clock skew is 17.677 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A1 destination 24.769 ns + Longest register " "Info: + Longest clock path from clock \"A1\" to destination register is 24.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A1 1 CLK PIN_T7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 10; CLK Node = 'A1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.398 ns) 2.713 ns Decoder0 2 COMB LCCOMB_X24_Y9_N24 12 " "Info: 2: + IC(1.483 ns) + CELL(0.398 ns) = 2.713 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 12; COMB Node = 'Decoder0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { A1 Decoder0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.378 ns) 3.526 ns WideOr1~34 3 COMB LCCOMB_X24_Y9_N26 4 " "Info: 3: + IC(0.435 ns) + CELL(0.378 ns) = 3.526 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 4; COMB Node = 'WideOr1~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Decoder0 WideOr1~34 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.420 ns) 5.628 ns WideOr1 4 COMB LCCOMB_X29_Y22_N4 1 " "Info: 4: + IC(1.682 ns) + CELL(0.420 ns) = 5.628 ns; Loc. = LCCOMB_X29_Y22_N4; Fanout = 1; COMB Node = 'WideOr1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { WideOr1~34 WideOr1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 6.148 ns write2 5 REG LCCOMB_X29_Y22_N20 28 " "Info: 5: + IC(0.249 ns) + CELL(0.271 ns) = 6.148 ns; Loc. = LCCOMB_X29_Y22_N20; Fanout = 28; REG Node = 'write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { WideOr1 write2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.787 ns) 8.769 ns wlh2\[0\] 6 REG LCFF_X20_Y13_N25 3 " "Info: 6: + IC(1.834 ns) + CELL(0.787 ns) = 8.769 ns; Loc. = LCFF_X20_Y13_N25; Fanout = 3; REG Node = 'wlh2\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { write2 wlh2[0] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.438 ns) 9.536 ns set2\[5\]~162 7 COMB LCCOMB_X20_Y13_N26 2 " "Info: 7: + IC(0.329 ns) + CELL(0.438 ns) = 9.536 ns; Loc. = LCCOMB_X20_Y13_N26; Fanout = 2; COMB Node = 'set2\[5\]~162'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { wlh2[0] set2[5]~162 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.393 ns) 11.730 ns set2\[5\]~163 8 COMB LCCOMB_X36_Y19_N0 8 " "Info: 8: + IC(1.801 ns) + CELL(0.393 ns) = 11.730 ns; Loc. = LCCOMB_X36_Y19_N0; Fanout = 8; COMB Node = 'set2\[5\]~163'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { set2[5]~162 set2[5]~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.275 ns) 13.801 ns set2\[7\] 9 REG LCCOMB_X20_Y13_N2 23 " "Info: 9: + IC(1.796 ns) + CELL(0.275 ns) = 13.801 ns; Loc. = LCCOMB_X20_Y13_N2; Fanout = 23; REG Node = 'set2\[7\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { set2[5]~163 set2[7] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.692 ns) 21.493 ns all_set2~300 10 COMB LOOP LCCOMB_X37_Y21_N0 17 " "Info: 10: + IC(0.000 ns) + CELL(7.692 ns) = 21.493 ns; Loc. = LCCOMB_X37_Y21_N0; Fanout = 17; COMB LOOP Node = 'all_set2~300'" { { "Info" "ITDB_PART_OF_SCC" "Equal41~166 LCCOMB_X37_Y21_N22 " "Info: Loc. = LCCOMB_X37_Y21_N22; Node \"Equal41~166\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~165 LCCOMB_X36_Y19_N24 " "Info: Loc. = LCCOMB_X36_Y19_N24; Node \"Equal41~165\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[14\]~head_lut LCCOMB_X36_Y20_N18 " "Info: Loc. = LCCOMB_X36_Y20_N18; Node \"cnt2\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[8\]~head_lut LCCOMB_X38_Y19_N30 " "Info: Loc. = LCCOMB_X38_Y19_N30; Node \"cnt2\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~163 LCCOMB_X37_Y19_N30 " "Info: Loc. = LCCOMB_X37_Y19_N30; Node \"Equal41~163\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[13\]~head_lut LCCOMB_X36_Y20_N8 " "Info: Loc. = LCCOMB_X36_Y20_N8; Node \"cnt2\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[11\]~head_lut LCCOMB_X36_Y21_N6 " "Info: Loc. = LCCOMB_X36_Y21_N6; Node \"cnt2\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~164 LCCOMB_X38_Y20_N0 " "Info: Loc. = LCCOMB_X38_Y20_N0; Node \"Equal41~164\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[12\]~head_lut LCCOMB_X36_Y20_N28 " "Info: Loc. = LCCOMB_X36_Y20_N28; Node \"cnt2\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[10\]~head_lut LCCOMB_X37_Y22_N12 " "Info: Loc. = LCCOMB_X37_Y22_N12; Node \"cnt2\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[0\]~head_lut LCCOMB_X37_Y21_N16 " "Info: Loc. = LCCOMB_X37_Y21_N16; Node \"cnt2\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start2~51 LCCOMB_X36_Y21_N4 " "Info: Loc. = LCCOMB_X36_Y21_N4; Node \"start2~51\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~162 LCCOMB_X36_Y20_N20 " "Info: Loc. = LCCOMB_X36_Y20_N20; Node \"Equal41~162\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~167 LCCOMB_X37_Y21_N4 " "Info: Loc. = LCCOMB_X37_Y21_N4; Node \"Equal41~167\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[15\]~head_lut LCCOMB_X37_Y21_N8 " "Info: Loc. = LCCOMB_X37_Y21_N8; Node \"cnt2\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[5\]~head_lut LCCOMB_X38_Y20_N10 " "Info: Loc. = LCCOMB_X38_Y20_N10; Node \"cnt2\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[9\]~head_lut LCCOMB_X36_Y22_N10 " "Info: Loc. = LCCOMB_X36_Y22_N10; Node \"cnt2\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[1\]~head_lut LCCOMB_X36_Y19_N8 " "Info: Loc. = LCCOMB_X36_Y19_N8; Node \"cnt2\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[4\]~head_lut LCCOMB_X38_Y20_N16 " "Info: Loc. = LCCOMB_X38_Y20_N16; Node \"cnt2\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~300 LCCOMB_X37_Y21_N0 " "Info: Loc. = LCCOMB_X37_Y21_N0; Node \"all_set2~300\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~299 LCCOMB_X36_Y21_N20 " "Info: Loc. = LCCOMB_X36_Y21_N20; Node \"all_set2~299\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[7\]~head_lut LCCOMB_X38_Y20_N24 " "Info: Loc. = LCCOMB_X38_Y20_N24; Node \"cnt2\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[2\]~head_lut LCCOMB_X36_Y19_N10 " "Info: Loc. = LCCOMB_X36_Y19_N10; Node \"cnt2\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~297 LCCOMB_X37_Y21_N6 " "Info: Loc. = LCCOMB_X37_Y21_N6; Node \"all_set2~297\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[6\]~head_lut LCCOMB_X38_Y20_N26 " "Info: Loc. = LCCOMB_X38_Y20_N26; Node \"cnt2\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[3\]~head_lut LCCOMB_X36_Y19_N4 " "Info: Loc. = LCCOMB_X36_Y19_N4; Node \"cnt2\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.692 ns" { set2[7] all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.000 ns) 23.278 ns all_set2~300clkctrl 11 COMB CLKCTRL_G7 32 " "Info: 11: + IC(1.785 ns) + CELL(0.000 ns) = 23.278 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'all_set2~300clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { all_set2~300 all_set2~300clkctrl } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.150 ns) 24.769 ns cnt2\[14\]~latch 12 REG LCCOMB_X36_Y20_N10 21 " "Info: 12: + IC(1.341 ns) + CELL(0.150 ns) = 24.769 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 21; REG Node = 'cnt2\[14\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.034 ns ( 48.58 % ) " "Info: Total cell delay = 12.034 ns ( 48.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.735 ns ( 51.42 % ) " "Info: Total interconnect delay = 12.735 ns ( 51.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "24.769 ns" { A1 Decoder0 WideOr1~34 WideOr1 write2 wlh2[0] set2[5]~162 set2[5]~163 set2[7] all_set2~300 all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "24.769 ns" { A1 {} A1~combout {} Decoder0 {} WideOr1~34 {} WideOr1 {} write2 {} wlh2[0] {} set2[5]~162 {} set2[5]~163 {} set2[7] {} all_set2~300 {} all_set2~300clkctrl {} cnt2[14]~latch {} } { 0.000ns 0.000ns 1.483ns 0.435ns 1.682ns 0.249ns 1.834ns 0.329ns 1.801ns 1.796ns 0.000ns 1.785ns 1.341ns } { 0.000ns 0.832ns 0.398ns 0.378ns 0.420ns 0.271ns 0.787ns 0.438ns 0.393ns 0.275ns 7.692ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A1 source 7.092 ns - Shortest register " "Info: - Shortest clock path from clock \"A1\" to source register is 7.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A1 1 CLK PIN_T7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 10; CLK Node = 'A1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.438 ns) 2.757 ns WideOr2~36 2 COMB LCCOMB_X24_Y9_N4 3 " "Info: 2: + IC(1.487 ns) + CELL(0.438 ns) = 2.757 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 3; COMB Node = 'WideOr2~36'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { A1 WideOr2~36 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.271 ns) 4.791 ns WideOr1 3 COMB LCCOMB_X29_Y22_N4 1 " "Info: 3: + IC(1.763 ns) + CELL(0.271 ns) = 4.791 ns; Loc. = LCCOMB_X29_Y22_N4; Fanout = 1; COMB Node = 'WideOr1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { WideOr2~36 WideOr1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 5.311 ns write2 4 REG LCCOMB_X29_Y22_N20 28 " "Info: 4: + IC(0.249 ns) + CELL(0.271 ns) = 5.311 ns; Loc. = LCCOMB_X29_Y22_N20; Fanout = 28; REG Node = 'write2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { WideOr1 write2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.150 ns) 6.662 ns set2\[8\]~161 5 COMB LCCOMB_X36_Y20_N0 8 " "Info: 5: + IC(1.201 ns) + CELL(0.150 ns) = 6.662 ns; Loc. = LCCOMB_X36_Y20_N0; Fanout = 8; COMB Node = 'set2\[8\]~161'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { write2 set2[8]~161 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 7.092 ns set2\[14\] 6 REG LCCOMB_X36_Y20_N12 23 " "Info: 6: + IC(0.280 ns) + CELL(0.150 ns) = 7.092 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 23; REG Node = 'set2\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { set2[8]~161 set2[14] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.112 ns ( 29.78 % ) " "Info: Total cell delay = 2.112 ns ( 29.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.980 ns ( 70.22 % ) " "Info: Total interconnect delay = 4.980 ns ( 70.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.092 ns" { A1 WideOr2~36 WideOr1 write2 set2[8]~161 set2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.092 ns" { A1 {} A1~combout {} WideOr2~36 {} WideOr1 {} write2 {} set2[8]~161 {} set2[14] {} } { 0.000ns 0.000ns 1.487ns 1.763ns 0.249ns 1.201ns 0.280ns } { 0.000ns 0.832ns 0.438ns 0.271ns 0.271ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "24.769 ns" { A1 Decoder0 WideOr1~34 WideOr1 write2 wlh2[0] set2[5]~162 set2[5]~163 set2[7] all_set2~300 all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "24.769 ns" { A1 {} A1~combout {} Decoder0 {} WideOr1~34 {} WideOr1 {} write2 {} wlh2[0] {} set2[5]~162 {} set2[5]~163 {} set2[7] {} all_set2~300 {} all_set2~300clkctrl {} cnt2[14]~latch {} } { 0.000ns 0.000ns 1.483ns 0.435ns 1.682ns 0.249ns 1.834ns 0.329ns 1.801ns 1.796ns 0.000ns 1.785ns 1.341ns } { 0.000ns 0.832ns 0.398ns 0.378ns 0.420ns 0.271ns 0.787ns 0.438ns 0.393ns 0.275ns 7.692ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.092 ns" { A1 WideOr2~36 WideOr1 write2 set2[8]~161 set2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.092 ns" { A1 {} A1~combout {} WideOr2~36 {} WideOr1 {} write2 {} set2[8]~161 {} set2[14] {} } { 0.000ns 0.000ns 1.487ns 1.763ns 0.249ns 1.201ns 0.280ns } { 0.000ns 0.832ns 0.438ns 0.271ns 0.271ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.882 ns - Shortest register register " "Info: - Shortest register to register delay is 0.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns set2\[14\] 1 REG LCCOMB_X36_Y20_N12 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 23; REG Node = 'set2\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { set2[14] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.420 ns) 0.882 ns cnt2\[14\]~latch 2 REG LCCOMB_X36_Y20_N10 21 " "Info: 2: + IC(0.462 ns) + CELL(0.420 ns) = 0.882 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 21; REG Node = 'cnt2\[14\]~latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { set2[14] cnt2[14]~latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.420 ns ( 47.62 % ) " "Info: Total cell delay = 0.420 ns ( 47.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 52.38 % ) " "Info: Total interconnect delay = 0.462 ns ( 52.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { set2[14] cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.882 ns" { set2[14] {} cnt2[14]~latch {} } { 0.000ns 0.462ns } { 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "24.769 ns" { A1 Decoder0 WideOr1~34 WideOr1 write2 wlh2[0] set2[5]~162 set2[5]~163 set2[7] all_set2~300 all_set2~300clkctrl cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "24.769 ns" { A1 {} A1~combout {} Decoder0 {} WideOr1~34 {} WideOr1 {} write2 {} wlh2[0] {} set2[5]~162 {} set2[5]~163 {} set2[7] {} all_set2~300 {} all_set2~300clkctrl {} cnt2[14]~latch {} } { 0.000ns 0.000ns 1.483ns 0.435ns 1.682ns 0.249ns 1.834ns 0.329ns 1.801ns 1.796ns 0.000ns 1.785ns 1.341ns } { 0.000ns 0.832ns 0.398ns 0.378ns 0.420ns 0.271ns 0.787ns 0.438ns 0.393ns 0.275ns 7.692ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.092 ns" { A1 WideOr2~36 WideOr1 write2 set2[8]~161 set2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.092 ns" { A1 {} A1~combout {} WideOr2~36 {} WideOr1 {} write2 {} set2[8]~161 {} set2[14] {} } { 0.000ns 0.000ns 1.487ns 1.763ns 0.249ns 1.201ns 0.280ns } { 0.000ns 0.832ns 0.438ns 0.271ns 0.271ns 0.150ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { set2[14] cnt2[14]~latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.882 ns" { set2[14] {} cnt2[14]~latch {} } { 0.000ns 0.462ns } { 0.000ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk0 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cnt0\[15\]~reg0_emulated buffer\[15\] clk0 3.808 ns " "Info: Found hold time violation between source  pin or register \"cnt0\[15\]~reg0_emulated\" and destination pin or register \"buffer\[15\]\" for clock \"clk0\" (Hold time is 3.808 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.966 ns + Largest " "Info: + Largest clock skew is 5.966 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk0 destination 8.467 ns + Longest register " "Info: + Longest clock path from clock \"clk0\" to destination register is 8.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk0 1 CLK PIN_D13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 16; CLK Node = 'clk0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.787 ns) 2.699 ns cnt0\[10\]~reg0_emulated 2 REG LCFF_X30_Y27_N5 1 " "Info: 2: + IC(0.933 ns) + CELL(0.787 ns) = 2.699 ns; Loc. = LCFF_X30_Y27_N5; Fanout = 1; REG Node = 'cnt0\[10\]~reg0_emulated'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { clk0 cnt0[10]~reg0_emulated } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.438 ns) 3.922 ns cnt0\[10\]~reg0head_lut 3 COMB LCCOMB_X30_Y28_N12 10 " "Info: 3: + IC(0.785 ns) + CELL(0.438 ns) = 3.922 ns; Loc. = LCCOMB_X30_Y28_N12; Fanout = 10; COMB Node = 'cnt0\[10\]~reg0head_lut'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { cnt0[10]~reg0_emulated cnt0[10]~reg0head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.438 ns) 5.385 ns buffer~144 4 COMB LCCOMB_X31_Y24_N22 1 " "Info: 4: + IC(1.025 ns) + CELL(0.438 ns) = 5.385 ns; Loc. = LCCOMB_X31_Y24_N22; Fanout = 1; COMB Node = 'buffer~144'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { cnt0[10]~reg0head_lut buffer~144 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.420 ns) 6.069 ns buffer~145 5 COMB LCCOMB_X31_Y24_N6 1 " "Info: 5: + IC(0.264 ns) + CELL(0.420 ns) = 6.069 ns; Loc. = LCCOMB_X31_Y24_N6; Fanout = 1; COMB Node = 'buffer~145'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { buffer~144 buffer~145 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.242 ns) 7.077 ns buffer~146 6 COMB LCCOMB_X32_Y28_N28 2 " "Info: 6: + IC(0.766 ns) + CELL(0.242 ns) = 7.077 ns; Loc. = LCCOMB_X32_Y28_N28; Fanout = 2; COMB Node = 'buffer~146'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { buffer~145 buffer~146 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.275 ns) 8.467 ns buffer\[15\] 7 REG LCCOMB_X32_Y27_N2 2 " "Info: 7: + IC(1.115 ns) + CELL(0.275 ns) = 8.467 ns; Loc. = LCCOMB_X32_Y27_N2; Fanout = 2; REG Node = 'buffer\[15\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { buffer~146 buffer[15] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.579 ns ( 42.27 % ) " "Info: Total cell delay = 3.579 ns ( 42.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.888 ns ( 57.73 % ) " "Info: Total interconnect delay = 4.888 ns ( 57.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.467 ns" { clk0 cnt0[10]~reg0_emulated cnt0[10]~reg0head_lut buffer~144 buffer~145 buffer~146 buffer[15] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.467 ns" { clk0 {} clk0~combout {} cnt0[10]~reg0_emulated {} cnt0[10]~reg0head_lut {} buffer~144 {} buffer~145 {} buffer~146 {} buffer[15] {} } { 0.000ns 0.000ns 0.933ns 0.785ns 1.025ns 0.264ns 0.766ns 1.115ns } { 0.000ns 0.979ns 0.787ns 0.438ns 0.438ns 0.420ns 0.242ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk0 source 2.501 ns - Shortest register " "Info: - Shortest clock path from clock \"clk0\" to source register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk0 1 CLK PIN_D13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 16; CLK Node = 'clk0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 2.501 ns cnt0\[15\]~reg0_emulated 2 REG LCFF_X32_Y27_N9 1 " "Info: 2: + IC(0.985 ns) + CELL(0.537 ns) = 2.501 ns; Loc. = LCFF_X32_Y27_N9; Fanout = 1; REG Node = 'cnt0\[15\]~reg0_emulated'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { clk0 cnt0[15]~reg0_emulated } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 60.62 % ) " "Info: Total cell delay = 1.516 ns ( 60.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 39.38 % ) " "Info: Total interconnect delay = 0.985 ns ( 39.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clk0 cnt0[15]~reg0_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clk0 {} clk0~combout {} cnt0[15]~reg0_emulated {} } { 0.000ns 0.000ns 0.985ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.467 ns" { clk0 cnt0[10]~reg0_emulated cnt0[10]~reg0head_lut buffer~144 buffer~145 buffer~146 buffer[15] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.467 ns" { clk0 {} clk0~combout {} cnt0[10]~reg0_emulated {} cnt0[10]~reg0head_lut {} buffer~144 {} buffer~145 {} buffer~146 {} buffer[15] {} } { 0.000ns 0.000ns 0.933ns 0.785ns 1.025ns 0.264ns 0.766ns 1.115ns } { 0.000ns 0.979ns 0.787ns 0.438ns 0.438ns 0.420ns 0.242ns 0.275ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clk0 cnt0[15]~reg0_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clk0 {} clk0~combout {} cnt0[15]~reg0_emulated {} } { 0.000ns 0.000ns 0.985ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.908 ns - Shortest register register " "Info: - Shortest register to register delay is 1.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt0\[15\]~reg0_emulated 1 REG LCFF_X32_Y27_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y27_N9; Fanout = 1; REG Node = 'cnt0\[15\]~reg0_emulated'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[15]~reg0_emulated } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.420 ns) 0.734 ns cnt0\[15\]~reg0head_lut 2 COMB LCCOMB_X32_Y27_N16 7 " "Info: 2: + IC(0.314 ns) + CELL(0.420 ns) = 0.734 ns; Loc. = LCCOMB_X32_Y27_N16; Fanout = 7; COMB Node = 'cnt0\[15\]~reg0head_lut'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { cnt0[15]~reg0_emulated cnt0[15]~reg0head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.438 ns) 1.908 ns buffer\[15\] 3 REG LCCOMB_X32_Y27_N2 2 " "Info: 3: + IC(0.736 ns) + CELL(0.438 ns) = 1.908 ns; Loc. = LCCOMB_X32_Y27_N2; Fanout = 2; REG Node = 'buffer\[15\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { cnt0[15]~reg0head_lut buffer[15] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.858 ns ( 44.97 % ) " "Info: Total cell delay = 0.858 ns ( 44.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.050 ns ( 55.03 % ) " "Info: Total interconnect delay = 1.050 ns ( 55.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { cnt0[15]~reg0_emulated cnt0[15]~reg0head_lut buffer[15] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.908 ns" { cnt0[15]~reg0_emulated {} cnt0[15]~reg0head_lut {} buffer[15] {} } { 0.000ns 0.314ns 0.736ns } { 0.000ns 0.420ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 83 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.467 ns" { clk0 cnt0[10]~reg0_emulated cnt0[10]~reg0head_lut buffer~144 buffer~145 buffer~146 buffer[15] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.467 ns" { clk0 {} clk0~combout {} cnt0[10]~reg0_emulated {} cnt0[10]~reg0head_lut {} buffer~144 {} buffer~145 {} buffer~146 {} buffer[15] {} } { 0.000ns 0.000ns 0.933ns 0.785ns 1.025ns 0.264ns 0.766ns 1.115ns } { 0.000ns 0.979ns 0.787ns 0.438ns 0.438ns 0.420ns 0.242ns 0.275ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clk0 cnt0[15]~reg0_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clk0 {} clk0~combout {} cnt0[15]~reg0_emulated {} } { 0.000ns 0.000ns 0.985ns } { 0.000ns 0.979ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { cnt0[15]~reg0_emulated cnt0[15]~reg0head_lut buffer[15] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.908 ns" { cnt0[15]~reg0_emulated {} cnt0[15]~reg0head_lut {} buffer[15] {} } { 0.000ns 0.314ns 0.736ns } { 0.000ns 0.420ns 0.438ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "cnt2\[5\]~_emulated gate2 clk2 12.823 ns register " "Info: tsu for register \"cnt2\[5\]~_emulated\" (data pin = \"gate2\", clock pin = \"clk2\") is 12.823 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.099 ns + Longest pin register " "Info: + Longest pin to register delay is 16.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns gate2 1 CLK PIN_R3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 25; CLK Node = 'gate2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(12.061 ns) 12.903 ns Equal41~167 2 COMB LOOP LCCOMB_X37_Y21_N4 4 " "Info: 2: + IC(0.000 ns) + CELL(12.061 ns) = 12.903 ns; Loc. = LCCOMB_X37_Y21_N4; Fanout = 4; COMB LOOP Node = 'Equal41~167'" { { "Info" "ITDB_PART_OF_SCC" "Equal41~166 LCCOMB_X37_Y21_N22 " "Info: Loc. = LCCOMB_X37_Y21_N22; Node \"Equal41~166\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~165 LCCOMB_X36_Y19_N24 " "Info: Loc. = LCCOMB_X36_Y19_N24; Node \"Equal41~165\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[14\]~head_lut LCCOMB_X36_Y20_N18 " "Info: Loc. = LCCOMB_X36_Y20_N18; Node \"cnt2\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[8\]~head_lut LCCOMB_X38_Y19_N30 " "Info: Loc. = LCCOMB_X38_Y19_N30; Node \"cnt2\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~163 LCCOMB_X37_Y19_N30 " "Info: Loc. = LCCOMB_X37_Y19_N30; Node \"Equal41~163\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[13\]~head_lut LCCOMB_X36_Y20_N8 " "Info: Loc. = LCCOMB_X36_Y20_N8; Node \"cnt2\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[11\]~head_lut LCCOMB_X36_Y21_N6 " "Info: Loc. = LCCOMB_X36_Y21_N6; Node \"cnt2\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~164 LCCOMB_X38_Y20_N0 " "Info: Loc. = LCCOMB_X38_Y20_N0; Node \"Equal41~164\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[12\]~head_lut LCCOMB_X36_Y20_N28 " "Info: Loc. = LCCOMB_X36_Y20_N28; Node \"cnt2\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[10\]~head_lut LCCOMB_X37_Y22_N12 " "Info: Loc. = LCCOMB_X37_Y22_N12; Node \"cnt2\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[0\]~head_lut LCCOMB_X37_Y21_N16 " "Info: Loc. = LCCOMB_X37_Y21_N16; Node \"cnt2\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start2~51 LCCOMB_X36_Y21_N4 " "Info: Loc. = LCCOMB_X36_Y21_N4; Node \"start2~51\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~162 LCCOMB_X36_Y20_N20 " "Info: Loc. = LCCOMB_X36_Y20_N20; Node \"Equal41~162\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~167 LCCOMB_X37_Y21_N4 " "Info: Loc. = LCCOMB_X37_Y21_N4; Node \"Equal41~167\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[15\]~head_lut LCCOMB_X37_Y21_N8 " "Info: Loc. = LCCOMB_X37_Y21_N8; Node \"cnt2\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[5\]~head_lut LCCOMB_X38_Y20_N10 " "Info: Loc. = LCCOMB_X38_Y20_N10; Node \"cnt2\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[9\]~head_lut LCCOMB_X36_Y22_N10 " "Info: Loc. = LCCOMB_X36_Y22_N10; Node \"cnt2\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[1\]~head_lut LCCOMB_X36_Y19_N8 " "Info: Loc. = LCCOMB_X36_Y19_N8; Node \"cnt2\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[4\]~head_lut LCCOMB_X38_Y20_N16 " "Info: Loc. = LCCOMB_X38_Y20_N16; Node \"cnt2\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~300 LCCOMB_X37_Y21_N0 " "Info: Loc. = LCCOMB_X37_Y21_N0; Node \"all_set2~300\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~299 LCCOMB_X36_Y21_N20 " "Info: Loc. = LCCOMB_X36_Y21_N20; Node \"all_set2~299\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[7\]~head_lut LCCOMB_X38_Y20_N24 " "Info: Loc. = LCCOMB_X38_Y20_N24; Node \"cnt2\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[2\]~head_lut LCCOMB_X36_Y19_N10 " "Info: Loc. = LCCOMB_X36_Y19_N10; Node \"cnt2\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~297 LCCOMB_X37_Y21_N6 " "Info: Loc. = LCCOMB_X37_Y21_N6; Node \"all_set2~297\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[6\]~head_lut LCCOMB_X38_Y20_N26 " "Info: Loc. = LCCOMB_X38_Y20_N26; Node \"cnt2\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[3\]~head_lut LCCOMB_X36_Y19_N4 " "Info: Loc. = LCCOMB_X36_Y19_N4; Node \"cnt2\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.061 ns" { gate2 Equal41~167 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.150 ns) 13.958 ns all_gate2~118 3 COMB LCCOMB_X37_Y21_N20 2 " "Info: 3: + IC(0.905 ns) + CELL(0.150 ns) = 13.958 ns; Loc. = LCCOMB_X37_Y21_N20; Fanout = 2; COMB Node = 'all_gate2~118'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { Equal41~167 all_gate2~118 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.242 ns) 14.474 ns all_gate2~120 4 COMB LCCOMB_X37_Y21_N28 15 " "Info: 4: + IC(0.274 ns) + CELL(0.242 ns) = 14.474 ns; Loc. = LCCOMB_X37_Y21_N28; Fanout = 15; COMB Node = 'all_gate2~120'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { all_gate2~118 all_gate2~120 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.660 ns) 16.099 ns cnt2\[5\]~_emulated 5 REG LCFF_X38_Y20_N15 20 " "Info: 5: + IC(0.965 ns) + CELL(0.660 ns) = 16.099 ns; Loc. = LCFF_X38_Y20_N15; Fanout = 20; REG Node = 'cnt2\[5\]~_emulated'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { all_gate2~120 cnt2[5]~_emulated } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.955 ns ( 86.68 % ) " "Info: Total cell delay = 13.955 ns ( 86.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.144 ns ( 13.32 % ) " "Info: Total interconnect delay = 2.144 ns ( 13.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.099 ns" { gate2 Equal41~167 all_gate2~118 all_gate2~120 cnt2[5]~_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.099 ns" { gate2 {} gate2~combout {} Equal41~167 {} all_gate2~118 {} all_gate2~120 {} cnt2[5]~_emulated {} } { 0.000ns 0.000ns 0.000ns 0.905ns 0.274ns 0.965ns } { 0.000ns 0.842ns 12.061ns 0.150ns 0.242ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 3.240 ns - Shortest register " "Info: - Shortest clock path from clock \"clk2\" to destination register is 3.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk2 1 CLK PIN_R2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 16; CLK Node = 'clk2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.537 ns) 3.240 ns cnt2\[5\]~_emulated 2 REG LCFF_X38_Y20_N15 20 " "Info: 2: + IC(1.861 ns) + CELL(0.537 ns) = 3.240 ns; Loc. = LCFF_X38_Y20_N15; Fanout = 20; REG Node = 'cnt2\[5\]~_emulated'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { clk2 cnt2[5]~_emulated } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 42.56 % ) " "Info: Total cell delay = 1.379 ns ( 42.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.861 ns ( 57.44 % ) " "Info: Total interconnect delay = 1.861 ns ( 57.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.240 ns" { clk2 cnt2[5]~_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.240 ns" { clk2 {} clk2~combout {} cnt2[5]~_emulated {} } { 0.000ns 0.000ns 1.861ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.099 ns" { gate2 Equal41~167 all_gate2~118 all_gate2~120 cnt2[5]~_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.099 ns" { gate2 {} gate2~combout {} Equal41~167 {} all_gate2~118 {} all_gate2~120 {} cnt2[5]~_emulated {} } { 0.000ns 0.000ns 0.000ns 0.905ns 0.274ns 0.965ns } { 0.000ns 0.842ns 12.061ns 0.150ns 0.242ns 0.660ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.240 ns" { clk2 cnt2[5]~_emulated } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.240 ns" { clk2 {} clk2~combout {} cnt2[5]~_emulated {} } { 0.000ns 0.000ns 1.861ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CS dataout\[3\] dataout\[3\]\$latch 30.652 ns register " "Info: tco from clock \"CS\" to destination pin \"dataout\[3\]\" through register \"dataout\[3\]\$latch\" is 30.652 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS source 25.094 ns + Longest register " "Info: + Longest clock path from clock \"CS\" to source register is 25.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CS 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'CS'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.398 ns) 3.454 ns Decoder0~422 2 COMB LCCOMB_X24_Y9_N20 6 " "Info: 2: + IC(2.057 ns) + CELL(0.398 ns) = 3.454 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 6; COMB Node = 'Decoder0~422'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { CS Decoder0~422 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.150 ns) 4.086 ns Decoder0 3 COMB LCCOMB_X24_Y9_N24 12 " "Info: 3: + IC(0.482 ns) + CELL(0.150 ns) = 4.086 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 12; COMB Node = 'Decoder0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { Decoder0~422 Decoder0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.378 ns) 4.899 ns WideOr1~34 4 COMB LCCOMB_X24_Y9_N26 4 " "Info: 4: + IC(0.435 ns) + CELL(0.378 ns) = 4.899 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 4; COMB Node = 'WideOr1~34'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Decoder0 WideOr1~34 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.275 ns) 5.627 ns WideOr0~33 5 COMB LCCOMB_X23_Y9_N30 2 " "Info: 5: + IC(0.453 ns) + CELL(0.275 ns) = 5.627 ns; Loc. = LCCOMB_X23_Y9_N30; Fanout = 2; COMB Node = 'WideOr0~33'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { WideOr1~34 WideOr0~33 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.419 ns) 6.303 ns WideOr3 6 COMB LCCOMB_X23_Y9_N0 1 " "Info: 6: + IC(0.257 ns) + CELL(0.419 ns) = 6.303 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 1; COMB Node = 'WideOr3'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { WideOr0~33 WideOr3 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.271 ns) 8.430 ns read1 7 REG LCCOMB_X30_Y22_N30 3 " "Info: 7: + IC(1.856 ns) + CELL(0.271 ns) = 8.430 ns; Loc. = LCCOMB_X30_Y22_N30; Fanout = 3; REG Node = 'read1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.127 ns" { WideOr3 read1 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.776 ns) + CELL(0.275 ns) 15.481 ns dataout\[2\]~1532 8 COMB LCCOMB_X30_Y22_N28 1 " "Info: 8: + IC(6.776 ns) + CELL(0.275 ns) = 15.481 ns; Loc. = LCCOMB_X30_Y22_N28; Fanout = 1; COMB Node = 'dataout\[2\]~1532'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.051 ns" { read1 dataout[2]~1532 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.245 ns) 17.872 ns Mux10~92 9 COMB LCCOMB_X30_Y22_N18 1 " "Info: 9: + IC(2.146 ns) + CELL(0.245 ns) = 17.872 ns; Loc. = LCCOMB_X30_Y22_N18; Fanout = 1; COMB Node = 'Mux10~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { dataout[2]~1532 Mux10~92 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 501 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.010 ns) + CELL(0.438 ns) 20.320 ns Mux10~93 10 COMB LCCOMB_X30_Y22_N12 1 " "Info: 10: + IC(2.010 ns) + CELL(0.438 ns) = 20.320 ns; Loc. = LCCOMB_X30_Y22_N12; Fanout = 1; COMB Node = 'Mux10~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { Mux10~92 Mux10~93 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 501 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.270 ns) + CELL(0.000 ns) 23.590 ns Mux10~93clkctrl 11 COMB CLKCTRL_G9 8 " "Info: 11: + IC(3.270 ns) + CELL(0.000 ns) = 23.590 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'Mux10~93clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { Mux10~93 Mux10~93clkctrl } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 501 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.150 ns) 25.094 ns dataout\[3\]\$latch 12 REG LCCOMB_X30_Y22_N8 1 " "Info: 12: + IC(1.354 ns) + CELL(0.150 ns) = 25.094 ns; Loc. = LCCOMB_X30_Y22_N8; Fanout = 1; REG Node = 'dataout\[3\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { Mux10~93clkctrl dataout[3]$latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.998 ns ( 15.93 % ) " "Info: Total cell delay = 3.998 ns ( 15.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "21.096 ns ( 84.07 % ) " "Info: Total interconnect delay = 21.096 ns ( 84.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.094 ns" { CS Decoder0~422 Decoder0 WideOr1~34 WideOr0~33 WideOr3 read1 dataout[2]~1532 Mux10~92 Mux10~93 Mux10~93clkctrl dataout[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "25.094 ns" { CS {} CS~combout {} Decoder0~422 {} Decoder0 {} WideOr1~34 {} WideOr0~33 {} WideOr3 {} read1 {} dataout[2]~1532 {} Mux10~92 {} Mux10~93 {} Mux10~93clkctrl {} dataout[3]$latch {} } { 0.000ns 0.000ns 2.057ns 0.482ns 0.435ns 0.453ns 0.257ns 1.856ns 6.776ns 2.146ns 2.010ns 3.270ns 1.354ns } { 0.000ns 0.999ns 0.398ns 0.150ns 0.378ns 0.275ns 0.419ns 0.271ns 0.275ns 0.245ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.558 ns + Longest register pin " "Info: + Longest register to pin delay is 5.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataout\[3\]\$latch 1 REG LCCOMB_X30_Y22_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y22_N8; Fanout = 1; REG Node = 'dataout\[3\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[3]$latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.758 ns) 5.558 ns dataout\[3\] 2 PIN PIN_Y12 0 " "Info: 2: + IC(2.800 ns) + CELL(2.758 ns) = 5.558 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'dataout\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.558 ns" { dataout[3]$latch dataout[3] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 49.62 % ) " "Info: Total cell delay = 2.758 ns ( 49.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 50.38 % ) " "Info: Total interconnect delay = 2.800 ns ( 50.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.558 ns" { dataout[3]$latch dataout[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.558 ns" { dataout[3]$latch {} dataout[3] {} } { 0.000ns 2.800ns } { 0.000ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.094 ns" { CS Decoder0~422 Decoder0 WideOr1~34 WideOr0~33 WideOr3 read1 dataout[2]~1532 Mux10~92 Mux10~93 Mux10~93clkctrl dataout[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "25.094 ns" { CS {} CS~combout {} Decoder0~422 {} Decoder0 {} WideOr1~34 {} WideOr0~33 {} WideOr3 {} read1 {} dataout[2]~1532 {} Mux10~92 {} Mux10~93 {} Mux10~93clkctrl {} dataout[3]$latch {} } { 0.000ns 0.000ns 2.057ns 0.482ns 0.435ns 0.453ns 0.257ns 1.856ns 6.776ns 2.146ns 2.010ns 3.270ns 1.354ns } { 0.000ns 0.999ns 0.398ns 0.150ns 0.378ns 0.275ns 0.419ns 0.271ns 0.275ns 0.245ns 0.438ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.558 ns" { dataout[3]$latch dataout[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.558 ns" { dataout[3]$latch {} dataout[3] {} } { 0.000ns 2.800ns } { 0.000ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CS cnt0\[12\] 14.556 ns Longest " "Info: Longest tpd from source pin \"CS\" to destination pin \"cnt0\[12\]\" is 14.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CS 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'CS'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.398 ns) 3.454 ns Decoder0~422 2 COMB LCCOMB_X24_Y9_N20 6 " "Info: 2: + IC(2.057 ns) + CELL(0.398 ns) = 3.454 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 6; COMB Node = 'Decoder0~422'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { CS Decoder0~422 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.150 ns) 4.086 ns Decoder0 3 COMB LCCOMB_X24_Y9_N24 12 " "Info: 3: + IC(0.482 ns) + CELL(0.150 ns) = 4.086 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 12; COMB Node = 'Decoder0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { Decoder0~422 Decoder0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.159 ns) 6.245 ns reg0~32 4 COMB LOOP LCCOMB_X30_Y28_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(2.159 ns) = 6.245 ns; Loc. = LCCOMB_X30_Y28_N24; Fanout = 2; COMB LOOP Node = 'reg0~32'" { { "Info" "ITDB_PART_OF_SCC" "reg0~32 LCCOMB_X30_Y28_N24 " "Info: Loc. = LCCOMB_X30_Y28_N24; Node \"reg0~32\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0~32 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg0~32 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { Decoder0 reg0~32 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.271 ns) 6.790 ns all_set0~277 5 COMB LCCOMB_X30_Y28_N26 1 " "Info: 5: + IC(0.274 ns) + CELL(0.271 ns) = 6.790 ns; Loc. = LCCOMB_X30_Y28_N26; Fanout = 1; COMB Node = 'all_set0~277'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { reg0~32 all_set0~277 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 7.458 ns all_set0~279 6 COMB LCCOMB_X30_Y28_N22 1 " "Info: 6: + IC(0.248 ns) + CELL(0.420 ns) = 7.458 ns; Loc. = LCCOMB_X30_Y28_N22; Fanout = 1; COMB Node = 'all_set0~279'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { all_set0~277 all_set0~279 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.149 ns) 7.848 ns all_set0~280 7 COMB LCCOMB_X30_Y28_N0 33 " "Info: 7: + IC(0.241 ns) + CELL(0.149 ns) = 7.848 ns; Loc. = LCCOMB_X30_Y28_N0; Fanout = 33; COMB Node = 'all_set0~280'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { all_set0~279 all_set0~280 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.419 ns) 9.065 ns cnt0\[12\]~reg0head_lut 8 COMB LCCOMB_X30_Y27_N28 8 " "Info: 8: + IC(0.798 ns) + CELL(0.419 ns) = 9.065 ns; Loc. = LCCOMB_X30_Y27_N28; Fanout = 8; COMB Node = 'cnt0\[12\]~reg0head_lut'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { all_set0~280 cnt0[12]~reg0head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.673 ns) + CELL(2.818 ns) 14.556 ns cnt0\[12\] 9 PIN PIN_J11 0 " "Info: 9: + IC(2.673 ns) + CELL(2.818 ns) = 14.556 ns; Loc. = PIN_J11; Fanout = 0; PIN Node = 'cnt0\[12\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.491 ns" { cnt0[12]~reg0head_lut cnt0[12] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.783 ns ( 53.47 % ) " "Info: Total cell delay = 7.783 ns ( 53.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.773 ns ( 46.53 % ) " "Info: Total interconnect delay = 6.773 ns ( 46.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.556 ns" { CS Decoder0~422 Decoder0 reg0~32 all_set0~277 all_set0~279 all_set0~280 cnt0[12]~reg0head_lut cnt0[12] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "14.556 ns" { CS {} CS~combout {} Decoder0~422 {} Decoder0 {} reg0~32 {} all_set0~277 {} all_set0~279 {} all_set0~280 {} cnt0[12]~reg0head_lut {} cnt0[12] {} } { 0.000ns 0.000ns 2.057ns 0.482ns 0.000ns 0.274ns 0.248ns 0.241ns 0.798ns 2.673ns } { 0.000ns 0.999ns 0.398ns 0.150ns 2.159ns 0.271ns 0.420ns 0.149ns 0.419ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "clk_out\[2\]\$latch reset CS 19.848 ns register " "Info: th for register \"clk_out\[2\]\$latch\" (data pin = \"reset\", clock pin = \"CS\") is 19.848 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 25.090 ns + Longest register " "Info: + Longest clock path from clock \"CS\" to destination register is 25.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CS 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'CS'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.398 ns) 3.454 ns Decoder0~422 2 COMB LCCOMB_X24_Y9_N20 6 " "Info: 2: + IC(2.057 ns) + CELL(0.398 ns) = 3.454 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 6; COMB Node = 'Decoder0~422'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { CS Decoder0~422 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.150 ns) 4.091 ns Decoder0~428 3 COMB LCCOMB_X24_Y9_N6 8 " "Info: 3: + IC(0.487 ns) + CELL(0.150 ns) = 4.091 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 8; COMB Node = 'Decoder0~428'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Decoder0~422 Decoder0~428 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.419 ns) 6.304 ns cmd\[3\] 4 REG LCCOMB_X29_Y28_N8 4 " "Info: 4: + IC(1.794 ns) + CELL(0.419 ns) = 6.304 ns; Loc. = LCCOMB_X29_Y28_N8; Fanout = 4; REG Node = 'cmd\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.213 ns" { Decoder0~428 cmd[3] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.275 ns) 8.119 ns WideOr7~307 5 COMB LCCOMB_X36_Y22_N14 4 " "Info: 5: + IC(1.540 ns) + CELL(0.275 ns) = 8.119 ns; Loc. = LCCOMB_X36_Y22_N14; Fanout = 4; COMB Node = 'WideOr7~307'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { cmd[3] WideOr7~307 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.275 ns) 8.685 ns cmd2\[1\]~0 6 COMB LCCOMB_X36_Y22_N2 5 " "Info: 6: + IC(0.291 ns) + CELL(0.275 ns) = 8.685 ns; Loc. = LCCOMB_X36_Y22_N2; Fanout = 5; COMB Node = 'cmd2\[1\]~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { WideOr7~307 cmd2[1]~0 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.150 ns) 9.581 ns cmd2\[2\] 7 REG LCCOMB_X36_Y21_N2 26 " "Info: 7: + IC(0.746 ns) + CELL(0.150 ns) = 9.581 ns; Loc. = LCCOMB_X36_Y21_N2; Fanout = 26; REG Node = 'cmd2\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { cmd2[1]~0 cmd2[2] } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.306 ns) + CELL(0.438 ns) 17.325 ns all_set2~296 8 COMB LCCOMB_X36_Y21_N30 1 " "Info: 8: + IC(7.306 ns) + CELL(0.438 ns) = 17.325 ns; Loc. = LCCOMB_X36_Y21_N30; Fanout = 1; COMB Node = 'all_set2~296'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.744 ns" { cmd2[2] all_set2~296 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.327 ns) + CELL(0.438 ns) 25.090 ns clk_out\[2\]\$latch 9 REG LCCOMB_X37_Y21_N24 1 " "Info: 9: + IC(7.327 ns) + CELL(0.438 ns) = 25.090 ns; Loc. = LCCOMB_X37_Y21_N24; Fanout = 1; REG Node = 'clk_out\[2\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.765 ns" { all_set2~296 clk_out[2]$latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 318 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.542 ns ( 14.12 % ) " "Info: Total cell delay = 3.542 ns ( 14.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "21.548 ns ( 85.88 % ) " "Info: Total interconnect delay = 21.548 ns ( 85.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.090 ns" { CS Decoder0~422 Decoder0~428 cmd[3] WideOr7~307 cmd2[1]~0 cmd2[2] all_set2~296 clk_out[2]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "25.090 ns" { CS {} CS~combout {} Decoder0~422 {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd2[1]~0 {} cmd2[2] {} all_set2~296 {} clk_out[2]$latch {} } { 0.000ns 0.000ns 2.057ns 0.487ns 1.794ns 1.540ns 0.291ns 0.746ns 7.306ns 7.327ns } { 0.000ns 0.999ns 0.398ns 0.150ns 0.419ns 0.275ns 0.275ns 0.150ns 0.438ns 0.438ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 318 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.242 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns reset 1 CLK PIN_P4 43 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 43; CLK Node = 'reset'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.040 ns) 3.882 ns cnt2\[0\]~head_lut 2 COMB LOOP LCCOMB_X37_Y21_N16 8 " "Info: 2: + IC(0.000 ns) + CELL(3.040 ns) = 3.882 ns; Loc. = LCCOMB_X37_Y21_N16; Fanout = 8; COMB LOOP Node = 'cnt2\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "Equal41~166 LCCOMB_X37_Y21_N22 " "Info: Loc. = LCCOMB_X37_Y21_N22; Node \"Equal41~166\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~165 LCCOMB_X36_Y19_N24 " "Info: Loc. = LCCOMB_X36_Y19_N24; Node \"Equal41~165\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[14\]~head_lut LCCOMB_X36_Y20_N18 " "Info: Loc. = LCCOMB_X36_Y20_N18; Node \"cnt2\[14\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[8\]~head_lut LCCOMB_X38_Y19_N30 " "Info: Loc. = LCCOMB_X38_Y19_N30; Node \"cnt2\[8\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~163 LCCOMB_X37_Y19_N30 " "Info: Loc. = LCCOMB_X37_Y19_N30; Node \"Equal41~163\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[13\]~head_lut LCCOMB_X36_Y20_N8 " "Info: Loc. = LCCOMB_X36_Y20_N8; Node \"cnt2\[13\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[11\]~head_lut LCCOMB_X36_Y21_N6 " "Info: Loc. = LCCOMB_X36_Y21_N6; Node \"cnt2\[11\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~164 LCCOMB_X38_Y20_N0 " "Info: Loc. = LCCOMB_X38_Y20_N0; Node \"Equal41~164\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[12\]~head_lut LCCOMB_X36_Y20_N28 " "Info: Loc. = LCCOMB_X36_Y20_N28; Node \"cnt2\[12\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[10\]~head_lut LCCOMB_X37_Y22_N12 " "Info: Loc. = LCCOMB_X37_Y22_N12; Node \"cnt2\[10\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[0\]~head_lut LCCOMB_X37_Y21_N16 " "Info: Loc. = LCCOMB_X37_Y21_N16; Node \"cnt2\[0\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "start2~51 LCCOMB_X36_Y21_N4 " "Info: Loc. = LCCOMB_X36_Y21_N4; Node \"start2~51\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~162 LCCOMB_X36_Y20_N20 " "Info: Loc. = LCCOMB_X36_Y20_N20; Node \"Equal41~162\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Equal41~167 LCCOMB_X37_Y21_N4 " "Info: Loc. = LCCOMB_X37_Y21_N4; Node \"Equal41~167\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[15\]~head_lut LCCOMB_X37_Y21_N8 " "Info: Loc. = LCCOMB_X37_Y21_N8; Node \"cnt2\[15\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[5\]~head_lut LCCOMB_X38_Y20_N10 " "Info: Loc. = LCCOMB_X38_Y20_N10; Node \"cnt2\[5\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[9\]~head_lut LCCOMB_X36_Y22_N10 " "Info: Loc. = LCCOMB_X36_Y22_N10; Node \"cnt2\[9\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[1\]~head_lut LCCOMB_X36_Y19_N8 " "Info: Loc. = LCCOMB_X36_Y19_N8; Node \"cnt2\[1\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[4\]~head_lut LCCOMB_X38_Y20_N16 " "Info: Loc. = LCCOMB_X38_Y20_N16; Node \"cnt2\[4\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~300 LCCOMB_X37_Y21_N0 " "Info: Loc. = LCCOMB_X37_Y21_N0; Node \"all_set2~300\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~299 LCCOMB_X36_Y21_N20 " "Info: Loc. = LCCOMB_X36_Y21_N20; Node \"all_set2~299\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[7\]~head_lut LCCOMB_X38_Y20_N24 " "Info: Loc. = LCCOMB_X38_Y20_N24; Node \"cnt2\[7\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[2\]~head_lut LCCOMB_X36_Y19_N10 " "Info: Loc. = LCCOMB_X36_Y19_N10; Node \"cnt2\[2\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "all_set2~297 LCCOMB_X37_Y21_N6 " "Info: Loc. = LCCOMB_X37_Y21_N6; Node \"all_set2~297\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[6\]~head_lut LCCOMB_X38_Y20_N26 " "Info: Loc. = LCCOMB_X38_Y20_N26; Node \"cnt2\[6\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "cnt2\[3\]~head_lut LCCOMB_X36_Y19_N4 " "Info: Loc. = LCCOMB_X36_Y19_N4; Node \"cnt2\[3\]~head_lut\"" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~166 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~165 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[14]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[8]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~163 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[13]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[11]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~164 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[12]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[10]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start2~51 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~162 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal41~167 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 322 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[15]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[9]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~300 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~299 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[7]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_set2~297 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[6]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[3]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.040 ns" { reset cnt2[0]~head_lut } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.271 ns) 4.448 ns Mux42~292 3 COMB LCCOMB_X37_Y21_N26 1 " "Info: 3: + IC(0.295 ns) + CELL(0.271 ns) = 4.448 ns; Loc. = LCCOMB_X37_Y21_N26; Fanout = 1; COMB Node = 'Mux42~292'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { cnt2[0]~head_lut Mux42~292 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 4.840 ns Mux42~294 4 COMB LCCOMB_X37_Y21_N12 1 " "Info: 4: + IC(0.243 ns) + CELL(0.149 ns) = 4.840 ns; Loc. = LCCOMB_X37_Y21_N12; Fanout = 1; COMB Node = 'Mux42~294'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Mux42~292 Mux42~294 } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 5.242 ns clk_out\[2\]\$latch 5 REG LCCOMB_X37_Y21_N24 1 " "Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 5.242 ns; Loc. = LCCOMB_X37_Y21_N24; Fanout = 1; REG Node = 'clk_out\[2\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Mux42~294 clk_out[2]$latch } "NODE_NAME" } } { "I8253f.v" "" { Text "D:/download/接口/8253_2/I8253f.v" 318 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.452 ns ( 84.93 % ) " "Info: Total cell delay = 4.452 ns ( 84.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.790 ns ( 15.07 % ) " "Info: Total interconnect delay = 0.790 ns ( 15.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { reset cnt2[0]~head_lut Mux42~292 Mux42~294 clk_out[2]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { reset {} reset~combout {} cnt2[0]~head_lut {} Mux42~292 {} Mux42~294 {} clk_out[2]$latch {} } { 0.000ns 0.000ns 0.000ns 0.295ns 0.243ns 0.252ns } { 0.000ns 0.842ns 3.040ns 0.271ns 0.149ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.090 ns" { CS Decoder0~422 Decoder0~428 cmd[3] WideOr7~307 cmd2[1]~0 cmd2[2] all_set2~296 clk_out[2]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "25.090 ns" { CS {} CS~combout {} Decoder0~422 {} Decoder0~428 {} cmd[3] {} WideOr7~307 {} cmd2[1]~0 {} cmd2[2] {} all_set2~296 {} clk_out[2]$latch {} } { 0.000ns 0.000ns 2.057ns 0.487ns 1.794ns 1.540ns 0.291ns 0.746ns 7.306ns 7.327ns } { 0.000ns 0.999ns 0.398ns 0.150ns 0.419ns 0.275ns 0.275ns 0.150ns 0.438ns 0.438ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { reset cnt2[0]~head_lut Mux42~292 Mux42~294 clk_out[2]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { reset {} reset~combout {} cnt2[0]~head_lut {} Mux42~292 {} Mux42~294 {} clk_out[2]$latch {} } { 0.000ns 0.000ns 0.000ns 0.295ns 0.243ns 0.252ns } { 0.000ns 0.842ns 3.040ns 0.271ns 0.149ns 0.150ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 237 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 237 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Allocated 150 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 22:42:21 2011 " "Info: Processing ended: Mon Apr 18 22:42:21 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 674 s " "Info: Quartus II Full Compilation was successful. 0 errors, 674 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
