// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "ar9344.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	beeper {
		compatible = "gpio-beeper";
		gpios = <&gpio 22 GPIO_ACTIVE_HIGH>;
	};

	gpio-export {
		compatible = "gpio-export";

		gpio_nand_power {
			gpio-export,name = "nand:power";
			gpio-export,output = <0>;
			gpios = <&gpio 14 GPIO_ACTIVE_LOW>;
		};
	};

	keys {
		compatible = "gpio-keys";

		reset {
			debounce-interval = <60>;
			gpios = <&gpio 15 GPIO_ACTIVE_LOW>;
			label = "reset";
			linux,code = <KEY_RESTART>;
		};
	};

};

&builtin_switch {
	/delete-property/ qca,phy4-mii-enable; /* need to delete this to make all 5 FE ports work */
};

&eth0 {
	#address-cells = <1>;
	#size-cells = <0>;
	phy-mode = "rgmii-rxid";
	pll-data = <0x6f000000 0x00000101 0x00001616>; /* default for ar934x, except for 1000M */
	status = "okay";

	fixed-link {
		speed = <1000>;
		full-duplex;
	};

	gmac-config {
		device = <&gmac>;
		rgmii-gmac0 = <1>;
		rxd-delay = <1>;
		rxdv-delay = <1>;
	};

	port@0 {
		compatible = "swconfig,port";
		reg = <0>;
		swconfig,segment = "lan";
		swconfig,portmap = <1 1>;
	};

	port@1 {
		compatible = "swconfig,port";
		reg = <1>;
		swconfig,segment = "lan";
		swconfig,portmap = <2 2>;
	};

	port@2 {
		compatible = "swconfig,port";
		reg = <2>;
		swconfig,segment = "lan";
		swconfig,portmap = <3 3>;
	};

	port@3 {
		compatible = "swconfig,port";
		reg = <3>;
		swconfig,segment = "lan";
		swconfig,portmap = <4 4>;
	};

	port@4 {
		compatible = "swconfig,port";
		reg = <4>;
		swconfig,segment = "lan";
		swconfig,portmap = <5 5>;
	};

	port@5 {
		compatible = "swconfig,port";
		reg = <5>;
		swconfig,segment = "lan";
		swconfig,portmap = <6 6>;
	};
};

&eth1 {
	status = "okay";

	gmac-config {
		device = <&gmac>;
		switch-phy-swap = <0>;
		switch-only-mode = <1>;
	};
};

&mdio0 {
	phy-mask = <0>;
	status = "okay";

	phy0: ethernet-phy@0 {
		reg = <0>;

		qca,ar8327-initvals = <
			0x04 0x07c00000 /* PORT0 PAD MODE CTRL: Mac0_rgmii_en | Mac0_rgmii_txclk_delay_en | Mac0_rgmii_rxclk_delay_en | Mac0_rgmii_txclk_delay_sel3 | Mac0_rgmii_rxclk_delay_sel0 */
			0x0c 0x00000080 /* PORT6 PAD MODE CTRL: Mac6_sgmii_en */
			0x10 0x81000000 /* PWS_REG: POWER_ON_STRAP | LED_OPEN_EN_CSR */
			0x50 0xc731c731 /* LED_CTRL0 */
			0x54 0x00000000 /* LED_CTRL1 */
			0x58 0x00008000 /* LED_CTRL2: 5A: disable LCD power */
			0x5c 0x0230c300 /* LED_CTRL3: 5C: enable SFP power */
			0x7c 0x0000007e /* PORT0_STATUS: DUPLEX_MODE_0 | RX_FLOW_EN_0 | TX_FLOW_EN_0 | RXMAC_EN_0 | TXMAC_EN_0 | SPEED_0 1000M */
			0x94 0x0000007e /* PORT6_STATUS: DUPLEX_MODE_0 | RX_FLOW_EN_0 | TX_FLOW_EN_0 | RXMAC_EN_0 | TXMAC_EN_0 | SPEED_0 1000M */
			0xe0 0xc701e7d0 /* SGMII_CTRL */
		>;
	};
};

&pinmux {
	pinctrl-0 = <&jtag_disable_pins>;
};

&spi {
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <40000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "RouterBoot";
				reg = <0x0 0x10000>;
				read-only;
				compatible = "mikrotik,routerboot-partitions";
				#address-cells = <1>;
				#size-cells = <1>;

				partition@0 {
					label = "bootloader1";
					reg = <0x0 0x0>;
					read-only;
				};

				hard_config: hard_config {
					read-only;
				};

				bios {
					size = <0x1000>;
					read-only;
				};

				soft_config {
				};
			};
		};
	};
};
