// Seed: 1066136847
module module_0 (
    output tri1 id_0,
    input  tri  id_1
);
  wire id_3;
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    inout uwire id_2,
    output wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wand id_6,
    input wand id_7,
    input tri0 id_8,
    output wor id_9,
    input wand id_10,
    input uwire id_11
);
  id_13 :
  assert property (@(posedge 1) id_11)
  else $display;
  wire id_14;
  always @(posedge id_14) begin : LABEL_0
    id_9 = 1;
    id_2 = id_4;
  end
  module_0 modCall_1 (
      id_3,
      id_10
  );
endmodule
