WEBVTT
Kind: captions
Language: en

00:00:00.180 --> 00:00:03.580
In this lesson we will be discussing
the basics of cache coherence.

00:00:03.580 --> 00:00:07.860
Coherence is needed to ensure that
when one core writes to its cache,

00:00:07.860 --> 00:00:11.630
other cores get see it when they
read it out of their own caches.

