
LVBMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006408  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ac  080065f0  080065f0  000075f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800699c  0800699c  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800699c  0800699c  0000799c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080069a4  080069a4  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069a4  080069a4  000079a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080069a8  080069a8  000079a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080069ac  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  200001d4  08006b80  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000047c  08006b80  0000847c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000db08  00000000  00000000  000081fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002322  00000000  00000000  00015d05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd0  00000000  00000000  00018028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009f0  00000000  00000000  00018cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000343f  00000000  00000000  000196e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010a2b  00000000  00000000  0001cb27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b714f  00000000  00000000  0002d552  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e46a1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004520  00000000  00000000  000e46e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000e8c04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001d4 	.word	0x200001d4
 8000204:	00000000 	.word	0x00000000
 8000208:	080065d8 	.word	0x080065d8

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001d8 	.word	0x200001d8
 8000224:	080065d8 	.word	0x080065d8

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_uldivmod>:
 8000b60:	b953      	cbnz	r3, 8000b78 <__aeabi_uldivmod+0x18>
 8000b62:	b94a      	cbnz	r2, 8000b78 <__aeabi_uldivmod+0x18>
 8000b64:	2900      	cmp	r1, #0
 8000b66:	bf08      	it	eq
 8000b68:	2800      	cmpeq	r0, #0
 8000b6a:	bf1c      	itt	ne
 8000b6c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b70:	f04f 30ff 	movne.w	r0, #4294967295
 8000b74:	f000 b98c 	b.w	8000e90 <__aeabi_idiv0>
 8000b78:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b7c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b80:	f000 f806 	bl	8000b90 <__udivmoddi4>
 8000b84:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b8c:	b004      	add	sp, #16
 8000b8e:	4770      	bx	lr

08000b90 <__udivmoddi4>:
 8000b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b94:	9d08      	ldr	r5, [sp, #32]
 8000b96:	468e      	mov	lr, r1
 8000b98:	4604      	mov	r4, r0
 8000b9a:	4688      	mov	r8, r1
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d14a      	bne.n	8000c36 <__udivmoddi4+0xa6>
 8000ba0:	428a      	cmp	r2, r1
 8000ba2:	4617      	mov	r7, r2
 8000ba4:	d962      	bls.n	8000c6c <__udivmoddi4+0xdc>
 8000ba6:	fab2 f682 	clz	r6, r2
 8000baa:	b14e      	cbz	r6, 8000bc0 <__udivmoddi4+0x30>
 8000bac:	f1c6 0320 	rsb	r3, r6, #32
 8000bb0:	fa01 f806 	lsl.w	r8, r1, r6
 8000bb4:	fa20 f303 	lsr.w	r3, r0, r3
 8000bb8:	40b7      	lsls	r7, r6
 8000bba:	ea43 0808 	orr.w	r8, r3, r8
 8000bbe:	40b4      	lsls	r4, r6
 8000bc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bc4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bc8:	fa1f fc87 	uxth.w	ip, r7
 8000bcc:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bd0:	fb01 f20c 	mul.w	r2, r1, ip
 8000bd4:	0c23      	lsrs	r3, r4, #16
 8000bd6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bda:	429a      	cmp	r2, r3
 8000bdc:	d909      	bls.n	8000bf2 <__udivmoddi4+0x62>
 8000bde:	18fb      	adds	r3, r7, r3
 8000be0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000be4:	f080 80eb 	bcs.w	8000dbe <__udivmoddi4+0x22e>
 8000be8:	429a      	cmp	r2, r3
 8000bea:	f240 80e8 	bls.w	8000dbe <__udivmoddi4+0x22e>
 8000bee:	3902      	subs	r1, #2
 8000bf0:	443b      	add	r3, r7
 8000bf2:	1a9a      	subs	r2, r3, r2
 8000bf4:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bf8:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bfc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c00:	b2a3      	uxth	r3, r4
 8000c02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c06:	459c      	cmp	ip, r3
 8000c08:	d909      	bls.n	8000c1e <__udivmoddi4+0x8e>
 8000c0a:	18fb      	adds	r3, r7, r3
 8000c0c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c10:	f080 80d7 	bcs.w	8000dc2 <__udivmoddi4+0x232>
 8000c14:	459c      	cmp	ip, r3
 8000c16:	f240 80d4 	bls.w	8000dc2 <__udivmoddi4+0x232>
 8000c1a:	443b      	add	r3, r7
 8000c1c:	3802      	subs	r0, #2
 8000c1e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c22:	2100      	movs	r1, #0
 8000c24:	eba3 030c 	sub.w	r3, r3, ip
 8000c28:	b11d      	cbz	r5, 8000c32 <__udivmoddi4+0xa2>
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	40f3      	lsrs	r3, r6
 8000c2e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c36:	428b      	cmp	r3, r1
 8000c38:	d905      	bls.n	8000c46 <__udivmoddi4+0xb6>
 8000c3a:	b10d      	cbz	r5, 8000c40 <__udivmoddi4+0xb0>
 8000c3c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c40:	2100      	movs	r1, #0
 8000c42:	4608      	mov	r0, r1
 8000c44:	e7f5      	b.n	8000c32 <__udivmoddi4+0xa2>
 8000c46:	fab3 f183 	clz	r1, r3
 8000c4a:	2900      	cmp	r1, #0
 8000c4c:	d146      	bne.n	8000cdc <__udivmoddi4+0x14c>
 8000c4e:	4573      	cmp	r3, lr
 8000c50:	d302      	bcc.n	8000c58 <__udivmoddi4+0xc8>
 8000c52:	4282      	cmp	r2, r0
 8000c54:	f200 8108 	bhi.w	8000e68 <__udivmoddi4+0x2d8>
 8000c58:	1a84      	subs	r4, r0, r2
 8000c5a:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c5e:	2001      	movs	r0, #1
 8000c60:	4690      	mov	r8, r2
 8000c62:	2d00      	cmp	r5, #0
 8000c64:	d0e5      	beq.n	8000c32 <__udivmoddi4+0xa2>
 8000c66:	e9c5 4800 	strd	r4, r8, [r5]
 8000c6a:	e7e2      	b.n	8000c32 <__udivmoddi4+0xa2>
 8000c6c:	2a00      	cmp	r2, #0
 8000c6e:	f000 8091 	beq.w	8000d94 <__udivmoddi4+0x204>
 8000c72:	fab2 f682 	clz	r6, r2
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	f040 80a5 	bne.w	8000dc6 <__udivmoddi4+0x236>
 8000c7c:	1a8a      	subs	r2, r1, r2
 8000c7e:	2101      	movs	r1, #1
 8000c80:	0c03      	lsrs	r3, r0, #16
 8000c82:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c86:	b280      	uxth	r0, r0
 8000c88:	b2bc      	uxth	r4, r7
 8000c8a:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c8e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c96:	fb04 f20c 	mul.w	r2, r4, ip
 8000c9a:	429a      	cmp	r2, r3
 8000c9c:	d907      	bls.n	8000cae <__udivmoddi4+0x11e>
 8000c9e:	18fb      	adds	r3, r7, r3
 8000ca0:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ca4:	d202      	bcs.n	8000cac <__udivmoddi4+0x11c>
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	f200 80e3 	bhi.w	8000e72 <__udivmoddi4+0x2e2>
 8000cac:	46c4      	mov	ip, r8
 8000cae:	1a9b      	subs	r3, r3, r2
 8000cb0:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cb4:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cb8:	fb02 f404 	mul.w	r4, r2, r4
 8000cbc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cc0:	429c      	cmp	r4, r3
 8000cc2:	d907      	bls.n	8000cd4 <__udivmoddi4+0x144>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cca:	d202      	bcs.n	8000cd2 <__udivmoddi4+0x142>
 8000ccc:	429c      	cmp	r4, r3
 8000cce:	f200 80cd 	bhi.w	8000e6c <__udivmoddi4+0x2dc>
 8000cd2:	4602      	mov	r2, r0
 8000cd4:	1b1b      	subs	r3, r3, r4
 8000cd6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cda:	e7a5      	b.n	8000c28 <__udivmoddi4+0x98>
 8000cdc:	f1c1 0620 	rsb	r6, r1, #32
 8000ce0:	408b      	lsls	r3, r1
 8000ce2:	fa22 f706 	lsr.w	r7, r2, r6
 8000ce6:	431f      	orrs	r7, r3
 8000ce8:	fa2e fa06 	lsr.w	sl, lr, r6
 8000cec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cf0:	fbba f8f9 	udiv	r8, sl, r9
 8000cf4:	fa0e fe01 	lsl.w	lr, lr, r1
 8000cf8:	fa20 f306 	lsr.w	r3, r0, r6
 8000cfc:	fb09 aa18 	mls	sl, r9, r8, sl
 8000d00:	fa1f fc87 	uxth.w	ip, r7
 8000d04:	ea43 030e 	orr.w	r3, r3, lr
 8000d08:	fa00 fe01 	lsl.w	lr, r0, r1
 8000d0c:	fb08 f00c 	mul.w	r0, r8, ip
 8000d10:	0c1c      	lsrs	r4, r3, #16
 8000d12:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000d16:	42a0      	cmp	r0, r4
 8000d18:	fa02 f201 	lsl.w	r2, r2, r1
 8000d1c:	d90a      	bls.n	8000d34 <__udivmoddi4+0x1a4>
 8000d1e:	193c      	adds	r4, r7, r4
 8000d20:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d24:	f080 809e 	bcs.w	8000e64 <__udivmoddi4+0x2d4>
 8000d28:	42a0      	cmp	r0, r4
 8000d2a:	f240 809b 	bls.w	8000e64 <__udivmoddi4+0x2d4>
 8000d2e:	f1a8 0802 	sub.w	r8, r8, #2
 8000d32:	443c      	add	r4, r7
 8000d34:	1a24      	subs	r4, r4, r0
 8000d36:	b298      	uxth	r0, r3
 8000d38:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d3c:	fb09 4413 	mls	r4, r9, r3, r4
 8000d40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d44:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000d48:	45a4      	cmp	ip, r4
 8000d4a:	d909      	bls.n	8000d60 <__udivmoddi4+0x1d0>
 8000d4c:	193c      	adds	r4, r7, r4
 8000d4e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d52:	f080 8085 	bcs.w	8000e60 <__udivmoddi4+0x2d0>
 8000d56:	45a4      	cmp	ip, r4
 8000d58:	f240 8082 	bls.w	8000e60 <__udivmoddi4+0x2d0>
 8000d5c:	3b02      	subs	r3, #2
 8000d5e:	443c      	add	r4, r7
 8000d60:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d64:	eba4 040c 	sub.w	r4, r4, ip
 8000d68:	fba0 8c02 	umull	r8, ip, r0, r2
 8000d6c:	4564      	cmp	r4, ip
 8000d6e:	4643      	mov	r3, r8
 8000d70:	46e1      	mov	r9, ip
 8000d72:	d364      	bcc.n	8000e3e <__udivmoddi4+0x2ae>
 8000d74:	d061      	beq.n	8000e3a <__udivmoddi4+0x2aa>
 8000d76:	b15d      	cbz	r5, 8000d90 <__udivmoddi4+0x200>
 8000d78:	ebbe 0203 	subs.w	r2, lr, r3
 8000d7c:	eb64 0409 	sbc.w	r4, r4, r9
 8000d80:	fa04 f606 	lsl.w	r6, r4, r6
 8000d84:	fa22 f301 	lsr.w	r3, r2, r1
 8000d88:	431e      	orrs	r6, r3
 8000d8a:	40cc      	lsrs	r4, r1
 8000d8c:	e9c5 6400 	strd	r6, r4, [r5]
 8000d90:	2100      	movs	r1, #0
 8000d92:	e74e      	b.n	8000c32 <__udivmoddi4+0xa2>
 8000d94:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d98:	0c01      	lsrs	r1, r0, #16
 8000d9a:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d9e:	b280      	uxth	r0, r0
 8000da0:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000da4:	463b      	mov	r3, r7
 8000da6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000daa:	4638      	mov	r0, r7
 8000dac:	463c      	mov	r4, r7
 8000dae:	46b8      	mov	r8, r7
 8000db0:	46be      	mov	lr, r7
 8000db2:	2620      	movs	r6, #32
 8000db4:	eba2 0208 	sub.w	r2, r2, r8
 8000db8:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dbc:	e765      	b.n	8000c8a <__udivmoddi4+0xfa>
 8000dbe:	4601      	mov	r1, r0
 8000dc0:	e717      	b.n	8000bf2 <__udivmoddi4+0x62>
 8000dc2:	4610      	mov	r0, r2
 8000dc4:	e72b      	b.n	8000c1e <__udivmoddi4+0x8e>
 8000dc6:	f1c6 0120 	rsb	r1, r6, #32
 8000dca:	fa2e fc01 	lsr.w	ip, lr, r1
 8000dce:	40b7      	lsls	r7, r6
 8000dd0:	fa0e fe06 	lsl.w	lr, lr, r6
 8000dd4:	fa20 f101 	lsr.w	r1, r0, r1
 8000dd8:	ea41 010e 	orr.w	r1, r1, lr
 8000ddc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000de0:	fbbc f8fe 	udiv	r8, ip, lr
 8000de4:	b2bc      	uxth	r4, r7
 8000de6:	fb0e cc18 	mls	ip, lr, r8, ip
 8000dea:	fb08 f904 	mul.w	r9, r8, r4
 8000dee:	0c0a      	lsrs	r2, r1, #16
 8000df0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000df4:	40b0      	lsls	r0, r6
 8000df6:	4591      	cmp	r9, r2
 8000df8:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000dfc:	b280      	uxth	r0, r0
 8000dfe:	d93e      	bls.n	8000e7e <__udivmoddi4+0x2ee>
 8000e00:	18ba      	adds	r2, r7, r2
 8000e02:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e06:	d201      	bcs.n	8000e0c <__udivmoddi4+0x27c>
 8000e08:	4591      	cmp	r9, r2
 8000e0a:	d81f      	bhi.n	8000e4c <__udivmoddi4+0x2bc>
 8000e0c:	eba2 0209 	sub.w	r2, r2, r9
 8000e10:	fbb2 f9fe 	udiv	r9, r2, lr
 8000e14:	fb09 f804 	mul.w	r8, r9, r4
 8000e18:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000e1c:	b28a      	uxth	r2, r1
 8000e1e:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000e22:	4542      	cmp	r2, r8
 8000e24:	d229      	bcs.n	8000e7a <__udivmoddi4+0x2ea>
 8000e26:	18ba      	adds	r2, r7, r2
 8000e28:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e2c:	d2c2      	bcs.n	8000db4 <__udivmoddi4+0x224>
 8000e2e:	4542      	cmp	r2, r8
 8000e30:	d2c0      	bcs.n	8000db4 <__udivmoddi4+0x224>
 8000e32:	f1a9 0102 	sub.w	r1, r9, #2
 8000e36:	443a      	add	r2, r7
 8000e38:	e7bc      	b.n	8000db4 <__udivmoddi4+0x224>
 8000e3a:	45c6      	cmp	lr, r8
 8000e3c:	d29b      	bcs.n	8000d76 <__udivmoddi4+0x1e6>
 8000e3e:	ebb8 0302 	subs.w	r3, r8, r2
 8000e42:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e46:	3801      	subs	r0, #1
 8000e48:	46e1      	mov	r9, ip
 8000e4a:	e794      	b.n	8000d76 <__udivmoddi4+0x1e6>
 8000e4c:	eba7 0909 	sub.w	r9, r7, r9
 8000e50:	444a      	add	r2, r9
 8000e52:	fbb2 f9fe 	udiv	r9, r2, lr
 8000e56:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e5a:	fb09 f804 	mul.w	r8, r9, r4
 8000e5e:	e7db      	b.n	8000e18 <__udivmoddi4+0x288>
 8000e60:	4603      	mov	r3, r0
 8000e62:	e77d      	b.n	8000d60 <__udivmoddi4+0x1d0>
 8000e64:	46d0      	mov	r8, sl
 8000e66:	e765      	b.n	8000d34 <__udivmoddi4+0x1a4>
 8000e68:	4608      	mov	r0, r1
 8000e6a:	e6fa      	b.n	8000c62 <__udivmoddi4+0xd2>
 8000e6c:	443b      	add	r3, r7
 8000e6e:	3a02      	subs	r2, #2
 8000e70:	e730      	b.n	8000cd4 <__udivmoddi4+0x144>
 8000e72:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e76:	443b      	add	r3, r7
 8000e78:	e719      	b.n	8000cae <__udivmoddi4+0x11e>
 8000e7a:	4649      	mov	r1, r9
 8000e7c:	e79a      	b.n	8000db4 <__udivmoddi4+0x224>
 8000e7e:	eba2 0209 	sub.w	r2, r2, r9
 8000e82:	fbb2 f9fe 	udiv	r9, r2, lr
 8000e86:	46c4      	mov	ip, r8
 8000e88:	fb09 f804 	mul.w	r8, r9, r4
 8000e8c:	e7c4      	b.n	8000e18 <__udivmoddi4+0x288>
 8000e8e:	bf00      	nop

08000e90 <__aeabi_idiv0>:
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop

08000e94 <can_send>:
#include "main.h"
#include "CAN.h"

void can_send(can_message *m){
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
	m->can_data[0] = 12;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	220c      	movs	r2, #12
 8000ea0:	761a      	strb	r2, [r3, #24]
	m->can_data[1] = 34;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2222      	movs	r2, #34	@ 0x22
 8000ea6:	765a      	strb	r2, [r3, #25]
	m->can_data[2] = 56;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2238      	movs	r2, #56	@ 0x38
 8000eac:	769a      	strb	r2, [r3, #26]
	m->can_data[3] = 78;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	224e      	movs	r2, #78	@ 0x4e
 8000eb2:	76da      	strb	r2, [r3, #27]

	HAL_CAN_AddTxMessage(&hcan1, &m->tx_header, &m->can_data[0], &m->tx_mailbox);
 8000eb4:	6879      	ldr	r1, [r7, #4]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	f103 0218 	add.w	r2, r3, #24
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	3320      	adds	r3, #32
 8000ec0:	4803      	ldr	r0, [pc, #12]	@ (8000ed0 <can_send+0x3c>)
 8000ec2:	f001 f86d 	bl	8001fa0 <HAL_CAN_AddTxMessage>
}
 8000ec6:	bf00      	nop
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	20000264 	.word	0x20000264

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b092      	sub	sp, #72	@ 0x48
 8000ed8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eda:	f000 fc8b 	bl	80017f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ede:	f000 f829 	bl	8000f34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee2:	f000 f97b 	bl	80011dc <MX_GPIO_Init>
  MX_DMA_Init();
 8000ee6:	f000 f95b 	bl	80011a0 <MX_DMA_Init>
  MX_ADC1_Init();
 8000eea:	f000 f88d 	bl	8001008 <MX_ADC1_Init>
  MX_CAN1_Init();
 8000eee:	f000 f8c9 	bl	8001084 <MX_CAN1_Init>
  MX_I2C1_Init();
 8000ef2:	f000 f8fd 	bl	80010f0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000ef6:	f000 f929 	bl	800114c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan1);
 8000efa:	480d      	ldr	r0, [pc, #52]	@ (8000f30 <main+0x5c>)
 8000efc:	f001 f80c 	bl	8001f18 <HAL_CAN_Start>
  can_message current_can_message = {
 8000f00:	f107 0320 	add.w	r3, r7, #32
 8000f04:	2224      	movs	r2, #36	@ 0x24
 8000f06:	2100      	movs	r1, #0
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f003 fc34 	bl	8004776 <memset>
 8000f0e:	2308      	movs	r3, #8
 8000f10:	633b      	str	r3, [r7, #48]	@ 0x30
  	.tx_header.DLC = 8
  };

  batt_info current_batt_info;

	HAL_StatusTypeDef status = HAL_OK;
 8000f12:	2300      	movs	r3, #0
 8000f14:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  can_send(&current_can_message);
 8000f18:	f107 0320 	add.w	r3, r7, #32
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f7ff ffb9 	bl	8000e94 <can_send>
	  HAL_Delay(1000);
 8000f22:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f26:	f000 fcc7 	bl	80018b8 <HAL_Delay>
	  can_send(&current_can_message);
 8000f2a:	bf00      	nop
 8000f2c:	e7f4      	b.n	8000f18 <main+0x44>
 8000f2e:	bf00      	nop
 8000f30:	20000264 	.word	0x20000264

08000f34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b09c      	sub	sp, #112	@ 0x70
 8000f38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f3a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f3e:	2238      	movs	r2, #56	@ 0x38
 8000f40:	2100      	movs	r1, #0
 8000f42:	4618      	mov	r0, r3
 8000f44:	f003 fc17 	bl	8004776 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
 8000f50:	605a      	str	r2, [r3, #4]
 8000f52:	609a      	str	r2, [r3, #8]
 8000f54:	60da      	str	r2, [r3, #12]
 8000f56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f58:	1d3b      	adds	r3, r7, #4
 8000f5a:	2220      	movs	r2, #32
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f003 fc09 	bl	8004776 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f64:	2301      	movs	r3, #1
 8000f66:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f68:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f6c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8000f6e:	2304      	movs	r3, #4
 8000f70:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f72:	2301      	movs	r3, #1
 8000f74:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 8000f76:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f80:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f84:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000f86:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000f8a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 8000f90:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000f94:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 8000f96:	2340      	movs	r3, #64	@ 0x40
 8000f98:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f9a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f001 ff6e 	bl	8002e80 <HAL_RCC_OscConfig>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000faa:	f000 f987 	bl	80012bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fae:	230f      	movs	r3, #15
 8000fb0:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fbe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fc8:	2102      	movs	r1, #2
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f002 fa6e 	bl	80034ac <HAL_RCC_ClockConfig>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000fd6:	f000 f971 	bl	80012bc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000fde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000fe2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fe4:	1d3b      	adds	r3, r7, #4
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f002 fc56 	bl	8003898 <HAL_RCCEx_PeriphCLKConfig>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000ff2:	f000 f963 	bl	80012bc <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8000ff6:	4b03      	ldr	r3, [pc, #12]	@ (8001004 <SystemClock_Config+0xd0>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	601a      	str	r2, [r3, #0]
}
 8000ffc:	bf00      	nop
 8000ffe:	3770      	adds	r7, #112	@ 0x70
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	42420070 	.word	0x42420070

08001008 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001018:	4b18      	ldr	r3, [pc, #96]	@ (800107c <MX_ADC1_Init+0x74>)
 800101a:	4a19      	ldr	r2, [pc, #100]	@ (8001080 <MX_ADC1_Init+0x78>)
 800101c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800101e:	4b17      	ldr	r3, [pc, #92]	@ (800107c <MX_ADC1_Init+0x74>)
 8001020:	2200      	movs	r2, #0
 8001022:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001024:	4b15      	ldr	r3, [pc, #84]	@ (800107c <MX_ADC1_Init+0x74>)
 8001026:	2200      	movs	r2, #0
 8001028:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800102a:	4b14      	ldr	r3, [pc, #80]	@ (800107c <MX_ADC1_Init+0x74>)
 800102c:	2200      	movs	r2, #0
 800102e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001030:	4b12      	ldr	r3, [pc, #72]	@ (800107c <MX_ADC1_Init+0x74>)
 8001032:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001036:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001038:	4b10      	ldr	r3, [pc, #64]	@ (800107c <MX_ADC1_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800103e:	4b0f      	ldr	r3, [pc, #60]	@ (800107c <MX_ADC1_Init+0x74>)
 8001040:	2201      	movs	r2, #1
 8001042:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001044:	480d      	ldr	r0, [pc, #52]	@ (800107c <MX_ADC1_Init+0x74>)
 8001046:	f000 fc5b 	bl	8001900 <HAL_ADC_Init>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001050:	f000 f934 	bl	80012bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001054:	2300      	movs	r3, #0
 8001056:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001058:	2301      	movs	r3, #1
 800105a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800105c:	2307      	movs	r3, #7
 800105e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001060:	1d3b      	adds	r3, r7, #4
 8001062:	4619      	mov	r1, r3
 8001064:	4805      	ldr	r0, [pc, #20]	@ (800107c <MX_ADC1_Init+0x74>)
 8001066:	f000 fd23 	bl	8001ab0 <HAL_ADC_ConfigChannel>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001070:	f000 f924 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001074:	bf00      	nop
 8001076:	3710      	adds	r7, #16
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	200001f0 	.word	0x200001f0
 8001080:	40012400 	.word	0x40012400

08001084 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001088:	4b17      	ldr	r3, [pc, #92]	@ (80010e8 <MX_CAN1_Init+0x64>)
 800108a:	4a18      	ldr	r2, [pc, #96]	@ (80010ec <MX_CAN1_Init+0x68>)
 800108c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 18;
 800108e:	4b16      	ldr	r3, [pc, #88]	@ (80010e8 <MX_CAN1_Init+0x64>)
 8001090:	2212      	movs	r2, #18
 8001092:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001094:	4b14      	ldr	r3, [pc, #80]	@ (80010e8 <MX_CAN1_Init+0x64>)
 8001096:	2200      	movs	r2, #0
 8001098:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800109a:	4b13      	ldr	r3, [pc, #76]	@ (80010e8 <MX_CAN1_Init+0x64>)
 800109c:	2200      	movs	r2, #0
 800109e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80010a0:	4b11      	ldr	r3, [pc, #68]	@ (80010e8 <MX_CAN1_Init+0x64>)
 80010a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80010a6:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80010a8:	4b0f      	ldr	r3, [pc, #60]	@ (80010e8 <MX_CAN1_Init+0x64>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80010ae:	4b0e      	ldr	r3, [pc, #56]	@ (80010e8 <MX_CAN1_Init+0x64>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80010b4:	4b0c      	ldr	r3, [pc, #48]	@ (80010e8 <MX_CAN1_Init+0x64>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80010ba:	4b0b      	ldr	r3, [pc, #44]	@ (80010e8 <MX_CAN1_Init+0x64>)
 80010bc:	2200      	movs	r2, #0
 80010be:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80010c0:	4b09      	ldr	r3, [pc, #36]	@ (80010e8 <MX_CAN1_Init+0x64>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80010c6:	4b08      	ldr	r3, [pc, #32]	@ (80010e8 <MX_CAN1_Init+0x64>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80010cc:	4b06      	ldr	r3, [pc, #24]	@ (80010e8 <MX_CAN1_Init+0x64>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80010d2:	4805      	ldr	r0, [pc, #20]	@ (80010e8 <MX_CAN1_Init+0x64>)
 80010d4:	f000 fe25 	bl	8001d22 <HAL_CAN_Init>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 80010de:	f000 f8ed 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	20000264 	.word	0x20000264
 80010ec:	40006400 	.word	0x40006400

080010f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010f4:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <MX_I2C1_Init+0x50>)
 80010f6:	4a13      	ldr	r2, [pc, #76]	@ (8001144 <MX_I2C1_Init+0x54>)
 80010f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010fa:	4b11      	ldr	r3, [pc, #68]	@ (8001140 <MX_I2C1_Init+0x50>)
 80010fc:	4a12      	ldr	r2, [pc, #72]	@ (8001148 <MX_I2C1_Init+0x58>)
 80010fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001100:	4b0f      	ldr	r3, [pc, #60]	@ (8001140 <MX_I2C1_Init+0x50>)
 8001102:	2200      	movs	r2, #0
 8001104:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001106:	4b0e      	ldr	r3, [pc, #56]	@ (8001140 <MX_I2C1_Init+0x50>)
 8001108:	2200      	movs	r2, #0
 800110a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800110c:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <MX_I2C1_Init+0x50>)
 800110e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001112:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001114:	4b0a      	ldr	r3, [pc, #40]	@ (8001140 <MX_I2C1_Init+0x50>)
 8001116:	2200      	movs	r2, #0
 8001118:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800111a:	4b09      	ldr	r3, [pc, #36]	@ (8001140 <MX_I2C1_Init+0x50>)
 800111c:	2200      	movs	r2, #0
 800111e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001120:	4b07      	ldr	r3, [pc, #28]	@ (8001140 <MX_I2C1_Init+0x50>)
 8001122:	2200      	movs	r2, #0
 8001124:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001126:	4b06      	ldr	r3, [pc, #24]	@ (8001140 <MX_I2C1_Init+0x50>)
 8001128:	2200      	movs	r2, #0
 800112a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800112c:	4804      	ldr	r0, [pc, #16]	@ (8001140 <MX_I2C1_Init+0x50>)
 800112e:	f001 fd63 	bl	8002bf8 <HAL_I2C_Init>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001138:	f000 f8c0 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800113c:	bf00      	nop
 800113e:	bd80      	pop	{r7, pc}
 8001140:	2000028c 	.word	0x2000028c
 8001144:	40005400 	.word	0x40005400
 8001148:	000186a0 	.word	0x000186a0

0800114c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001150:	4b11      	ldr	r3, [pc, #68]	@ (8001198 <MX_USART1_UART_Init+0x4c>)
 8001152:	4a12      	ldr	r2, [pc, #72]	@ (800119c <MX_USART1_UART_Init+0x50>)
 8001154:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001156:	4b10      	ldr	r3, [pc, #64]	@ (8001198 <MX_USART1_UART_Init+0x4c>)
 8001158:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800115c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800115e:	4b0e      	ldr	r3, [pc, #56]	@ (8001198 <MX_USART1_UART_Init+0x4c>)
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001164:	4b0c      	ldr	r3, [pc, #48]	@ (8001198 <MX_USART1_UART_Init+0x4c>)
 8001166:	2200      	movs	r2, #0
 8001168:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800116a:	4b0b      	ldr	r3, [pc, #44]	@ (8001198 <MX_USART1_UART_Init+0x4c>)
 800116c:	2200      	movs	r2, #0
 800116e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001170:	4b09      	ldr	r3, [pc, #36]	@ (8001198 <MX_USART1_UART_Init+0x4c>)
 8001172:	220c      	movs	r2, #12
 8001174:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001176:	4b08      	ldr	r3, [pc, #32]	@ (8001198 <MX_USART1_UART_Init+0x4c>)
 8001178:	2200      	movs	r2, #0
 800117a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800117c:	4b06      	ldr	r3, [pc, #24]	@ (8001198 <MX_USART1_UART_Init+0x4c>)
 800117e:	2200      	movs	r2, #0
 8001180:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001182:	4805      	ldr	r0, [pc, #20]	@ (8001198 <MX_USART1_UART_Init+0x4c>)
 8001184:	f002 fcba 	bl	8003afc <HAL_UART_Init>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800118e:	f000 f895 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	200002e0 	.word	0x200002e0
 800119c:	40013800 	.word	0x40013800

080011a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011a6:	4b0c      	ldr	r3, [pc, #48]	@ (80011d8 <MX_DMA_Init+0x38>)
 80011a8:	695b      	ldr	r3, [r3, #20]
 80011aa:	4a0b      	ldr	r2, [pc, #44]	@ (80011d8 <MX_DMA_Init+0x38>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	6153      	str	r3, [r2, #20]
 80011b2:	4b09      	ldr	r3, [pc, #36]	@ (80011d8 <MX_DMA_Init+0x38>)
 80011b4:	695b      	ldr	r3, [r3, #20]
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	607b      	str	r3, [r7, #4]
 80011bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80011be:	2200      	movs	r2, #0
 80011c0:	2100      	movs	r1, #0
 80011c2:	200b      	movs	r0, #11
 80011c4:	f001 f893 	bl	80022ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80011c8:	200b      	movs	r0, #11
 80011ca:	f001 f8ac 	bl	8002326 <HAL_NVIC_EnableIRQ>

}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	40021000 	.word	0x40021000

080011dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b088      	sub	sp, #32
 80011e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e2:	f107 0310 	add.w	r3, r7, #16
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	605a      	str	r2, [r3, #4]
 80011ec:	609a      	str	r2, [r3, #8]
 80011ee:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011f0:	4b2f      	ldr	r3, [pc, #188]	@ (80012b0 <MX_GPIO_Init+0xd4>)
 80011f2:	699b      	ldr	r3, [r3, #24]
 80011f4:	4a2e      	ldr	r2, [pc, #184]	@ (80012b0 <MX_GPIO_Init+0xd4>)
 80011f6:	f043 0320 	orr.w	r3, r3, #32
 80011fa:	6193      	str	r3, [r2, #24]
 80011fc:	4b2c      	ldr	r3, [pc, #176]	@ (80012b0 <MX_GPIO_Init+0xd4>)
 80011fe:	699b      	ldr	r3, [r3, #24]
 8001200:	f003 0320 	and.w	r3, r3, #32
 8001204:	60fb      	str	r3, [r7, #12]
 8001206:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001208:	4b29      	ldr	r3, [pc, #164]	@ (80012b0 <MX_GPIO_Init+0xd4>)
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	4a28      	ldr	r2, [pc, #160]	@ (80012b0 <MX_GPIO_Init+0xd4>)
 800120e:	f043 0310 	orr.w	r3, r3, #16
 8001212:	6193      	str	r3, [r2, #24]
 8001214:	4b26      	ldr	r3, [pc, #152]	@ (80012b0 <MX_GPIO_Init+0xd4>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	f003 0310 	and.w	r3, r3, #16
 800121c:	60bb      	str	r3, [r7, #8]
 800121e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001220:	4b23      	ldr	r3, [pc, #140]	@ (80012b0 <MX_GPIO_Init+0xd4>)
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	4a22      	ldr	r2, [pc, #136]	@ (80012b0 <MX_GPIO_Init+0xd4>)
 8001226:	f043 0304 	orr.w	r3, r3, #4
 800122a:	6193      	str	r3, [r2, #24]
 800122c:	4b20      	ldr	r3, [pc, #128]	@ (80012b0 <MX_GPIO_Init+0xd4>)
 800122e:	699b      	ldr	r3, [r3, #24]
 8001230:	f003 0304 	and.w	r3, r3, #4
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001238:	4b1d      	ldr	r3, [pc, #116]	@ (80012b0 <MX_GPIO_Init+0xd4>)
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	4a1c      	ldr	r2, [pc, #112]	@ (80012b0 <MX_GPIO_Init+0xd4>)
 800123e:	f043 0308 	orr.w	r3, r3, #8
 8001242:	6193      	str	r3, [r2, #24]
 8001244:	4b1a      	ldr	r3, [pc, #104]	@ (80012b0 <MX_GPIO_Init+0xd4>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	f003 0308 	and.w	r3, r3, #8
 800124c:	603b      	str	r3, [r7, #0]
 800124e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Batt_EEPROM_Pin_GPIO_Port, Batt_EEPROM_Pin_Pin, GPIO_PIN_RESET);
 8001250:	2200      	movs	r2, #0
 8001252:	2108      	movs	r1, #8
 8001254:	4817      	ldr	r0, [pc, #92]	@ (80012b4 <MX_GPIO_Init+0xd8>)
 8001256:	f001 fcb7 	bl	8002bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CHG_XRST_Pin CHG_XALERT_Pin */
  GPIO_InitStruct.Pin = CHG_XRST_Pin|CHG_XALERT_Pin;
 800125a:	2306      	movs	r3, #6
 800125c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800125e:	2300      	movs	r3, #0
 8001260:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	2300      	movs	r3, #0
 8001264:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001266:	f107 0310 	add.w	r3, r7, #16
 800126a:	4619      	mov	r1, r3
 800126c:	4811      	ldr	r0, [pc, #68]	@ (80012b4 <MX_GPIO_Init+0xd8>)
 800126e:	f001 fb27 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Batt_EEPROM_Pin_Pin */
  GPIO_InitStruct.Pin = Batt_EEPROM_Pin_Pin;
 8001272:	2308      	movs	r3, #8
 8001274:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001276:	2301      	movs	r3, #1
 8001278:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127a:	2300      	movs	r3, #0
 800127c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127e:	2302      	movs	r3, #2
 8001280:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Batt_EEPROM_Pin_GPIO_Port, &GPIO_InitStruct);
 8001282:	f107 0310 	add.w	r3, r7, #16
 8001286:	4619      	mov	r1, r3
 8001288:	480a      	ldr	r0, [pc, #40]	@ (80012b4 <MX_GPIO_Init+0xd8>)
 800128a:	f001 fb19 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CGH_INT_Pin CHG_STAT1_Pin CHG_STAT2_Pin */
  GPIO_InitStruct.Pin = CGH_INT_Pin|CHG_STAT1_Pin|CHG_STAT2_Pin;
 800128e:	231c      	movs	r3, #28
 8001290:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001292:	2300      	movs	r3, #0
 8001294:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800129a:	f107 0310 	add.w	r3, r7, #16
 800129e:	4619      	mov	r1, r3
 80012a0:	4805      	ldr	r0, [pc, #20]	@ (80012b8 <MX_GPIO_Init+0xdc>)
 80012a2:	f001 fb0d 	bl	80028c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012a6:	bf00      	nop
 80012a8:	3720      	adds	r7, #32
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40021000 	.word	0x40021000
 80012b4:	40011000 	.word	0x40011000
 80012b8:	40010800 	.word	0x40010800

080012bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012c0:	b672      	cpsid	i
}
 80012c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012c4:	bf00      	nop
 80012c6:	e7fd      	b.n	80012c4 <Error_Handler+0x8>

080012c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012ce:	4b15      	ldr	r3, [pc, #84]	@ (8001324 <HAL_MspInit+0x5c>)
 80012d0:	699b      	ldr	r3, [r3, #24]
 80012d2:	4a14      	ldr	r2, [pc, #80]	@ (8001324 <HAL_MspInit+0x5c>)
 80012d4:	f043 0301 	orr.w	r3, r3, #1
 80012d8:	6193      	str	r3, [r2, #24]
 80012da:	4b12      	ldr	r3, [pc, #72]	@ (8001324 <HAL_MspInit+0x5c>)
 80012dc:	699b      	ldr	r3, [r3, #24]
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	60bb      	str	r3, [r7, #8]
 80012e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001324 <HAL_MspInit+0x5c>)
 80012e8:	69db      	ldr	r3, [r3, #28]
 80012ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001324 <HAL_MspInit+0x5c>)
 80012ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012f0:	61d3      	str	r3, [r2, #28]
 80012f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001324 <HAL_MspInit+0x5c>)
 80012f4:	69db      	ldr	r3, [r3, #28]
 80012f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001328 <HAL_MspInit+0x60>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	4a04      	ldr	r2, [pc, #16]	@ (8001328 <HAL_MspInit+0x60>)
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800131a:	bf00      	nop
 800131c:	3714      	adds	r7, #20
 800131e:	46bd      	mov	sp, r7
 8001320:	bc80      	pop	{r7}
 8001322:	4770      	bx	lr
 8001324:	40021000 	.word	0x40021000
 8001328:	40010000 	.word	0x40010000

0800132c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b088      	sub	sp, #32
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001334:	f107 0310 	add.w	r3, r7, #16
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a29      	ldr	r2, [pc, #164]	@ (80013ec <HAL_ADC_MspInit+0xc0>)
 8001348:	4293      	cmp	r3, r2
 800134a:	d14a      	bne.n	80013e2 <HAL_ADC_MspInit+0xb6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800134c:	4b28      	ldr	r3, [pc, #160]	@ (80013f0 <HAL_ADC_MspInit+0xc4>)
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	4a27      	ldr	r2, [pc, #156]	@ (80013f0 <HAL_ADC_MspInit+0xc4>)
 8001352:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001356:	6193      	str	r3, [r2, #24]
 8001358:	4b25      	ldr	r3, [pc, #148]	@ (80013f0 <HAL_ADC_MspInit+0xc4>)
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001360:	60fb      	str	r3, [r7, #12]
 8001362:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001364:	4b22      	ldr	r3, [pc, #136]	@ (80013f0 <HAL_ADC_MspInit+0xc4>)
 8001366:	699b      	ldr	r3, [r3, #24]
 8001368:	4a21      	ldr	r2, [pc, #132]	@ (80013f0 <HAL_ADC_MspInit+0xc4>)
 800136a:	f043 0304 	orr.w	r3, r3, #4
 800136e:	6193      	str	r3, [r2, #24]
 8001370:	4b1f      	ldr	r3, [pc, #124]	@ (80013f0 <HAL_ADC_MspInit+0xc4>)
 8001372:	699b      	ldr	r3, [r3, #24]
 8001374:	f003 0304 	and.w	r3, r3, #4
 8001378:	60bb      	str	r3, [r7, #8]
 800137a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = Batt_Voltage_Pin|Batt_Current_Pin|Batt_Temp_Pin;
 800137c:	2343      	movs	r3, #67	@ 0x43
 800137e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001380:	2303      	movs	r3, #3
 8001382:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001384:	f107 0310 	add.w	r3, r7, #16
 8001388:	4619      	mov	r1, r3
 800138a:	481a      	ldr	r0, [pc, #104]	@ (80013f4 <HAL_ADC_MspInit+0xc8>)
 800138c:	f001 fa98 	bl	80028c0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001390:	4b19      	ldr	r3, [pc, #100]	@ (80013f8 <HAL_ADC_MspInit+0xcc>)
 8001392:	4a1a      	ldr	r2, [pc, #104]	@ (80013fc <HAL_ADC_MspInit+0xd0>)
 8001394:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001396:	4b18      	ldr	r3, [pc, #96]	@ (80013f8 <HAL_ADC_MspInit+0xcc>)
 8001398:	2200      	movs	r2, #0
 800139a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800139c:	4b16      	ldr	r3, [pc, #88]	@ (80013f8 <HAL_ADC_MspInit+0xcc>)
 800139e:	2200      	movs	r2, #0
 80013a0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80013a2:	4b15      	ldr	r3, [pc, #84]	@ (80013f8 <HAL_ADC_MspInit+0xcc>)
 80013a4:	2280      	movs	r2, #128	@ 0x80
 80013a6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013a8:	4b13      	ldr	r3, [pc, #76]	@ (80013f8 <HAL_ADC_MspInit+0xcc>)
 80013aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013ae:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80013b0:	4b11      	ldr	r3, [pc, #68]	@ (80013f8 <HAL_ADC_MspInit+0xcc>)
 80013b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013b6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80013b8:	4b0f      	ldr	r3, [pc, #60]	@ (80013f8 <HAL_ADC_MspInit+0xcc>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80013be:	4b0e      	ldr	r3, [pc, #56]	@ (80013f8 <HAL_ADC_MspInit+0xcc>)
 80013c0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013c4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80013c6:	480c      	ldr	r0, [pc, #48]	@ (80013f8 <HAL_ADC_MspInit+0xcc>)
 80013c8:	f000 ffc8 	bl	800235c <HAL_DMA_Init>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 80013d2:	f7ff ff73 	bl	80012bc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4a07      	ldr	r2, [pc, #28]	@ (80013f8 <HAL_ADC_MspInit+0xcc>)
 80013da:	621a      	str	r2, [r3, #32]
 80013dc:	4a06      	ldr	r2, [pc, #24]	@ (80013f8 <HAL_ADC_MspInit+0xcc>)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80013e2:	bf00      	nop
 80013e4:	3720      	adds	r7, #32
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40012400 	.word	0x40012400
 80013f0:	40021000 	.word	0x40021000
 80013f4:	40010800 	.word	0x40010800
 80013f8:	20000220 	.word	0x20000220
 80013fc:	40020008 	.word	0x40020008

08001400 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b088      	sub	sp, #32
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001408:	f107 0310 	add.w	r3, r7, #16
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a1c      	ldr	r2, [pc, #112]	@ (800148c <HAL_CAN_MspInit+0x8c>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d131      	bne.n	8001484 <HAL_CAN_MspInit+0x84>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001420:	4b1b      	ldr	r3, [pc, #108]	@ (8001490 <HAL_CAN_MspInit+0x90>)
 8001422:	69db      	ldr	r3, [r3, #28]
 8001424:	4a1a      	ldr	r2, [pc, #104]	@ (8001490 <HAL_CAN_MspInit+0x90>)
 8001426:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800142a:	61d3      	str	r3, [r2, #28]
 800142c:	4b18      	ldr	r3, [pc, #96]	@ (8001490 <HAL_CAN_MspInit+0x90>)
 800142e:	69db      	ldr	r3, [r3, #28]
 8001430:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001434:	60fb      	str	r3, [r7, #12]
 8001436:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001438:	4b15      	ldr	r3, [pc, #84]	@ (8001490 <HAL_CAN_MspInit+0x90>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	4a14      	ldr	r2, [pc, #80]	@ (8001490 <HAL_CAN_MspInit+0x90>)
 800143e:	f043 0304 	orr.w	r3, r3, #4
 8001442:	6193      	str	r3, [r2, #24]
 8001444:	4b12      	ldr	r3, [pc, #72]	@ (8001490 <HAL_CAN_MspInit+0x90>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	f003 0304 	and.w	r3, r3, #4
 800144c:	60bb      	str	r3, [r7, #8]
 800144e:	68bb      	ldr	r3, [r7, #8]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001450:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001454:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001456:	2300      	movs	r3, #0
 8001458:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145e:	f107 0310 	add.w	r3, r7, #16
 8001462:	4619      	mov	r1, r3
 8001464:	480b      	ldr	r0, [pc, #44]	@ (8001494 <HAL_CAN_MspInit+0x94>)
 8001466:	f001 fa2b 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800146a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800146e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001470:	2302      	movs	r3, #2
 8001472:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001474:	2303      	movs	r3, #3
 8001476:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001478:	f107 0310 	add.w	r3, r7, #16
 800147c:	4619      	mov	r1, r3
 800147e:	4805      	ldr	r0, [pc, #20]	@ (8001494 <HAL_CAN_MspInit+0x94>)
 8001480:	f001 fa1e 	bl	80028c0 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001484:	bf00      	nop
 8001486:	3720      	adds	r7, #32
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40006400 	.word	0x40006400
 8001490:	40021000 	.word	0x40021000
 8001494:	40010800 	.word	0x40010800

08001498 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b088      	sub	sp, #32
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a0:	f107 0310 	add.w	r3, r7, #16
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	605a      	str	r2, [r3, #4]
 80014aa:	609a      	str	r2, [r3, #8]
 80014ac:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a15      	ldr	r2, [pc, #84]	@ (8001508 <HAL_I2C_MspInit+0x70>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d123      	bne.n	8001500 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b8:	4b14      	ldr	r3, [pc, #80]	@ (800150c <HAL_I2C_MspInit+0x74>)
 80014ba:	699b      	ldr	r3, [r3, #24]
 80014bc:	4a13      	ldr	r2, [pc, #76]	@ (800150c <HAL_I2C_MspInit+0x74>)
 80014be:	f043 0308 	orr.w	r3, r3, #8
 80014c2:	6193      	str	r3, [r2, #24]
 80014c4:	4b11      	ldr	r3, [pc, #68]	@ (800150c <HAL_I2C_MspInit+0x74>)
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	f003 0308 	and.w	r3, r3, #8
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014d0:	23c0      	movs	r3, #192	@ 0xc0
 80014d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014d4:	2312      	movs	r3, #18
 80014d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014d8:	2303      	movs	r3, #3
 80014da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014dc:	f107 0310 	add.w	r3, r7, #16
 80014e0:	4619      	mov	r1, r3
 80014e2:	480b      	ldr	r0, [pc, #44]	@ (8001510 <HAL_I2C_MspInit+0x78>)
 80014e4:	f001 f9ec 	bl	80028c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014e8:	4b08      	ldr	r3, [pc, #32]	@ (800150c <HAL_I2C_MspInit+0x74>)
 80014ea:	69db      	ldr	r3, [r3, #28]
 80014ec:	4a07      	ldr	r2, [pc, #28]	@ (800150c <HAL_I2C_MspInit+0x74>)
 80014ee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014f2:	61d3      	str	r3, [r2, #28]
 80014f4:	4b05      	ldr	r3, [pc, #20]	@ (800150c <HAL_I2C_MspInit+0x74>)
 80014f6:	69db      	ldr	r3, [r3, #28]
 80014f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014fc:	60bb      	str	r3, [r7, #8]
 80014fe:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001500:	bf00      	nop
 8001502:	3720      	adds	r7, #32
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40005400 	.word	0x40005400
 800150c:	40021000 	.word	0x40021000
 8001510:	40010c00 	.word	0x40010c00

08001514 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b088      	sub	sp, #32
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151c:	f107 0310 	add.w	r3, r7, #16
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	605a      	str	r2, [r3, #4]
 8001526:	609a      	str	r2, [r3, #8]
 8001528:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a1c      	ldr	r2, [pc, #112]	@ (80015a0 <HAL_UART_MspInit+0x8c>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d131      	bne.n	8001598 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001534:	4b1b      	ldr	r3, [pc, #108]	@ (80015a4 <HAL_UART_MspInit+0x90>)
 8001536:	699b      	ldr	r3, [r3, #24]
 8001538:	4a1a      	ldr	r2, [pc, #104]	@ (80015a4 <HAL_UART_MspInit+0x90>)
 800153a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800153e:	6193      	str	r3, [r2, #24]
 8001540:	4b18      	ldr	r3, [pc, #96]	@ (80015a4 <HAL_UART_MspInit+0x90>)
 8001542:	699b      	ldr	r3, [r3, #24]
 8001544:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800154c:	4b15      	ldr	r3, [pc, #84]	@ (80015a4 <HAL_UART_MspInit+0x90>)
 800154e:	699b      	ldr	r3, [r3, #24]
 8001550:	4a14      	ldr	r2, [pc, #80]	@ (80015a4 <HAL_UART_MspInit+0x90>)
 8001552:	f043 0304 	orr.w	r3, r3, #4
 8001556:	6193      	str	r3, [r2, #24]
 8001558:	4b12      	ldr	r3, [pc, #72]	@ (80015a4 <HAL_UART_MspInit+0x90>)
 800155a:	699b      	ldr	r3, [r3, #24]
 800155c:	f003 0304 	and.w	r3, r3, #4
 8001560:	60bb      	str	r3, [r7, #8]
 8001562:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001564:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001568:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156a:	2302      	movs	r3, #2
 800156c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800156e:	2303      	movs	r3, #3
 8001570:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001572:	f107 0310 	add.w	r3, r7, #16
 8001576:	4619      	mov	r1, r3
 8001578:	480b      	ldr	r0, [pc, #44]	@ (80015a8 <HAL_UART_MspInit+0x94>)
 800157a:	f001 f9a1 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800157e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001582:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001584:	2300      	movs	r3, #0
 8001586:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158c:	f107 0310 	add.w	r3, r7, #16
 8001590:	4619      	mov	r1, r3
 8001592:	4805      	ldr	r0, [pc, #20]	@ (80015a8 <HAL_UART_MspInit+0x94>)
 8001594:	f001 f994 	bl	80028c0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001598:	bf00      	nop
 800159a:	3720      	adds	r7, #32
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40013800 	.word	0x40013800
 80015a4:	40021000 	.word	0x40021000
 80015a8:	40010800 	.word	0x40010800

080015ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015b0:	bf00      	nop
 80015b2:	e7fd      	b.n	80015b0 <NMI_Handler+0x4>

080015b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015b8:	bf00      	nop
 80015ba:	e7fd      	b.n	80015b8 <HardFault_Handler+0x4>

080015bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015c0:	bf00      	nop
 80015c2:	e7fd      	b.n	80015c0 <MemManage_Handler+0x4>

080015c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015c8:	bf00      	nop
 80015ca:	e7fd      	b.n	80015c8 <BusFault_Handler+0x4>

080015cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015d0:	bf00      	nop
 80015d2:	e7fd      	b.n	80015d0 <UsageFault_Handler+0x4>

080015d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015d8:	bf00      	nop
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr

080015e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015e4:	bf00      	nop
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bc80      	pop	{r7}
 80015ea:	4770      	bx	lr

080015ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015f0:	bf00      	nop
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr

080015f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015fc:	f000 f940 	bl	8001880 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001600:	bf00      	nop
 8001602:	bd80      	pop	{r7, pc}

08001604 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001608:	4802      	ldr	r0, [pc, #8]	@ (8001614 <DMA1_Channel1_IRQHandler+0x10>)
 800160a:	f000 ff1d 	bl	8002448 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000220 	.word	0x20000220

08001618 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  return 1;
 800161c:	2301      	movs	r3, #1
}
 800161e:	4618      	mov	r0, r3
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr

08001626 <_kill>:

int _kill(int pid, int sig)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b082      	sub	sp, #8
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
 800162e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001630:	f003 f8f4 	bl	800481c <__errno>
 8001634:	4603      	mov	r3, r0
 8001636:	2216      	movs	r2, #22
 8001638:	601a      	str	r2, [r3, #0]
  return -1;
 800163a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800163e:	4618      	mov	r0, r3
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}

08001646 <_exit>:

void _exit (int status)
{
 8001646:	b580      	push	{r7, lr}
 8001648:	b082      	sub	sp, #8
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800164e:	f04f 31ff 	mov.w	r1, #4294967295
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f7ff ffe7 	bl	8001626 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001658:	bf00      	nop
 800165a:	e7fd      	b.n	8001658 <_exit+0x12>

0800165c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b086      	sub	sp, #24
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]
 800166c:	e00a      	b.n	8001684 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800166e:	f3af 8000 	nop.w
 8001672:	4601      	mov	r1, r0
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	1c5a      	adds	r2, r3, #1
 8001678:	60ba      	str	r2, [r7, #8]
 800167a:	b2ca      	uxtb	r2, r1
 800167c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	3301      	adds	r3, #1
 8001682:	617b      	str	r3, [r7, #20]
 8001684:	697a      	ldr	r2, [r7, #20]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	429a      	cmp	r2, r3
 800168a:	dbf0      	blt.n	800166e <_read+0x12>
  }

  return len;
 800168c:	687b      	ldr	r3, [r7, #4]
}
 800168e:	4618      	mov	r0, r3
 8001690:	3718      	adds	r7, #24
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b086      	sub	sp, #24
 800169a:	af00      	add	r7, sp, #0
 800169c:	60f8      	str	r0, [r7, #12]
 800169e:	60b9      	str	r1, [r7, #8]
 80016a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a2:	2300      	movs	r3, #0
 80016a4:	617b      	str	r3, [r7, #20]
 80016a6:	e009      	b.n	80016bc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	1c5a      	adds	r2, r3, #1
 80016ac:	60ba      	str	r2, [r7, #8]
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	3301      	adds	r3, #1
 80016ba:	617b      	str	r3, [r7, #20]
 80016bc:	697a      	ldr	r2, [r7, #20]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	dbf1      	blt.n	80016a8 <_write+0x12>
  }
  return len;
 80016c4:	687b      	ldr	r3, [r7, #4]
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3718      	adds	r7, #24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <_close>:

int _close(int file)
{
 80016ce:	b480      	push	{r7}
 80016d0:	b083      	sub	sp, #12
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016da:	4618      	mov	r0, r3
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	bc80      	pop	{r7}
 80016e2:	4770      	bx	lr

080016e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016f4:	605a      	str	r2, [r3, #4]
  return 0;
 80016f6:	2300      	movs	r3, #0
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr

08001702 <_isatty>:

int _isatty(int file)
{
 8001702:	b480      	push	{r7}
 8001704:	b083      	sub	sp, #12
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800170a:	2301      	movs	r3, #1
}
 800170c:	4618      	mov	r0, r3
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	bc80      	pop	{r7}
 8001714:	4770      	bx	lr

08001716 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001716:	b480      	push	{r7}
 8001718:	b085      	sub	sp, #20
 800171a:	af00      	add	r7, sp, #0
 800171c:	60f8      	str	r0, [r7, #12]
 800171e:	60b9      	str	r1, [r7, #8]
 8001720:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001722:	2300      	movs	r3, #0
}
 8001724:	4618      	mov	r0, r3
 8001726:	3714      	adds	r7, #20
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr
	...

08001730 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001738:	4a14      	ldr	r2, [pc, #80]	@ (800178c <_sbrk+0x5c>)
 800173a:	4b15      	ldr	r3, [pc, #84]	@ (8001790 <_sbrk+0x60>)
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001744:	4b13      	ldr	r3, [pc, #76]	@ (8001794 <_sbrk+0x64>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d102      	bne.n	8001752 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800174c:	4b11      	ldr	r3, [pc, #68]	@ (8001794 <_sbrk+0x64>)
 800174e:	4a12      	ldr	r2, [pc, #72]	@ (8001798 <_sbrk+0x68>)
 8001750:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001752:	4b10      	ldr	r3, [pc, #64]	@ (8001794 <_sbrk+0x64>)
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4413      	add	r3, r2
 800175a:	693a      	ldr	r2, [r7, #16]
 800175c:	429a      	cmp	r2, r3
 800175e:	d207      	bcs.n	8001770 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001760:	f003 f85c 	bl	800481c <__errno>
 8001764:	4603      	mov	r3, r0
 8001766:	220c      	movs	r2, #12
 8001768:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800176a:	f04f 33ff 	mov.w	r3, #4294967295
 800176e:	e009      	b.n	8001784 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001770:	4b08      	ldr	r3, [pc, #32]	@ (8001794 <_sbrk+0x64>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001776:	4b07      	ldr	r3, [pc, #28]	@ (8001794 <_sbrk+0x64>)
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4413      	add	r3, r2
 800177e:	4a05      	ldr	r2, [pc, #20]	@ (8001794 <_sbrk+0x64>)
 8001780:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001782:	68fb      	ldr	r3, [r7, #12]
}
 8001784:	4618      	mov	r0, r3
 8001786:	3718      	adds	r7, #24
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	20010000 	.word	0x20010000
 8001790:	00000400 	.word	0x00000400
 8001794:	20000328 	.word	0x20000328
 8001798:	20000480 	.word	0x20000480

0800179c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017a0:	bf00      	nop
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr

080017a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017a8:	f7ff fff8 	bl	800179c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017ac:	480b      	ldr	r0, [pc, #44]	@ (80017dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80017ae:	490c      	ldr	r1, [pc, #48]	@ (80017e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80017b0:	4a0c      	ldr	r2, [pc, #48]	@ (80017e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80017b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017b4:	e002      	b.n	80017bc <LoopCopyDataInit>

080017b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ba:	3304      	adds	r3, #4

080017bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017c0:	d3f9      	bcc.n	80017b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017c2:	4a09      	ldr	r2, [pc, #36]	@ (80017e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80017c4:	4c09      	ldr	r4, [pc, #36]	@ (80017ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017c8:	e001      	b.n	80017ce <LoopFillZerobss>

080017ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017cc:	3204      	adds	r2, #4

080017ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017d0:	d3fb      	bcc.n	80017ca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80017d2:	f003 f829 	bl	8004828 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017d6:	f7ff fb7d 	bl	8000ed4 <main>
  bx lr
 80017da:	4770      	bx	lr
  ldr r0, =_sdata
 80017dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017e0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80017e4:	080069ac 	.word	0x080069ac
  ldr r2, =_sbss
 80017e8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80017ec:	2000047c 	.word	0x2000047c

080017f0 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017f0:	e7fe      	b.n	80017f0 <ADC1_2_IRQHandler>
	...

080017f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f8:	4b08      	ldr	r3, [pc, #32]	@ (800181c <HAL_Init+0x28>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a07      	ldr	r2, [pc, #28]	@ (800181c <HAL_Init+0x28>)
 80017fe:	f043 0310 	orr.w	r3, r3, #16
 8001802:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001804:	2003      	movs	r0, #3
 8001806:	f000 fd67 	bl	80022d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800180a:	200f      	movs	r0, #15
 800180c:	f000 f808 	bl	8001820 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001810:	f7ff fd5a 	bl	80012c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001814:	2300      	movs	r3, #0
}
 8001816:	4618      	mov	r0, r3
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	40022000 	.word	0x40022000

08001820 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001828:	4b12      	ldr	r3, [pc, #72]	@ (8001874 <HAL_InitTick+0x54>)
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	4b12      	ldr	r3, [pc, #72]	@ (8001878 <HAL_InitTick+0x58>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	4619      	mov	r1, r3
 8001832:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001836:	fbb3 f3f1 	udiv	r3, r3, r1
 800183a:	fbb2 f3f3 	udiv	r3, r2, r3
 800183e:	4618      	mov	r0, r3
 8001840:	f000 fd7f 	bl	8002342 <HAL_SYSTICK_Config>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e00e      	b.n	800186c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2b0f      	cmp	r3, #15
 8001852:	d80a      	bhi.n	800186a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001854:	2200      	movs	r2, #0
 8001856:	6879      	ldr	r1, [r7, #4]
 8001858:	f04f 30ff 	mov.w	r0, #4294967295
 800185c:	f000 fd47 	bl	80022ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001860:	4a06      	ldr	r2, [pc, #24]	@ (800187c <HAL_InitTick+0x5c>)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001866:	2300      	movs	r3, #0
 8001868:	e000      	b.n	800186c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
}
 800186c:	4618      	mov	r0, r3
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	20000000 	.word	0x20000000
 8001878:	20000008 	.word	0x20000008
 800187c:	20000004 	.word	0x20000004

08001880 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001884:	4b05      	ldr	r3, [pc, #20]	@ (800189c <HAL_IncTick+0x1c>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	461a      	mov	r2, r3
 800188a:	4b05      	ldr	r3, [pc, #20]	@ (80018a0 <HAL_IncTick+0x20>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4413      	add	r3, r2
 8001890:	4a03      	ldr	r2, [pc, #12]	@ (80018a0 <HAL_IncTick+0x20>)
 8001892:	6013      	str	r3, [r2, #0]
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	bc80      	pop	{r7}
 800189a:	4770      	bx	lr
 800189c:	20000008 	.word	0x20000008
 80018a0:	2000032c 	.word	0x2000032c

080018a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  return uwTick;
 80018a8:	4b02      	ldr	r3, [pc, #8]	@ (80018b4 <HAL_GetTick+0x10>)
 80018aa:	681b      	ldr	r3, [r3, #0]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bc80      	pop	{r7}
 80018b2:	4770      	bx	lr
 80018b4:	2000032c 	.word	0x2000032c

080018b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018c0:	f7ff fff0 	bl	80018a4 <HAL_GetTick>
 80018c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018d0:	d005      	beq.n	80018de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018d2:	4b0a      	ldr	r3, [pc, #40]	@ (80018fc <HAL_Delay+0x44>)
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	461a      	mov	r2, r3
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	4413      	add	r3, r2
 80018dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018de:	bf00      	nop
 80018e0:	f7ff ffe0 	bl	80018a4 <HAL_GetTick>
 80018e4:	4602      	mov	r2, r0
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	68fa      	ldr	r2, [r7, #12]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d8f7      	bhi.n	80018e0 <HAL_Delay+0x28>
  {
  }
}
 80018f0:	bf00      	nop
 80018f2:	bf00      	nop
 80018f4:	3710      	adds	r7, #16
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000008 	.word	0x20000008

08001900 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001908:	2300      	movs	r3, #0
 800190a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800190c:	2300      	movs	r3, #0
 800190e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001910:	2300      	movs	r3, #0
 8001912:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001914:	2300      	movs	r3, #0
 8001916:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d101      	bne.n	8001922 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e0be      	b.n	8001aa0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800192c:	2b00      	cmp	r3, #0
 800192e:	d109      	bne.n	8001944 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2200      	movs	r2, #0
 8001934:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2200      	movs	r2, #0
 800193a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff fcf4 	bl	800132c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f000 f9ab 	bl	8001ca0 <ADC_ConversionStop_Disable>
 800194a:	4603      	mov	r3, r0
 800194c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001952:	f003 0310 	and.w	r3, r3, #16
 8001956:	2b00      	cmp	r3, #0
 8001958:	f040 8099 	bne.w	8001a8e <HAL_ADC_Init+0x18e>
 800195c:	7dfb      	ldrb	r3, [r7, #23]
 800195e:	2b00      	cmp	r3, #0
 8001960:	f040 8095 	bne.w	8001a8e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001968:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800196c:	f023 0302 	bic.w	r3, r3, #2
 8001970:	f043 0202 	orr.w	r2, r3, #2
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001980:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	7b1b      	ldrb	r3, [r3, #12]
 8001986:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001988:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800198a:	68ba      	ldr	r2, [r7, #8]
 800198c:	4313      	orrs	r3, r2
 800198e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001998:	d003      	beq.n	80019a2 <HAL_ADC_Init+0xa2>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d102      	bne.n	80019a8 <HAL_ADC_Init+0xa8>
 80019a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019a6:	e000      	b.n	80019aa <HAL_ADC_Init+0xaa>
 80019a8:	2300      	movs	r3, #0
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	7d1b      	ldrb	r3, [r3, #20]
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d119      	bne.n	80019ec <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	7b1b      	ldrb	r3, [r3, #12]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d109      	bne.n	80019d4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	3b01      	subs	r3, #1
 80019c6:	035a      	lsls	r2, r3, #13
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80019d0:	613b      	str	r3, [r7, #16]
 80019d2:	e00b      	b.n	80019ec <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d8:	f043 0220 	orr.w	r2, r3, #32
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019e4:	f043 0201 	orr.w	r2, r3, #1
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	430a      	orrs	r2, r1
 80019fe:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	689a      	ldr	r2, [r3, #8]
 8001a06:	4b28      	ldr	r3, [pc, #160]	@ (8001aa8 <HAL_ADC_Init+0x1a8>)
 8001a08:	4013      	ands	r3, r2
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	6812      	ldr	r2, [r2, #0]
 8001a0e:	68b9      	ldr	r1, [r7, #8]
 8001a10:	430b      	orrs	r3, r1
 8001a12:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a1c:	d003      	beq.n	8001a26 <HAL_ADC_Init+0x126>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d104      	bne.n	8001a30 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	691b      	ldr	r3, [r3, #16]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	051b      	lsls	r3, r3, #20
 8001a2e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a36:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	68fa      	ldr	r2, [r7, #12]
 8001a40:	430a      	orrs	r2, r1
 8001a42:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	689a      	ldr	r2, [r3, #8]
 8001a4a:	4b18      	ldr	r3, [pc, #96]	@ (8001aac <HAL_ADC_Init+0x1ac>)
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	68ba      	ldr	r2, [r7, #8]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d10b      	bne.n	8001a6c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a5e:	f023 0303 	bic.w	r3, r3, #3
 8001a62:	f043 0201 	orr.w	r2, r3, #1
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a6a:	e018      	b.n	8001a9e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a70:	f023 0312 	bic.w	r3, r3, #18
 8001a74:	f043 0210 	orr.w	r2, r3, #16
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a80:	f043 0201 	orr.w	r2, r3, #1
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a8c:	e007      	b.n	8001a9e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a92:	f043 0210 	orr.w	r2, r3, #16
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3718      	adds	r7, #24
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	ffe1f7fd 	.word	0xffe1f7fd
 8001aac:	ff1f0efe 	.word	0xff1f0efe

08001ab0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aba:	2300      	movs	r3, #0
 8001abc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d101      	bne.n	8001ad0 <HAL_ADC_ConfigChannel+0x20>
 8001acc:	2302      	movs	r3, #2
 8001ace:	e0dc      	b.n	8001c8a <HAL_ADC_ConfigChannel+0x1da>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	2b06      	cmp	r3, #6
 8001ade:	d81c      	bhi.n	8001b1a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685a      	ldr	r2, [r3, #4]
 8001aea:	4613      	mov	r3, r2
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	4413      	add	r3, r2
 8001af0:	3b05      	subs	r3, #5
 8001af2:	221f      	movs	r2, #31
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	43db      	mvns	r3, r3
 8001afa:	4019      	ands	r1, r3
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	6818      	ldr	r0, [r3, #0]
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685a      	ldr	r2, [r3, #4]
 8001b04:	4613      	mov	r3, r2
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	4413      	add	r3, r2
 8001b0a:	3b05      	subs	r3, #5
 8001b0c:	fa00 f203 	lsl.w	r2, r0, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	430a      	orrs	r2, r1
 8001b16:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b18:	e03c      	b.n	8001b94 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	2b0c      	cmp	r3, #12
 8001b20:	d81c      	bhi.n	8001b5c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	685a      	ldr	r2, [r3, #4]
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	4413      	add	r3, r2
 8001b32:	3b23      	subs	r3, #35	@ 0x23
 8001b34:	221f      	movs	r2, #31
 8001b36:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3a:	43db      	mvns	r3, r3
 8001b3c:	4019      	ands	r1, r3
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	6818      	ldr	r0, [r3, #0]
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	685a      	ldr	r2, [r3, #4]
 8001b46:	4613      	mov	r3, r2
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	4413      	add	r3, r2
 8001b4c:	3b23      	subs	r3, #35	@ 0x23
 8001b4e:	fa00 f203 	lsl.w	r2, r0, r3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	430a      	orrs	r2, r1
 8001b58:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b5a:	e01b      	b.n	8001b94 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	4613      	mov	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	4413      	add	r3, r2
 8001b6c:	3b41      	subs	r3, #65	@ 0x41
 8001b6e:	221f      	movs	r2, #31
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	43db      	mvns	r3, r3
 8001b76:	4019      	ands	r1, r3
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	6818      	ldr	r0, [r3, #0]
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685a      	ldr	r2, [r3, #4]
 8001b80:	4613      	mov	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	3b41      	subs	r3, #65	@ 0x41
 8001b88:	fa00 f203 	lsl.w	r2, r0, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	430a      	orrs	r2, r1
 8001b92:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2b09      	cmp	r3, #9
 8001b9a:	d91c      	bls.n	8001bd6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	68d9      	ldr	r1, [r3, #12]
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	005b      	lsls	r3, r3, #1
 8001baa:	4413      	add	r3, r2
 8001bac:	3b1e      	subs	r3, #30
 8001bae:	2207      	movs	r2, #7
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	43db      	mvns	r3, r3
 8001bb6:	4019      	ands	r1, r3
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	6898      	ldr	r0, [r3, #8]
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	4413      	add	r3, r2
 8001bc6:	3b1e      	subs	r3, #30
 8001bc8:	fa00 f203 	lsl.w	r2, r0, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	60da      	str	r2, [r3, #12]
 8001bd4:	e019      	b.n	8001c0a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	6919      	ldr	r1, [r3, #16]
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	4613      	mov	r3, r2
 8001be2:	005b      	lsls	r3, r3, #1
 8001be4:	4413      	add	r3, r2
 8001be6:	2207      	movs	r2, #7
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	43db      	mvns	r3, r3
 8001bee:	4019      	ands	r1, r3
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	6898      	ldr	r0, [r3, #8]
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	005b      	lsls	r3, r3, #1
 8001bfc:	4413      	add	r3, r2
 8001bfe:	fa00 f203 	lsl.w	r2, r0, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	430a      	orrs	r2, r1
 8001c08:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2b10      	cmp	r3, #16
 8001c10:	d003      	beq.n	8001c1a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c16:	2b11      	cmp	r3, #17
 8001c18:	d132      	bne.n	8001c80 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a1d      	ldr	r2, [pc, #116]	@ (8001c94 <HAL_ADC_ConfigChannel+0x1e4>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d125      	bne.n	8001c70 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d126      	bne.n	8001c80 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	689a      	ldr	r2, [r3, #8]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001c40:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2b10      	cmp	r3, #16
 8001c48:	d11a      	bne.n	8001c80 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c4a:	4b13      	ldr	r3, [pc, #76]	@ (8001c98 <HAL_ADC_ConfigChannel+0x1e8>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a13      	ldr	r2, [pc, #76]	@ (8001c9c <HAL_ADC_ConfigChannel+0x1ec>)
 8001c50:	fba2 2303 	umull	r2, r3, r2, r3
 8001c54:	0c9a      	lsrs	r2, r3, #18
 8001c56:	4613      	mov	r3, r2
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	4413      	add	r3, r2
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c60:	e002      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	3b01      	subs	r3, #1
 8001c66:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d1f9      	bne.n	8001c62 <HAL_ADC_ConfigChannel+0x1b2>
 8001c6e:	e007      	b.n	8001c80 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c74:	f043 0220 	orr.w	r2, r3, #32
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3714      	adds	r7, #20
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr
 8001c94:	40012400 	.word	0x40012400
 8001c98:	20000000 	.word	0x20000000
 8001c9c:	431bde83 	.word	0x431bde83

08001ca0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d12e      	bne.n	8001d18 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	689a      	ldr	r2, [r3, #8]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f022 0201 	bic.w	r2, r2, #1
 8001cc8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001cca:	f7ff fdeb 	bl	80018a4 <HAL_GetTick>
 8001cce:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001cd0:	e01b      	b.n	8001d0a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001cd2:	f7ff fde7 	bl	80018a4 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d914      	bls.n	8001d0a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d10d      	bne.n	8001d0a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cf2:	f043 0210 	orr.w	r2, r3, #16
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cfe:	f043 0201 	orr.w	r2, r3, #1
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e007      	b.n	8001d1a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f003 0301 	and.w	r3, r3, #1
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d0dc      	beq.n	8001cd2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3710      	adds	r7, #16
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b084      	sub	sp, #16
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d101      	bne.n	8001d34 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e0ed      	b.n	8001f10 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d102      	bne.n	8001d46 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f7ff fb5d 	bl	8001400 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f042 0201 	orr.w	r2, r2, #1
 8001d54:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d56:	f7ff fda5 	bl	80018a4 <HAL_GetTick>
 8001d5a:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d5c:	e012      	b.n	8001d84 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d5e:	f7ff fda1 	bl	80018a4 <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	2b0a      	cmp	r3, #10
 8001d6a:	d90b      	bls.n	8001d84 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d70:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2205      	movs	r2, #5
 8001d7c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e0c5      	b.n	8001f10 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d0e5      	beq.n	8001d5e <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f022 0202 	bic.w	r2, r2, #2
 8001da0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001da2:	f7ff fd7f 	bl	80018a4 <HAL_GetTick>
 8001da6:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001da8:	e012      	b.n	8001dd0 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001daa:	f7ff fd7b 	bl	80018a4 <HAL_GetTick>
 8001dae:	4602      	mov	r2, r0
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	2b0a      	cmp	r3, #10
 8001db6:	d90b      	bls.n	8001dd0 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dbc:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2205      	movs	r2, #5
 8001dc8:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e09f      	b.n	8001f10 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f003 0302 	and.w	r3, r3, #2
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d1e5      	bne.n	8001daa <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	7e1b      	ldrb	r3, [r3, #24]
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d108      	bne.n	8001df8 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	e007      	b.n	8001e08 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e06:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	7e5b      	ldrb	r3, [r3, #25]
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d108      	bne.n	8001e22 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	e007      	b.n	8001e32 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e30:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	7e9b      	ldrb	r3, [r3, #26]
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d108      	bne.n	8001e4c <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f042 0220 	orr.w	r2, r2, #32
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	e007      	b.n	8001e5c <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f022 0220 	bic.w	r2, r2, #32
 8001e5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	7edb      	ldrb	r3, [r3, #27]
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d108      	bne.n	8001e76 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f022 0210 	bic.w	r2, r2, #16
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	e007      	b.n	8001e86 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f042 0210 	orr.w	r2, r2, #16
 8001e84:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	7f1b      	ldrb	r3, [r3, #28]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d108      	bne.n	8001ea0 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f042 0208 	orr.w	r2, r2, #8
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	e007      	b.n	8001eb0 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f022 0208 	bic.w	r2, r2, #8
 8001eae:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	7f5b      	ldrb	r3, [r3, #29]
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d108      	bne.n	8001eca <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f042 0204 	orr.w	r2, r2, #4
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	e007      	b.n	8001eda <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f022 0204 	bic.w	r2, r2, #4
 8001ed8:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	689a      	ldr	r2, [r3, #8]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	68db      	ldr	r3, [r3, #12]
 8001ee2:	431a      	orrs	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	691b      	ldr	r3, [r3, #16]
 8001ee8:	431a      	orrs	r2, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	695b      	ldr	r3, [r3, #20]
 8001eee:	ea42 0103 	orr.w	r1, r2, r3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	1e5a      	subs	r2, r3, #1
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	430a      	orrs	r2, r1
 8001efe:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2200      	movs	r2, #0
 8001f04:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001f0e:	2300      	movs	r3, #0
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3710      	adds	r7, #16
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d12e      	bne.n	8001f8a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2202      	movs	r2, #2
 8001f30:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f022 0201 	bic.w	r2, r2, #1
 8001f42:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001f44:	f7ff fcae 	bl	80018a4 <HAL_GetTick>
 8001f48:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001f4a:	e012      	b.n	8001f72 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f4c:	f7ff fcaa 	bl	80018a4 <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	2b0a      	cmp	r3, #10
 8001f58:	d90b      	bls.n	8001f72 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f5e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2205      	movs	r2, #5
 8001f6a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e012      	b.n	8001f98 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d1e5      	bne.n	8001f4c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2200      	movs	r2, #0
 8001f84:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001f86:	2300      	movs	r3, #0
 8001f88:	e006      	b.n	8001f98 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f8e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
  }
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3710      	adds	r7, #16
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b089      	sub	sp, #36	@ 0x24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
 8001fac:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fb4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001fbe:	7ffb      	ldrb	r3, [r7, #31]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d003      	beq.n	8001fcc <HAL_CAN_AddTxMessage+0x2c>
 8001fc4:	7ffb      	ldrb	r3, [r7, #31]
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	f040 80ad 	bne.w	8002126 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d10a      	bne.n	8001fec <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d105      	bne.n	8001fec <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f000 8095 	beq.w	8002116 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	0e1b      	lsrs	r3, r3, #24
 8001ff0:	f003 0303 	and.w	r3, r3, #3
 8001ff4:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	409a      	lsls	r2, r3
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d10d      	bne.n	8002024 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002012:	68f9      	ldr	r1, [r7, #12]
 8002014:	6809      	ldr	r1, [r1, #0]
 8002016:	431a      	orrs	r2, r3
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	3318      	adds	r3, #24
 800201c:	011b      	lsls	r3, r3, #4
 800201e:	440b      	add	r3, r1
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	e00f      	b.n	8002044 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800202e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002034:	68f9      	ldr	r1, [r7, #12]
 8002036:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002038:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	3318      	adds	r3, #24
 800203e:	011b      	lsls	r3, r3, #4
 8002040:	440b      	add	r3, r1
 8002042:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	6819      	ldr	r1, [r3, #0]
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	691a      	ldr	r2, [r3, #16]
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	3318      	adds	r3, #24
 8002050:	011b      	lsls	r3, r3, #4
 8002052:	440b      	add	r3, r1
 8002054:	3304      	adds	r3, #4
 8002056:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	7d1b      	ldrb	r3, [r3, #20]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d111      	bne.n	8002084 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	3318      	adds	r3, #24
 8002068:	011b      	lsls	r3, r3, #4
 800206a:	4413      	add	r3, r2
 800206c:	3304      	adds	r3, #4
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	68fa      	ldr	r2, [r7, #12]
 8002072:	6811      	ldr	r1, [r2, #0]
 8002074:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	3318      	adds	r3, #24
 800207c:	011b      	lsls	r3, r3, #4
 800207e:	440b      	add	r3, r1
 8002080:	3304      	adds	r3, #4
 8002082:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3307      	adds	r3, #7
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	061a      	lsls	r2, r3, #24
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3306      	adds	r3, #6
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	041b      	lsls	r3, r3, #16
 8002094:	431a      	orrs	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	3305      	adds	r3, #5
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	021b      	lsls	r3, r3, #8
 800209e:	4313      	orrs	r3, r2
 80020a0:	687a      	ldr	r2, [r7, #4]
 80020a2:	3204      	adds	r2, #4
 80020a4:	7812      	ldrb	r2, [r2, #0]
 80020a6:	4610      	mov	r0, r2
 80020a8:	68fa      	ldr	r2, [r7, #12]
 80020aa:	6811      	ldr	r1, [r2, #0]
 80020ac:	ea43 0200 	orr.w	r2, r3, r0
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	011b      	lsls	r3, r3, #4
 80020b4:	440b      	add	r3, r1
 80020b6:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80020ba:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	3303      	adds	r3, #3
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	061a      	lsls	r2, r3, #24
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	3302      	adds	r3, #2
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	041b      	lsls	r3, r3, #16
 80020cc:	431a      	orrs	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	3301      	adds	r3, #1
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	021b      	lsls	r3, r3, #8
 80020d6:	4313      	orrs	r3, r2
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	7812      	ldrb	r2, [r2, #0]
 80020dc:	4610      	mov	r0, r2
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	6811      	ldr	r1, [r2, #0]
 80020e2:	ea43 0200 	orr.w	r2, r3, r0
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	011b      	lsls	r3, r3, #4
 80020ea:	440b      	add	r3, r1
 80020ec:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80020f0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	3318      	adds	r3, #24
 80020fa:	011b      	lsls	r3, r3, #4
 80020fc:	4413      	add	r3, r2
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	6811      	ldr	r1, [r2, #0]
 8002104:	f043 0201 	orr.w	r2, r3, #1
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	3318      	adds	r3, #24
 800210c:	011b      	lsls	r3, r3, #4
 800210e:	440b      	add	r3, r1
 8002110:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002112:	2300      	movs	r3, #0
 8002114:	e00e      	b.n	8002134 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800211a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e006      	b.n	8002134 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800212a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
  }
}
 8002134:	4618      	mov	r0, r3
 8002136:	3724      	adds	r7, #36	@ 0x24
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr
	...

08002140 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002140:	b480      	push	{r7}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f003 0307 	and.w	r3, r3, #7
 800214e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002150:	4b0c      	ldr	r3, [pc, #48]	@ (8002184 <__NVIC_SetPriorityGrouping+0x44>)
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002156:	68ba      	ldr	r2, [r7, #8]
 8002158:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800215c:	4013      	ands	r3, r2
 800215e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002168:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800216c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002170:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002172:	4a04      	ldr	r2, [pc, #16]	@ (8002184 <__NVIC_SetPriorityGrouping+0x44>)
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	60d3      	str	r3, [r2, #12]
}
 8002178:	bf00      	nop
 800217a:	3714      	adds	r7, #20
 800217c:	46bd      	mov	sp, r7
 800217e:	bc80      	pop	{r7}
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	e000ed00 	.word	0xe000ed00

08002188 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800218c:	4b04      	ldr	r3, [pc, #16]	@ (80021a0 <__NVIC_GetPriorityGrouping+0x18>)
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	0a1b      	lsrs	r3, r3, #8
 8002192:	f003 0307 	and.w	r3, r3, #7
}
 8002196:	4618      	mov	r0, r3
 8002198:	46bd      	mov	sp, r7
 800219a:	bc80      	pop	{r7}
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	e000ed00 	.word	0xe000ed00

080021a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	db0b      	blt.n	80021ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021b6:	79fb      	ldrb	r3, [r7, #7]
 80021b8:	f003 021f 	and.w	r2, r3, #31
 80021bc:	4906      	ldr	r1, [pc, #24]	@ (80021d8 <__NVIC_EnableIRQ+0x34>)
 80021be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c2:	095b      	lsrs	r3, r3, #5
 80021c4:	2001      	movs	r0, #1
 80021c6:	fa00 f202 	lsl.w	r2, r0, r2
 80021ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021ce:	bf00      	nop
 80021d0:	370c      	adds	r7, #12
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bc80      	pop	{r7}
 80021d6:	4770      	bx	lr
 80021d8:	e000e100 	.word	0xe000e100

080021dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	4603      	mov	r3, r0
 80021e4:	6039      	str	r1, [r7, #0]
 80021e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	db0a      	blt.n	8002206 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	b2da      	uxtb	r2, r3
 80021f4:	490c      	ldr	r1, [pc, #48]	@ (8002228 <__NVIC_SetPriority+0x4c>)
 80021f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fa:	0112      	lsls	r2, r2, #4
 80021fc:	b2d2      	uxtb	r2, r2
 80021fe:	440b      	add	r3, r1
 8002200:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002204:	e00a      	b.n	800221c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	b2da      	uxtb	r2, r3
 800220a:	4908      	ldr	r1, [pc, #32]	@ (800222c <__NVIC_SetPriority+0x50>)
 800220c:	79fb      	ldrb	r3, [r7, #7]
 800220e:	f003 030f 	and.w	r3, r3, #15
 8002212:	3b04      	subs	r3, #4
 8002214:	0112      	lsls	r2, r2, #4
 8002216:	b2d2      	uxtb	r2, r2
 8002218:	440b      	add	r3, r1
 800221a:	761a      	strb	r2, [r3, #24]
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	bc80      	pop	{r7}
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	e000e100 	.word	0xe000e100
 800222c:	e000ed00 	.word	0xe000ed00

08002230 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002230:	b480      	push	{r7}
 8002232:	b089      	sub	sp, #36	@ 0x24
 8002234:	af00      	add	r7, sp, #0
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	60b9      	str	r1, [r7, #8]
 800223a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f003 0307 	and.w	r3, r3, #7
 8002242:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	f1c3 0307 	rsb	r3, r3, #7
 800224a:	2b04      	cmp	r3, #4
 800224c:	bf28      	it	cs
 800224e:	2304      	movcs	r3, #4
 8002250:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	3304      	adds	r3, #4
 8002256:	2b06      	cmp	r3, #6
 8002258:	d902      	bls.n	8002260 <NVIC_EncodePriority+0x30>
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	3b03      	subs	r3, #3
 800225e:	e000      	b.n	8002262 <NVIC_EncodePriority+0x32>
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002264:	f04f 32ff 	mov.w	r2, #4294967295
 8002268:	69bb      	ldr	r3, [r7, #24]
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	43da      	mvns	r2, r3
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	401a      	ands	r2, r3
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002278:	f04f 31ff 	mov.w	r1, #4294967295
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	fa01 f303 	lsl.w	r3, r1, r3
 8002282:	43d9      	mvns	r1, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002288:	4313      	orrs	r3, r2
         );
}
 800228a:	4618      	mov	r0, r3
 800228c:	3724      	adds	r7, #36	@ 0x24
 800228e:	46bd      	mov	sp, r7
 8002290:	bc80      	pop	{r7}
 8002292:	4770      	bx	lr

08002294 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	3b01      	subs	r3, #1
 80022a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022a4:	d301      	bcc.n	80022aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022a6:	2301      	movs	r3, #1
 80022a8:	e00f      	b.n	80022ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022aa:	4a0a      	ldr	r2, [pc, #40]	@ (80022d4 <SysTick_Config+0x40>)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	3b01      	subs	r3, #1
 80022b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022b2:	210f      	movs	r1, #15
 80022b4:	f04f 30ff 	mov.w	r0, #4294967295
 80022b8:	f7ff ff90 	bl	80021dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022bc:	4b05      	ldr	r3, [pc, #20]	@ (80022d4 <SysTick_Config+0x40>)
 80022be:	2200      	movs	r2, #0
 80022c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022c2:	4b04      	ldr	r3, [pc, #16]	@ (80022d4 <SysTick_Config+0x40>)
 80022c4:	2207      	movs	r2, #7
 80022c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	e000e010 	.word	0xe000e010

080022d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f7ff ff2d 	bl	8002140 <__NVIC_SetPriorityGrouping>
}
 80022e6:	bf00      	nop
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b086      	sub	sp, #24
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	4603      	mov	r3, r0
 80022f6:	60b9      	str	r1, [r7, #8]
 80022f8:	607a      	str	r2, [r7, #4]
 80022fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022fc:	2300      	movs	r3, #0
 80022fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002300:	f7ff ff42 	bl	8002188 <__NVIC_GetPriorityGrouping>
 8002304:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	68b9      	ldr	r1, [r7, #8]
 800230a:	6978      	ldr	r0, [r7, #20]
 800230c:	f7ff ff90 	bl	8002230 <NVIC_EncodePriority>
 8002310:	4602      	mov	r2, r0
 8002312:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002316:	4611      	mov	r1, r2
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff ff5f 	bl	80021dc <__NVIC_SetPriority>
}
 800231e:	bf00      	nop
 8002320:	3718      	adds	r7, #24
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b082      	sub	sp, #8
 800232a:	af00      	add	r7, sp, #0
 800232c:	4603      	mov	r3, r0
 800232e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002334:	4618      	mov	r0, r3
 8002336:	f7ff ff35 	bl	80021a4 <__NVIC_EnableIRQ>
}
 800233a:	bf00      	nop
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002342:	b580      	push	{r7, lr}
 8002344:	b082      	sub	sp, #8
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f7ff ffa2 	bl	8002294 <SysTick_Config>
 8002350:	4603      	mov	r3, r0
}
 8002352:	4618      	mov	r0, r3
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
	...

0800235c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002364:	2300      	movs	r3, #0
 8002366:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d101      	bne.n	8002372 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e059      	b.n	8002426 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	461a      	mov	r2, r3
 8002378:	4b2d      	ldr	r3, [pc, #180]	@ (8002430 <HAL_DMA_Init+0xd4>)
 800237a:	429a      	cmp	r2, r3
 800237c:	d80f      	bhi.n	800239e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	461a      	mov	r2, r3
 8002384:	4b2b      	ldr	r3, [pc, #172]	@ (8002434 <HAL_DMA_Init+0xd8>)
 8002386:	4413      	add	r3, r2
 8002388:	4a2b      	ldr	r2, [pc, #172]	@ (8002438 <HAL_DMA_Init+0xdc>)
 800238a:	fba2 2303 	umull	r2, r3, r2, r3
 800238e:	091b      	lsrs	r3, r3, #4
 8002390:	009a      	lsls	r2, r3, #2
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a28      	ldr	r2, [pc, #160]	@ (800243c <HAL_DMA_Init+0xe0>)
 800239a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800239c:	e00e      	b.n	80023bc <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	461a      	mov	r2, r3
 80023a4:	4b26      	ldr	r3, [pc, #152]	@ (8002440 <HAL_DMA_Init+0xe4>)
 80023a6:	4413      	add	r3, r2
 80023a8:	4a23      	ldr	r2, [pc, #140]	@ (8002438 <HAL_DMA_Init+0xdc>)
 80023aa:	fba2 2303 	umull	r2, r3, r2, r3
 80023ae:	091b      	lsrs	r3, r3, #4
 80023b0:	009a      	lsls	r2, r3, #2
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a22      	ldr	r2, [pc, #136]	@ (8002444 <HAL_DMA_Init+0xe8>)
 80023ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2202      	movs	r2, #2
 80023c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80023d2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80023d6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80023e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	695b      	ldr	r3, [r3, #20]
 80023f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	69db      	ldr	r3, [r3, #28]
 80023fe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002400:	68fa      	ldr	r2, [r7, #12]
 8002402:	4313      	orrs	r3, r2
 8002404:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	68fa      	ldr	r2, [r7, #12]
 800240c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2201      	movs	r2, #1
 8002418:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3714      	adds	r7, #20
 800242a:	46bd      	mov	sp, r7
 800242c:	bc80      	pop	{r7}
 800242e:	4770      	bx	lr
 8002430:	40020407 	.word	0x40020407
 8002434:	bffdfff8 	.word	0xbffdfff8
 8002438:	cccccccd 	.word	0xcccccccd
 800243c:	40020000 	.word	0x40020000
 8002440:	bffdfbf8 	.word	0xbffdfbf8
 8002444:	40020400 	.word	0x40020400

08002448 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002464:	2204      	movs	r2, #4
 8002466:	409a      	lsls	r2, r3
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	4013      	ands	r3, r2
 800246c:	2b00      	cmp	r3, #0
 800246e:	f000 80f1 	beq.w	8002654 <HAL_DMA_IRQHandler+0x20c>
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	f003 0304 	and.w	r3, r3, #4
 8002478:	2b00      	cmp	r3, #0
 800247a:	f000 80eb 	beq.w	8002654 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0320 	and.w	r3, r3, #32
 8002488:	2b00      	cmp	r3, #0
 800248a:	d107      	bne.n	800249c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f022 0204 	bic.w	r2, r2, #4
 800249a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	461a      	mov	r2, r3
 80024a2:	4b5f      	ldr	r3, [pc, #380]	@ (8002620 <HAL_DMA_IRQHandler+0x1d8>)
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d958      	bls.n	800255a <HAL_DMA_IRQHandler+0x112>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a5d      	ldr	r2, [pc, #372]	@ (8002624 <HAL_DMA_IRQHandler+0x1dc>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d04f      	beq.n	8002552 <HAL_DMA_IRQHandler+0x10a>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a5c      	ldr	r2, [pc, #368]	@ (8002628 <HAL_DMA_IRQHandler+0x1e0>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d048      	beq.n	800254e <HAL_DMA_IRQHandler+0x106>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a5a      	ldr	r2, [pc, #360]	@ (800262c <HAL_DMA_IRQHandler+0x1e4>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d040      	beq.n	8002548 <HAL_DMA_IRQHandler+0x100>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a59      	ldr	r2, [pc, #356]	@ (8002630 <HAL_DMA_IRQHandler+0x1e8>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d038      	beq.n	8002542 <HAL_DMA_IRQHandler+0xfa>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a57      	ldr	r2, [pc, #348]	@ (8002634 <HAL_DMA_IRQHandler+0x1ec>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d030      	beq.n	800253c <HAL_DMA_IRQHandler+0xf4>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a56      	ldr	r2, [pc, #344]	@ (8002638 <HAL_DMA_IRQHandler+0x1f0>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d028      	beq.n	8002536 <HAL_DMA_IRQHandler+0xee>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a4d      	ldr	r2, [pc, #308]	@ (8002620 <HAL_DMA_IRQHandler+0x1d8>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d020      	beq.n	8002530 <HAL_DMA_IRQHandler+0xe8>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a52      	ldr	r2, [pc, #328]	@ (800263c <HAL_DMA_IRQHandler+0x1f4>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d019      	beq.n	800252c <HAL_DMA_IRQHandler+0xe4>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a50      	ldr	r2, [pc, #320]	@ (8002640 <HAL_DMA_IRQHandler+0x1f8>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d012      	beq.n	8002528 <HAL_DMA_IRQHandler+0xe0>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a4f      	ldr	r2, [pc, #316]	@ (8002644 <HAL_DMA_IRQHandler+0x1fc>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d00a      	beq.n	8002522 <HAL_DMA_IRQHandler+0xda>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a4d      	ldr	r2, [pc, #308]	@ (8002648 <HAL_DMA_IRQHandler+0x200>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d102      	bne.n	800251c <HAL_DMA_IRQHandler+0xd4>
 8002516:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800251a:	e01b      	b.n	8002554 <HAL_DMA_IRQHandler+0x10c>
 800251c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002520:	e018      	b.n	8002554 <HAL_DMA_IRQHandler+0x10c>
 8002522:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002526:	e015      	b.n	8002554 <HAL_DMA_IRQHandler+0x10c>
 8002528:	2340      	movs	r3, #64	@ 0x40
 800252a:	e013      	b.n	8002554 <HAL_DMA_IRQHandler+0x10c>
 800252c:	2304      	movs	r3, #4
 800252e:	e011      	b.n	8002554 <HAL_DMA_IRQHandler+0x10c>
 8002530:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002534:	e00e      	b.n	8002554 <HAL_DMA_IRQHandler+0x10c>
 8002536:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800253a:	e00b      	b.n	8002554 <HAL_DMA_IRQHandler+0x10c>
 800253c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002540:	e008      	b.n	8002554 <HAL_DMA_IRQHandler+0x10c>
 8002542:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002546:	e005      	b.n	8002554 <HAL_DMA_IRQHandler+0x10c>
 8002548:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800254c:	e002      	b.n	8002554 <HAL_DMA_IRQHandler+0x10c>
 800254e:	2340      	movs	r3, #64	@ 0x40
 8002550:	e000      	b.n	8002554 <HAL_DMA_IRQHandler+0x10c>
 8002552:	2304      	movs	r3, #4
 8002554:	4a3d      	ldr	r2, [pc, #244]	@ (800264c <HAL_DMA_IRQHandler+0x204>)
 8002556:	6053      	str	r3, [r2, #4]
 8002558:	e057      	b.n	800260a <HAL_DMA_IRQHandler+0x1c2>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a31      	ldr	r2, [pc, #196]	@ (8002624 <HAL_DMA_IRQHandler+0x1dc>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d04f      	beq.n	8002604 <HAL_DMA_IRQHandler+0x1bc>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a2f      	ldr	r2, [pc, #188]	@ (8002628 <HAL_DMA_IRQHandler+0x1e0>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d048      	beq.n	8002600 <HAL_DMA_IRQHandler+0x1b8>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a2e      	ldr	r2, [pc, #184]	@ (800262c <HAL_DMA_IRQHandler+0x1e4>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d040      	beq.n	80025fa <HAL_DMA_IRQHandler+0x1b2>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a2c      	ldr	r2, [pc, #176]	@ (8002630 <HAL_DMA_IRQHandler+0x1e8>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d038      	beq.n	80025f4 <HAL_DMA_IRQHandler+0x1ac>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a2b      	ldr	r2, [pc, #172]	@ (8002634 <HAL_DMA_IRQHandler+0x1ec>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d030      	beq.n	80025ee <HAL_DMA_IRQHandler+0x1a6>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a29      	ldr	r2, [pc, #164]	@ (8002638 <HAL_DMA_IRQHandler+0x1f0>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d028      	beq.n	80025e8 <HAL_DMA_IRQHandler+0x1a0>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a21      	ldr	r2, [pc, #132]	@ (8002620 <HAL_DMA_IRQHandler+0x1d8>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d020      	beq.n	80025e2 <HAL_DMA_IRQHandler+0x19a>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a25      	ldr	r2, [pc, #148]	@ (800263c <HAL_DMA_IRQHandler+0x1f4>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d019      	beq.n	80025de <HAL_DMA_IRQHandler+0x196>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a24      	ldr	r2, [pc, #144]	@ (8002640 <HAL_DMA_IRQHandler+0x1f8>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d012      	beq.n	80025da <HAL_DMA_IRQHandler+0x192>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a22      	ldr	r2, [pc, #136]	@ (8002644 <HAL_DMA_IRQHandler+0x1fc>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d00a      	beq.n	80025d4 <HAL_DMA_IRQHandler+0x18c>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a21      	ldr	r2, [pc, #132]	@ (8002648 <HAL_DMA_IRQHandler+0x200>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d102      	bne.n	80025ce <HAL_DMA_IRQHandler+0x186>
 80025c8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80025cc:	e01b      	b.n	8002606 <HAL_DMA_IRQHandler+0x1be>
 80025ce:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80025d2:	e018      	b.n	8002606 <HAL_DMA_IRQHandler+0x1be>
 80025d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025d8:	e015      	b.n	8002606 <HAL_DMA_IRQHandler+0x1be>
 80025da:	2340      	movs	r3, #64	@ 0x40
 80025dc:	e013      	b.n	8002606 <HAL_DMA_IRQHandler+0x1be>
 80025de:	2304      	movs	r3, #4
 80025e0:	e011      	b.n	8002606 <HAL_DMA_IRQHandler+0x1be>
 80025e2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80025e6:	e00e      	b.n	8002606 <HAL_DMA_IRQHandler+0x1be>
 80025e8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80025ec:	e00b      	b.n	8002606 <HAL_DMA_IRQHandler+0x1be>
 80025ee:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80025f2:	e008      	b.n	8002606 <HAL_DMA_IRQHandler+0x1be>
 80025f4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80025f8:	e005      	b.n	8002606 <HAL_DMA_IRQHandler+0x1be>
 80025fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025fe:	e002      	b.n	8002606 <HAL_DMA_IRQHandler+0x1be>
 8002600:	2340      	movs	r3, #64	@ 0x40
 8002602:	e000      	b.n	8002606 <HAL_DMA_IRQHandler+0x1be>
 8002604:	2304      	movs	r3, #4
 8002606:	4a12      	ldr	r2, [pc, #72]	@ (8002650 <HAL_DMA_IRQHandler+0x208>)
 8002608:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800260e:	2b00      	cmp	r3, #0
 8002610:	f000 8136 	beq.w	8002880 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800261c:	e130      	b.n	8002880 <HAL_DMA_IRQHandler+0x438>
 800261e:	bf00      	nop
 8002620:	40020080 	.word	0x40020080
 8002624:	40020008 	.word	0x40020008
 8002628:	4002001c 	.word	0x4002001c
 800262c:	40020030 	.word	0x40020030
 8002630:	40020044 	.word	0x40020044
 8002634:	40020058 	.word	0x40020058
 8002638:	4002006c 	.word	0x4002006c
 800263c:	40020408 	.word	0x40020408
 8002640:	4002041c 	.word	0x4002041c
 8002644:	40020430 	.word	0x40020430
 8002648:	40020444 	.word	0x40020444
 800264c:	40020400 	.word	0x40020400
 8002650:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002658:	2202      	movs	r2, #2
 800265a:	409a      	lsls	r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	4013      	ands	r3, r2
 8002660:	2b00      	cmp	r3, #0
 8002662:	f000 80dd 	beq.w	8002820 <HAL_DMA_IRQHandler+0x3d8>
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	f003 0302 	and.w	r3, r3, #2
 800266c:	2b00      	cmp	r3, #0
 800266e:	f000 80d7 	beq.w	8002820 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0320 	and.w	r3, r3, #32
 800267c:	2b00      	cmp	r3, #0
 800267e:	d10b      	bne.n	8002698 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f022 020a 	bic.w	r2, r2, #10
 800268e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	461a      	mov	r2, r3
 800269e:	4b7b      	ldr	r3, [pc, #492]	@ (800288c <HAL_DMA_IRQHandler+0x444>)
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d958      	bls.n	8002756 <HAL_DMA_IRQHandler+0x30e>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a79      	ldr	r2, [pc, #484]	@ (8002890 <HAL_DMA_IRQHandler+0x448>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d04f      	beq.n	800274e <HAL_DMA_IRQHandler+0x306>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a78      	ldr	r2, [pc, #480]	@ (8002894 <HAL_DMA_IRQHandler+0x44c>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d048      	beq.n	800274a <HAL_DMA_IRQHandler+0x302>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a76      	ldr	r2, [pc, #472]	@ (8002898 <HAL_DMA_IRQHandler+0x450>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d040      	beq.n	8002744 <HAL_DMA_IRQHandler+0x2fc>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a75      	ldr	r2, [pc, #468]	@ (800289c <HAL_DMA_IRQHandler+0x454>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d038      	beq.n	800273e <HAL_DMA_IRQHandler+0x2f6>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a73      	ldr	r2, [pc, #460]	@ (80028a0 <HAL_DMA_IRQHandler+0x458>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d030      	beq.n	8002738 <HAL_DMA_IRQHandler+0x2f0>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a72      	ldr	r2, [pc, #456]	@ (80028a4 <HAL_DMA_IRQHandler+0x45c>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d028      	beq.n	8002732 <HAL_DMA_IRQHandler+0x2ea>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a69      	ldr	r2, [pc, #420]	@ (800288c <HAL_DMA_IRQHandler+0x444>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d020      	beq.n	800272c <HAL_DMA_IRQHandler+0x2e4>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a6e      	ldr	r2, [pc, #440]	@ (80028a8 <HAL_DMA_IRQHandler+0x460>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d019      	beq.n	8002728 <HAL_DMA_IRQHandler+0x2e0>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a6c      	ldr	r2, [pc, #432]	@ (80028ac <HAL_DMA_IRQHandler+0x464>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d012      	beq.n	8002724 <HAL_DMA_IRQHandler+0x2dc>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a6b      	ldr	r2, [pc, #428]	@ (80028b0 <HAL_DMA_IRQHandler+0x468>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d00a      	beq.n	800271e <HAL_DMA_IRQHandler+0x2d6>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a69      	ldr	r2, [pc, #420]	@ (80028b4 <HAL_DMA_IRQHandler+0x46c>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d102      	bne.n	8002718 <HAL_DMA_IRQHandler+0x2d0>
 8002712:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002716:	e01b      	b.n	8002750 <HAL_DMA_IRQHandler+0x308>
 8002718:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800271c:	e018      	b.n	8002750 <HAL_DMA_IRQHandler+0x308>
 800271e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002722:	e015      	b.n	8002750 <HAL_DMA_IRQHandler+0x308>
 8002724:	2320      	movs	r3, #32
 8002726:	e013      	b.n	8002750 <HAL_DMA_IRQHandler+0x308>
 8002728:	2302      	movs	r3, #2
 800272a:	e011      	b.n	8002750 <HAL_DMA_IRQHandler+0x308>
 800272c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002730:	e00e      	b.n	8002750 <HAL_DMA_IRQHandler+0x308>
 8002732:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002736:	e00b      	b.n	8002750 <HAL_DMA_IRQHandler+0x308>
 8002738:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800273c:	e008      	b.n	8002750 <HAL_DMA_IRQHandler+0x308>
 800273e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002742:	e005      	b.n	8002750 <HAL_DMA_IRQHandler+0x308>
 8002744:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002748:	e002      	b.n	8002750 <HAL_DMA_IRQHandler+0x308>
 800274a:	2320      	movs	r3, #32
 800274c:	e000      	b.n	8002750 <HAL_DMA_IRQHandler+0x308>
 800274e:	2302      	movs	r3, #2
 8002750:	4a59      	ldr	r2, [pc, #356]	@ (80028b8 <HAL_DMA_IRQHandler+0x470>)
 8002752:	6053      	str	r3, [r2, #4]
 8002754:	e057      	b.n	8002806 <HAL_DMA_IRQHandler+0x3be>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a4d      	ldr	r2, [pc, #308]	@ (8002890 <HAL_DMA_IRQHandler+0x448>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d04f      	beq.n	8002800 <HAL_DMA_IRQHandler+0x3b8>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a4b      	ldr	r2, [pc, #300]	@ (8002894 <HAL_DMA_IRQHandler+0x44c>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d048      	beq.n	80027fc <HAL_DMA_IRQHandler+0x3b4>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a4a      	ldr	r2, [pc, #296]	@ (8002898 <HAL_DMA_IRQHandler+0x450>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d040      	beq.n	80027f6 <HAL_DMA_IRQHandler+0x3ae>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a48      	ldr	r2, [pc, #288]	@ (800289c <HAL_DMA_IRQHandler+0x454>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d038      	beq.n	80027f0 <HAL_DMA_IRQHandler+0x3a8>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a47      	ldr	r2, [pc, #284]	@ (80028a0 <HAL_DMA_IRQHandler+0x458>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d030      	beq.n	80027ea <HAL_DMA_IRQHandler+0x3a2>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a45      	ldr	r2, [pc, #276]	@ (80028a4 <HAL_DMA_IRQHandler+0x45c>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d028      	beq.n	80027e4 <HAL_DMA_IRQHandler+0x39c>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a3d      	ldr	r2, [pc, #244]	@ (800288c <HAL_DMA_IRQHandler+0x444>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d020      	beq.n	80027de <HAL_DMA_IRQHandler+0x396>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a41      	ldr	r2, [pc, #260]	@ (80028a8 <HAL_DMA_IRQHandler+0x460>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d019      	beq.n	80027da <HAL_DMA_IRQHandler+0x392>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a40      	ldr	r2, [pc, #256]	@ (80028ac <HAL_DMA_IRQHandler+0x464>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d012      	beq.n	80027d6 <HAL_DMA_IRQHandler+0x38e>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a3e      	ldr	r2, [pc, #248]	@ (80028b0 <HAL_DMA_IRQHandler+0x468>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d00a      	beq.n	80027d0 <HAL_DMA_IRQHandler+0x388>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a3d      	ldr	r2, [pc, #244]	@ (80028b4 <HAL_DMA_IRQHandler+0x46c>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d102      	bne.n	80027ca <HAL_DMA_IRQHandler+0x382>
 80027c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027c8:	e01b      	b.n	8002802 <HAL_DMA_IRQHandler+0x3ba>
 80027ca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80027ce:	e018      	b.n	8002802 <HAL_DMA_IRQHandler+0x3ba>
 80027d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027d4:	e015      	b.n	8002802 <HAL_DMA_IRQHandler+0x3ba>
 80027d6:	2320      	movs	r3, #32
 80027d8:	e013      	b.n	8002802 <HAL_DMA_IRQHandler+0x3ba>
 80027da:	2302      	movs	r3, #2
 80027dc:	e011      	b.n	8002802 <HAL_DMA_IRQHandler+0x3ba>
 80027de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027e2:	e00e      	b.n	8002802 <HAL_DMA_IRQHandler+0x3ba>
 80027e4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80027e8:	e00b      	b.n	8002802 <HAL_DMA_IRQHandler+0x3ba>
 80027ea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80027ee:	e008      	b.n	8002802 <HAL_DMA_IRQHandler+0x3ba>
 80027f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027f4:	e005      	b.n	8002802 <HAL_DMA_IRQHandler+0x3ba>
 80027f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027fa:	e002      	b.n	8002802 <HAL_DMA_IRQHandler+0x3ba>
 80027fc:	2320      	movs	r3, #32
 80027fe:	e000      	b.n	8002802 <HAL_DMA_IRQHandler+0x3ba>
 8002800:	2302      	movs	r3, #2
 8002802:	4a2e      	ldr	r2, [pc, #184]	@ (80028bc <HAL_DMA_IRQHandler+0x474>)
 8002804:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002812:	2b00      	cmp	r3, #0
 8002814:	d034      	beq.n	8002880 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800281e:	e02f      	b.n	8002880 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002824:	2208      	movs	r2, #8
 8002826:	409a      	lsls	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	4013      	ands	r3, r2
 800282c:	2b00      	cmp	r3, #0
 800282e:	d028      	beq.n	8002882 <HAL_DMA_IRQHandler+0x43a>
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	f003 0308 	and.w	r3, r3, #8
 8002836:	2b00      	cmp	r3, #0
 8002838:	d023      	beq.n	8002882 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f022 020e 	bic.w	r2, r2, #14
 8002848:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002852:	2101      	movs	r1, #1
 8002854:	fa01 f202 	lsl.w	r2, r1, r2
 8002858:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2201      	movs	r2, #1
 800285e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002874:	2b00      	cmp	r3, #0
 8002876:	d004      	beq.n	8002882 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	4798      	blx	r3
    }
  }
  return;
 8002880:	bf00      	nop
 8002882:	bf00      	nop
}
 8002884:	3710      	adds	r7, #16
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	40020080 	.word	0x40020080
 8002890:	40020008 	.word	0x40020008
 8002894:	4002001c 	.word	0x4002001c
 8002898:	40020030 	.word	0x40020030
 800289c:	40020044 	.word	0x40020044
 80028a0:	40020058 	.word	0x40020058
 80028a4:	4002006c 	.word	0x4002006c
 80028a8:	40020408 	.word	0x40020408
 80028ac:	4002041c 	.word	0x4002041c
 80028b0:	40020430 	.word	0x40020430
 80028b4:	40020444 	.word	0x40020444
 80028b8:	40020400 	.word	0x40020400
 80028bc:	40020000 	.word	0x40020000

080028c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b08b      	sub	sp, #44	@ 0x2c
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028ca:	2300      	movs	r3, #0
 80028cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80028ce:	2300      	movs	r3, #0
 80028d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028d2:	e169      	b.n	8002ba8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80028d4:	2201      	movs	r2, #1
 80028d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	69fa      	ldr	r2, [r7, #28]
 80028e4:	4013      	ands	r3, r2
 80028e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	f040 8158 	bne.w	8002ba2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	4a9a      	ldr	r2, [pc, #616]	@ (8002b60 <HAL_GPIO_Init+0x2a0>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d05e      	beq.n	80029ba <HAL_GPIO_Init+0xfa>
 80028fc:	4a98      	ldr	r2, [pc, #608]	@ (8002b60 <HAL_GPIO_Init+0x2a0>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d875      	bhi.n	80029ee <HAL_GPIO_Init+0x12e>
 8002902:	4a98      	ldr	r2, [pc, #608]	@ (8002b64 <HAL_GPIO_Init+0x2a4>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d058      	beq.n	80029ba <HAL_GPIO_Init+0xfa>
 8002908:	4a96      	ldr	r2, [pc, #600]	@ (8002b64 <HAL_GPIO_Init+0x2a4>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d86f      	bhi.n	80029ee <HAL_GPIO_Init+0x12e>
 800290e:	4a96      	ldr	r2, [pc, #600]	@ (8002b68 <HAL_GPIO_Init+0x2a8>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d052      	beq.n	80029ba <HAL_GPIO_Init+0xfa>
 8002914:	4a94      	ldr	r2, [pc, #592]	@ (8002b68 <HAL_GPIO_Init+0x2a8>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d869      	bhi.n	80029ee <HAL_GPIO_Init+0x12e>
 800291a:	4a94      	ldr	r2, [pc, #592]	@ (8002b6c <HAL_GPIO_Init+0x2ac>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d04c      	beq.n	80029ba <HAL_GPIO_Init+0xfa>
 8002920:	4a92      	ldr	r2, [pc, #584]	@ (8002b6c <HAL_GPIO_Init+0x2ac>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d863      	bhi.n	80029ee <HAL_GPIO_Init+0x12e>
 8002926:	4a92      	ldr	r2, [pc, #584]	@ (8002b70 <HAL_GPIO_Init+0x2b0>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d046      	beq.n	80029ba <HAL_GPIO_Init+0xfa>
 800292c:	4a90      	ldr	r2, [pc, #576]	@ (8002b70 <HAL_GPIO_Init+0x2b0>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d85d      	bhi.n	80029ee <HAL_GPIO_Init+0x12e>
 8002932:	2b12      	cmp	r3, #18
 8002934:	d82a      	bhi.n	800298c <HAL_GPIO_Init+0xcc>
 8002936:	2b12      	cmp	r3, #18
 8002938:	d859      	bhi.n	80029ee <HAL_GPIO_Init+0x12e>
 800293a:	a201      	add	r2, pc, #4	@ (adr r2, 8002940 <HAL_GPIO_Init+0x80>)
 800293c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002940:	080029bb 	.word	0x080029bb
 8002944:	08002995 	.word	0x08002995
 8002948:	080029a7 	.word	0x080029a7
 800294c:	080029e9 	.word	0x080029e9
 8002950:	080029ef 	.word	0x080029ef
 8002954:	080029ef 	.word	0x080029ef
 8002958:	080029ef 	.word	0x080029ef
 800295c:	080029ef 	.word	0x080029ef
 8002960:	080029ef 	.word	0x080029ef
 8002964:	080029ef 	.word	0x080029ef
 8002968:	080029ef 	.word	0x080029ef
 800296c:	080029ef 	.word	0x080029ef
 8002970:	080029ef 	.word	0x080029ef
 8002974:	080029ef 	.word	0x080029ef
 8002978:	080029ef 	.word	0x080029ef
 800297c:	080029ef 	.word	0x080029ef
 8002980:	080029ef 	.word	0x080029ef
 8002984:	0800299d 	.word	0x0800299d
 8002988:	080029b1 	.word	0x080029b1
 800298c:	4a79      	ldr	r2, [pc, #484]	@ (8002b74 <HAL_GPIO_Init+0x2b4>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d013      	beq.n	80029ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002992:	e02c      	b.n	80029ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	623b      	str	r3, [r7, #32]
          break;
 800299a:	e029      	b.n	80029f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	3304      	adds	r3, #4
 80029a2:	623b      	str	r3, [r7, #32]
          break;
 80029a4:	e024      	b.n	80029f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	3308      	adds	r3, #8
 80029ac:	623b      	str	r3, [r7, #32]
          break;
 80029ae:	e01f      	b.n	80029f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	330c      	adds	r3, #12
 80029b6:	623b      	str	r3, [r7, #32]
          break;
 80029b8:	e01a      	b.n	80029f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d102      	bne.n	80029c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80029c2:	2304      	movs	r3, #4
 80029c4:	623b      	str	r3, [r7, #32]
          break;
 80029c6:	e013      	b.n	80029f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d105      	bne.n	80029dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029d0:	2308      	movs	r3, #8
 80029d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	69fa      	ldr	r2, [r7, #28]
 80029d8:	611a      	str	r2, [r3, #16]
          break;
 80029da:	e009      	b.n	80029f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029dc:	2308      	movs	r3, #8
 80029de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	69fa      	ldr	r2, [r7, #28]
 80029e4:	615a      	str	r2, [r3, #20]
          break;
 80029e6:	e003      	b.n	80029f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80029e8:	2300      	movs	r3, #0
 80029ea:	623b      	str	r3, [r7, #32]
          break;
 80029ec:	e000      	b.n	80029f0 <HAL_GPIO_Init+0x130>
          break;
 80029ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	2bff      	cmp	r3, #255	@ 0xff
 80029f4:	d801      	bhi.n	80029fa <HAL_GPIO_Init+0x13a>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	e001      	b.n	80029fe <HAL_GPIO_Init+0x13e>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	3304      	adds	r3, #4
 80029fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	2bff      	cmp	r3, #255	@ 0xff
 8002a04:	d802      	bhi.n	8002a0c <HAL_GPIO_Init+0x14c>
 8002a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	e002      	b.n	8002a12 <HAL_GPIO_Init+0x152>
 8002a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0e:	3b08      	subs	r3, #8
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	210f      	movs	r1, #15
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a20:	43db      	mvns	r3, r3
 8002a22:	401a      	ands	r2, r3
 8002a24:	6a39      	ldr	r1, [r7, #32]
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	fa01 f303 	lsl.w	r3, r1, r3
 8002a2c:	431a      	orrs	r2, r3
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	f000 80b1 	beq.w	8002ba2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a40:	4b4d      	ldr	r3, [pc, #308]	@ (8002b78 <HAL_GPIO_Init+0x2b8>)
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	4a4c      	ldr	r2, [pc, #304]	@ (8002b78 <HAL_GPIO_Init+0x2b8>)
 8002a46:	f043 0301 	orr.w	r3, r3, #1
 8002a4a:	6193      	str	r3, [r2, #24]
 8002a4c:	4b4a      	ldr	r3, [pc, #296]	@ (8002b78 <HAL_GPIO_Init+0x2b8>)
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	60bb      	str	r3, [r7, #8]
 8002a56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a58:	4a48      	ldr	r2, [pc, #288]	@ (8002b7c <HAL_GPIO_Init+0x2bc>)
 8002a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5c:	089b      	lsrs	r3, r3, #2
 8002a5e:	3302      	adds	r3, #2
 8002a60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a68:	f003 0303 	and.w	r3, r3, #3
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	220f      	movs	r2, #15
 8002a70:	fa02 f303 	lsl.w	r3, r2, r3
 8002a74:	43db      	mvns	r3, r3
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	4013      	ands	r3, r2
 8002a7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	4a40      	ldr	r2, [pc, #256]	@ (8002b80 <HAL_GPIO_Init+0x2c0>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d013      	beq.n	8002aac <HAL_GPIO_Init+0x1ec>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	4a3f      	ldr	r2, [pc, #252]	@ (8002b84 <HAL_GPIO_Init+0x2c4>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d00d      	beq.n	8002aa8 <HAL_GPIO_Init+0x1e8>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	4a3e      	ldr	r2, [pc, #248]	@ (8002b88 <HAL_GPIO_Init+0x2c8>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d007      	beq.n	8002aa4 <HAL_GPIO_Init+0x1e4>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	4a3d      	ldr	r2, [pc, #244]	@ (8002b8c <HAL_GPIO_Init+0x2cc>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d101      	bne.n	8002aa0 <HAL_GPIO_Init+0x1e0>
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e006      	b.n	8002aae <HAL_GPIO_Init+0x1ee>
 8002aa0:	2304      	movs	r3, #4
 8002aa2:	e004      	b.n	8002aae <HAL_GPIO_Init+0x1ee>
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	e002      	b.n	8002aae <HAL_GPIO_Init+0x1ee>
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e000      	b.n	8002aae <HAL_GPIO_Init+0x1ee>
 8002aac:	2300      	movs	r3, #0
 8002aae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ab0:	f002 0203 	and.w	r2, r2, #3
 8002ab4:	0092      	lsls	r2, r2, #2
 8002ab6:	4093      	lsls	r3, r2
 8002ab8:	68fa      	ldr	r2, [r7, #12]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002abe:	492f      	ldr	r1, [pc, #188]	@ (8002b7c <HAL_GPIO_Init+0x2bc>)
 8002ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac2:	089b      	lsrs	r3, r3, #2
 8002ac4:	3302      	adds	r3, #2
 8002ac6:	68fa      	ldr	r2, [r7, #12]
 8002ac8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d006      	beq.n	8002ae6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002ad8:	4b2d      	ldr	r3, [pc, #180]	@ (8002b90 <HAL_GPIO_Init+0x2d0>)
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	492c      	ldr	r1, [pc, #176]	@ (8002b90 <HAL_GPIO_Init+0x2d0>)
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	608b      	str	r3, [r1, #8]
 8002ae4:	e006      	b.n	8002af4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ae6:	4b2a      	ldr	r3, [pc, #168]	@ (8002b90 <HAL_GPIO_Init+0x2d0>)
 8002ae8:	689a      	ldr	r2, [r3, #8]
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	43db      	mvns	r3, r3
 8002aee:	4928      	ldr	r1, [pc, #160]	@ (8002b90 <HAL_GPIO_Init+0x2d0>)
 8002af0:	4013      	ands	r3, r2
 8002af2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d006      	beq.n	8002b0e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b00:	4b23      	ldr	r3, [pc, #140]	@ (8002b90 <HAL_GPIO_Init+0x2d0>)
 8002b02:	68da      	ldr	r2, [r3, #12]
 8002b04:	4922      	ldr	r1, [pc, #136]	@ (8002b90 <HAL_GPIO_Init+0x2d0>)
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	60cb      	str	r3, [r1, #12]
 8002b0c:	e006      	b.n	8002b1c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b0e:	4b20      	ldr	r3, [pc, #128]	@ (8002b90 <HAL_GPIO_Init+0x2d0>)
 8002b10:	68da      	ldr	r2, [r3, #12]
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	43db      	mvns	r3, r3
 8002b16:	491e      	ldr	r1, [pc, #120]	@ (8002b90 <HAL_GPIO_Init+0x2d0>)
 8002b18:	4013      	ands	r3, r2
 8002b1a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d006      	beq.n	8002b36 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b28:	4b19      	ldr	r3, [pc, #100]	@ (8002b90 <HAL_GPIO_Init+0x2d0>)
 8002b2a:	685a      	ldr	r2, [r3, #4]
 8002b2c:	4918      	ldr	r1, [pc, #96]	@ (8002b90 <HAL_GPIO_Init+0x2d0>)
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	604b      	str	r3, [r1, #4]
 8002b34:	e006      	b.n	8002b44 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b36:	4b16      	ldr	r3, [pc, #88]	@ (8002b90 <HAL_GPIO_Init+0x2d0>)
 8002b38:	685a      	ldr	r2, [r3, #4]
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	43db      	mvns	r3, r3
 8002b3e:	4914      	ldr	r1, [pc, #80]	@ (8002b90 <HAL_GPIO_Init+0x2d0>)
 8002b40:	4013      	ands	r3, r2
 8002b42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d021      	beq.n	8002b94 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b50:	4b0f      	ldr	r3, [pc, #60]	@ (8002b90 <HAL_GPIO_Init+0x2d0>)
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	490e      	ldr	r1, [pc, #56]	@ (8002b90 <HAL_GPIO_Init+0x2d0>)
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	600b      	str	r3, [r1, #0]
 8002b5c:	e021      	b.n	8002ba2 <HAL_GPIO_Init+0x2e2>
 8002b5e:	bf00      	nop
 8002b60:	10320000 	.word	0x10320000
 8002b64:	10310000 	.word	0x10310000
 8002b68:	10220000 	.word	0x10220000
 8002b6c:	10210000 	.word	0x10210000
 8002b70:	10120000 	.word	0x10120000
 8002b74:	10110000 	.word	0x10110000
 8002b78:	40021000 	.word	0x40021000
 8002b7c:	40010000 	.word	0x40010000
 8002b80:	40010800 	.word	0x40010800
 8002b84:	40010c00 	.word	0x40010c00
 8002b88:	40011000 	.word	0x40011000
 8002b8c:	40011400 	.word	0x40011400
 8002b90:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b94:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc4 <HAL_GPIO_Init+0x304>)
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	43db      	mvns	r3, r3
 8002b9c:	4909      	ldr	r1, [pc, #36]	@ (8002bc4 <HAL_GPIO_Init+0x304>)
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bae:	fa22 f303 	lsr.w	r3, r2, r3
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f47f ae8e 	bne.w	80028d4 <HAL_GPIO_Init+0x14>
  }
}
 8002bb8:	bf00      	nop
 8002bba:	bf00      	nop
 8002bbc:	372c      	adds	r7, #44	@ 0x2c
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bc80      	pop	{r7}
 8002bc2:	4770      	bx	lr
 8002bc4:	40010400 	.word	0x40010400

08002bc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	807b      	strh	r3, [r7, #2]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002bd8:	787b      	ldrb	r3, [r7, #1]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bde:	887a      	ldrh	r2, [r7, #2]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002be4:	e003      	b.n	8002bee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002be6:	887b      	ldrh	r3, [r7, #2]
 8002be8:	041a      	lsls	r2, r3, #16
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	611a      	str	r2, [r3, #16]
}
 8002bee:	bf00      	nop
 8002bf0:	370c      	adds	r7, #12
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bc80      	pop	{r7}
 8002bf6:	4770      	bx	lr

08002bf8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e12b      	b.n	8002e62 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d106      	bne.n	8002c24 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7fe fc3a 	bl	8001498 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2224      	movs	r2, #36	@ 0x24
 8002c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f022 0201 	bic.w	r2, r2, #1
 8002c3a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c4a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c5a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c5c:	f000 fdd6 	bl	800380c <HAL_RCC_GetPCLK1Freq>
 8002c60:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	4a81      	ldr	r2, [pc, #516]	@ (8002e6c <HAL_I2C_Init+0x274>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d807      	bhi.n	8002c7c <HAL_I2C_Init+0x84>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	4a80      	ldr	r2, [pc, #512]	@ (8002e70 <HAL_I2C_Init+0x278>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	bf94      	ite	ls
 8002c74:	2301      	movls	r3, #1
 8002c76:	2300      	movhi	r3, #0
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	e006      	b.n	8002c8a <HAL_I2C_Init+0x92>
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	4a7d      	ldr	r2, [pc, #500]	@ (8002e74 <HAL_I2C_Init+0x27c>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	bf94      	ite	ls
 8002c84:	2301      	movls	r3, #1
 8002c86:	2300      	movhi	r3, #0
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e0e7      	b.n	8002e62 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	4a78      	ldr	r2, [pc, #480]	@ (8002e78 <HAL_I2C_Init+0x280>)
 8002c96:	fba2 2303 	umull	r2, r3, r2, r3
 8002c9a:	0c9b      	lsrs	r3, r3, #18
 8002c9c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	68ba      	ldr	r2, [r7, #8]
 8002cae:	430a      	orrs	r2, r1
 8002cb0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	6a1b      	ldr	r3, [r3, #32]
 8002cb8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	4a6a      	ldr	r2, [pc, #424]	@ (8002e6c <HAL_I2C_Init+0x274>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d802      	bhi.n	8002ccc <HAL_I2C_Init+0xd4>
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	3301      	adds	r3, #1
 8002cca:	e009      	b.n	8002ce0 <HAL_I2C_Init+0xe8>
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002cd2:	fb02 f303 	mul.w	r3, r2, r3
 8002cd6:	4a69      	ldr	r2, [pc, #420]	@ (8002e7c <HAL_I2C_Init+0x284>)
 8002cd8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cdc:	099b      	lsrs	r3, r3, #6
 8002cde:	3301      	adds	r3, #1
 8002ce0:	687a      	ldr	r2, [r7, #4]
 8002ce2:	6812      	ldr	r2, [r2, #0]
 8002ce4:	430b      	orrs	r3, r1
 8002ce6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	69db      	ldr	r3, [r3, #28]
 8002cee:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002cf2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	495c      	ldr	r1, [pc, #368]	@ (8002e6c <HAL_I2C_Init+0x274>)
 8002cfc:	428b      	cmp	r3, r1
 8002cfe:	d819      	bhi.n	8002d34 <HAL_I2C_Init+0x13c>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	1e59      	subs	r1, r3, #1
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d0e:	1c59      	adds	r1, r3, #1
 8002d10:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002d14:	400b      	ands	r3, r1
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00a      	beq.n	8002d30 <HAL_I2C_Init+0x138>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	1e59      	subs	r1, r3, #1
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d28:	3301      	adds	r3, #1
 8002d2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d2e:	e051      	b.n	8002dd4 <HAL_I2C_Init+0x1dc>
 8002d30:	2304      	movs	r3, #4
 8002d32:	e04f      	b.n	8002dd4 <HAL_I2C_Init+0x1dc>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d111      	bne.n	8002d60 <HAL_I2C_Init+0x168>
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	1e58      	subs	r0, r3, #1
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6859      	ldr	r1, [r3, #4]
 8002d44:	460b      	mov	r3, r1
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	440b      	add	r3, r1
 8002d4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d4e:	3301      	adds	r3, #1
 8002d50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	bf0c      	ite	eq
 8002d58:	2301      	moveq	r3, #1
 8002d5a:	2300      	movne	r3, #0
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	e012      	b.n	8002d86 <HAL_I2C_Init+0x18e>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	1e58      	subs	r0, r3, #1
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6859      	ldr	r1, [r3, #4]
 8002d68:	460b      	mov	r3, r1
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	440b      	add	r3, r1
 8002d6e:	0099      	lsls	r1, r3, #2
 8002d70:	440b      	add	r3, r1
 8002d72:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d76:	3301      	adds	r3, #1
 8002d78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	bf0c      	ite	eq
 8002d80:	2301      	moveq	r3, #1
 8002d82:	2300      	movne	r3, #0
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d001      	beq.n	8002d8e <HAL_I2C_Init+0x196>
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e022      	b.n	8002dd4 <HAL_I2C_Init+0x1dc>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d10e      	bne.n	8002db4 <HAL_I2C_Init+0x1bc>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	1e58      	subs	r0, r3, #1
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6859      	ldr	r1, [r3, #4]
 8002d9e:	460b      	mov	r3, r1
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	440b      	add	r3, r1
 8002da4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002da8:	3301      	adds	r3, #1
 8002daa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002db2:	e00f      	b.n	8002dd4 <HAL_I2C_Init+0x1dc>
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	1e58      	subs	r0, r3, #1
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6859      	ldr	r1, [r3, #4]
 8002dbc:	460b      	mov	r3, r1
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	440b      	add	r3, r1
 8002dc2:	0099      	lsls	r1, r3, #2
 8002dc4:	440b      	add	r3, r1
 8002dc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dca:	3301      	adds	r3, #1
 8002dcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dd0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002dd4:	6879      	ldr	r1, [r7, #4]
 8002dd6:	6809      	ldr	r1, [r1, #0]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	69da      	ldr	r2, [r3, #28]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6a1b      	ldr	r3, [r3, #32]
 8002dee:	431a      	orrs	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	430a      	orrs	r2, r1
 8002df6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002e02:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	6911      	ldr	r1, [r2, #16]
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	68d2      	ldr	r2, [r2, #12]
 8002e0e:	4311      	orrs	r1, r2
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	6812      	ldr	r2, [r2, #0]
 8002e14:	430b      	orrs	r3, r1
 8002e16:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	695a      	ldr	r2, [r3, #20]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	699b      	ldr	r3, [r3, #24]
 8002e2a:	431a      	orrs	r2, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	430a      	orrs	r2, r1
 8002e32:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f042 0201 	orr.w	r2, r2, #1
 8002e42:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2220      	movs	r2, #32
 8002e4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2200      	movs	r2, #0
 8002e56:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3710      	adds	r7, #16
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	000186a0 	.word	0x000186a0
 8002e70:	001e847f 	.word	0x001e847f
 8002e74:	003d08ff 	.word	0x003d08ff
 8002e78:	431bde83 	.word	0x431bde83
 8002e7c:	10624dd3 	.word	0x10624dd3

08002e80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d101      	bne.n	8002e92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e304      	b.n	800349c <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 8087 	beq.w	8002fae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ea0:	4b92      	ldr	r3, [pc, #584]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f003 030c 	and.w	r3, r3, #12
 8002ea8:	2b04      	cmp	r3, #4
 8002eaa:	d00c      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002eac:	4b8f      	ldr	r3, [pc, #572]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f003 030c 	and.w	r3, r3, #12
 8002eb4:	2b08      	cmp	r3, #8
 8002eb6:	d112      	bne.n	8002ede <HAL_RCC_OscConfig+0x5e>
 8002eb8:	4b8c      	ldr	r3, [pc, #560]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ec0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ec4:	d10b      	bne.n	8002ede <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ec6:	4b89      	ldr	r3, [pc, #548]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d06c      	beq.n	8002fac <HAL_RCC_OscConfig+0x12c>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d168      	bne.n	8002fac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e2de      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ee6:	d106      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x76>
 8002ee8:	4b80      	ldr	r3, [pc, #512]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a7f      	ldr	r2, [pc, #508]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002eee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ef2:	6013      	str	r3, [r2, #0]
 8002ef4:	e02e      	b.n	8002f54 <HAL_RCC_OscConfig+0xd4>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10c      	bne.n	8002f18 <HAL_RCC_OscConfig+0x98>
 8002efe:	4b7b      	ldr	r3, [pc, #492]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a7a      	ldr	r2, [pc, #488]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f08:	6013      	str	r3, [r2, #0]
 8002f0a:	4b78      	ldr	r3, [pc, #480]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a77      	ldr	r2, [pc, #476]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f10:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f14:	6013      	str	r3, [r2, #0]
 8002f16:	e01d      	b.n	8002f54 <HAL_RCC_OscConfig+0xd4>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f20:	d10c      	bne.n	8002f3c <HAL_RCC_OscConfig+0xbc>
 8002f22:	4b72      	ldr	r3, [pc, #456]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a71      	ldr	r2, [pc, #452]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f2c:	6013      	str	r3, [r2, #0]
 8002f2e:	4b6f      	ldr	r3, [pc, #444]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a6e      	ldr	r2, [pc, #440]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f38:	6013      	str	r3, [r2, #0]
 8002f3a:	e00b      	b.n	8002f54 <HAL_RCC_OscConfig+0xd4>
 8002f3c:	4b6b      	ldr	r3, [pc, #428]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a6a      	ldr	r2, [pc, #424]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f46:	6013      	str	r3, [r2, #0]
 8002f48:	4b68      	ldr	r3, [pc, #416]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a67      	ldr	r2, [pc, #412]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f52:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d013      	beq.n	8002f84 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f5c:	f7fe fca2 	bl	80018a4 <HAL_GetTick>
 8002f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f62:	e008      	b.n	8002f76 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f64:	f7fe fc9e 	bl	80018a4 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	2b64      	cmp	r3, #100	@ 0x64
 8002f70:	d901      	bls.n	8002f76 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e292      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f76:	4b5d      	ldr	r3, [pc, #372]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d0f0      	beq.n	8002f64 <HAL_RCC_OscConfig+0xe4>
 8002f82:	e014      	b.n	8002fae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f84:	f7fe fc8e 	bl	80018a4 <HAL_GetTick>
 8002f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f8a:	e008      	b.n	8002f9e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f8c:	f7fe fc8a 	bl	80018a4 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	2b64      	cmp	r3, #100	@ 0x64
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e27e      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f9e:	4b53      	ldr	r3, [pc, #332]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1f0      	bne.n	8002f8c <HAL_RCC_OscConfig+0x10c>
 8002faa:	e000      	b.n	8002fae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d063      	beq.n	8003082 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fba:	4b4c      	ldr	r3, [pc, #304]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	f003 030c 	and.w	r3, r3, #12
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00b      	beq.n	8002fde <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002fc6:	4b49      	ldr	r3, [pc, #292]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f003 030c 	and.w	r3, r3, #12
 8002fce:	2b08      	cmp	r3, #8
 8002fd0:	d11c      	bne.n	800300c <HAL_RCC_OscConfig+0x18c>
 8002fd2:	4b46      	ldr	r3, [pc, #280]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d116      	bne.n	800300c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fde:	4b43      	ldr	r3, [pc, #268]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d005      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x176>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	695b      	ldr	r3, [r3, #20]
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d001      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e252      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ff6:	4b3d      	ldr	r3, [pc, #244]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	4939      	ldr	r1, [pc, #228]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8003006:	4313      	orrs	r3, r2
 8003008:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800300a:	e03a      	b.n	8003082 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	695b      	ldr	r3, [r3, #20]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d020      	beq.n	8003056 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003014:	4b36      	ldr	r3, [pc, #216]	@ (80030f0 <HAL_RCC_OscConfig+0x270>)
 8003016:	2201      	movs	r2, #1
 8003018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800301a:	f7fe fc43 	bl	80018a4 <HAL_GetTick>
 800301e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003020:	e008      	b.n	8003034 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003022:	f7fe fc3f 	bl	80018a4 <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	2b02      	cmp	r3, #2
 800302e:	d901      	bls.n	8003034 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e233      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003034:	4b2d      	ldr	r3, [pc, #180]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0302 	and.w	r3, r3, #2
 800303c:	2b00      	cmp	r3, #0
 800303e:	d0f0      	beq.n	8003022 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003040:	4b2a      	ldr	r3, [pc, #168]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	00db      	lsls	r3, r3, #3
 800304e:	4927      	ldr	r1, [pc, #156]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8003050:	4313      	orrs	r3, r2
 8003052:	600b      	str	r3, [r1, #0]
 8003054:	e015      	b.n	8003082 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003056:	4b26      	ldr	r3, [pc, #152]	@ (80030f0 <HAL_RCC_OscConfig+0x270>)
 8003058:	2200      	movs	r2, #0
 800305a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305c:	f7fe fc22 	bl	80018a4 <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003064:	f7fe fc1e 	bl	80018a4 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b02      	cmp	r3, #2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e212      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003076:	4b1d      	ldr	r3, [pc, #116]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f0      	bne.n	8003064 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0308 	and.w	r3, r3, #8
 800308a:	2b00      	cmp	r3, #0
 800308c:	d03a      	beq.n	8003104 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69db      	ldr	r3, [r3, #28]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d019      	beq.n	80030ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003096:	4b17      	ldr	r3, [pc, #92]	@ (80030f4 <HAL_RCC_OscConfig+0x274>)
 8003098:	2201      	movs	r2, #1
 800309a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800309c:	f7fe fc02 	bl	80018a4 <HAL_GetTick>
 80030a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030a2:	e008      	b.n	80030b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030a4:	f7fe fbfe 	bl	80018a4 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e1f2      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030b6:	4b0d      	ldr	r3, [pc, #52]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 80030b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d0f0      	beq.n	80030a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80030c2:	2001      	movs	r0, #1
 80030c4:	f000 fbca 	bl	800385c <RCC_Delay>
 80030c8:	e01c      	b.n	8003104 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030ca:	4b0a      	ldr	r3, [pc, #40]	@ (80030f4 <HAL_RCC_OscConfig+0x274>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030d0:	f7fe fbe8 	bl	80018a4 <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030d6:	e00f      	b.n	80030f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030d8:	f7fe fbe4 	bl	80018a4 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d908      	bls.n	80030f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e1d8      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
 80030ea:	bf00      	nop
 80030ec:	40021000 	.word	0x40021000
 80030f0:	42420000 	.word	0x42420000
 80030f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030f8:	4b9b      	ldr	r3, [pc, #620]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80030fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fc:	f003 0302 	and.w	r3, r3, #2
 8003100:	2b00      	cmp	r3, #0
 8003102:	d1e9      	bne.n	80030d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0304 	and.w	r3, r3, #4
 800310c:	2b00      	cmp	r3, #0
 800310e:	f000 80a6 	beq.w	800325e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003112:	2300      	movs	r3, #0
 8003114:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003116:	4b94      	ldr	r3, [pc, #592]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 8003118:	69db      	ldr	r3, [r3, #28]
 800311a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d10d      	bne.n	800313e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003122:	4b91      	ldr	r3, [pc, #580]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 8003124:	69db      	ldr	r3, [r3, #28]
 8003126:	4a90      	ldr	r2, [pc, #576]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 8003128:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800312c:	61d3      	str	r3, [r2, #28]
 800312e:	4b8e      	ldr	r3, [pc, #568]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003136:	60bb      	str	r3, [r7, #8]
 8003138:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800313a:	2301      	movs	r3, #1
 800313c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800313e:	4b8b      	ldr	r3, [pc, #556]	@ (800336c <HAL_RCC_OscConfig+0x4ec>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003146:	2b00      	cmp	r3, #0
 8003148:	d118      	bne.n	800317c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800314a:	4b88      	ldr	r3, [pc, #544]	@ (800336c <HAL_RCC_OscConfig+0x4ec>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a87      	ldr	r2, [pc, #540]	@ (800336c <HAL_RCC_OscConfig+0x4ec>)
 8003150:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003154:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003156:	f7fe fba5 	bl	80018a4 <HAL_GetTick>
 800315a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800315c:	e008      	b.n	8003170 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800315e:	f7fe fba1 	bl	80018a4 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b64      	cmp	r3, #100	@ 0x64
 800316a:	d901      	bls.n	8003170 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e195      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003170:	4b7e      	ldr	r3, [pc, #504]	@ (800336c <HAL_RCC_OscConfig+0x4ec>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003178:	2b00      	cmp	r3, #0
 800317a:	d0f0      	beq.n	800315e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d106      	bne.n	8003192 <HAL_RCC_OscConfig+0x312>
 8003184:	4b78      	ldr	r3, [pc, #480]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	4a77      	ldr	r2, [pc, #476]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 800318a:	f043 0301 	orr.w	r3, r3, #1
 800318e:	6213      	str	r3, [r2, #32]
 8003190:	e02d      	b.n	80031ee <HAL_RCC_OscConfig+0x36e>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d10c      	bne.n	80031b4 <HAL_RCC_OscConfig+0x334>
 800319a:	4b73      	ldr	r3, [pc, #460]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	4a72      	ldr	r2, [pc, #456]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80031a0:	f023 0301 	bic.w	r3, r3, #1
 80031a4:	6213      	str	r3, [r2, #32]
 80031a6:	4b70      	ldr	r3, [pc, #448]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	4a6f      	ldr	r2, [pc, #444]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80031ac:	f023 0304 	bic.w	r3, r3, #4
 80031b0:	6213      	str	r3, [r2, #32]
 80031b2:	e01c      	b.n	80031ee <HAL_RCC_OscConfig+0x36e>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	691b      	ldr	r3, [r3, #16]
 80031b8:	2b05      	cmp	r3, #5
 80031ba:	d10c      	bne.n	80031d6 <HAL_RCC_OscConfig+0x356>
 80031bc:	4b6a      	ldr	r3, [pc, #424]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	4a69      	ldr	r2, [pc, #420]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80031c2:	f043 0304 	orr.w	r3, r3, #4
 80031c6:	6213      	str	r3, [r2, #32]
 80031c8:	4b67      	ldr	r3, [pc, #412]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80031ca:	6a1b      	ldr	r3, [r3, #32]
 80031cc:	4a66      	ldr	r2, [pc, #408]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80031ce:	f043 0301 	orr.w	r3, r3, #1
 80031d2:	6213      	str	r3, [r2, #32]
 80031d4:	e00b      	b.n	80031ee <HAL_RCC_OscConfig+0x36e>
 80031d6:	4b64      	ldr	r3, [pc, #400]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	4a63      	ldr	r2, [pc, #396]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80031dc:	f023 0301 	bic.w	r3, r3, #1
 80031e0:	6213      	str	r3, [r2, #32]
 80031e2:	4b61      	ldr	r3, [pc, #388]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80031e4:	6a1b      	ldr	r3, [r3, #32]
 80031e6:	4a60      	ldr	r2, [pc, #384]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80031e8:	f023 0304 	bic.w	r3, r3, #4
 80031ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	691b      	ldr	r3, [r3, #16]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d015      	beq.n	8003222 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f6:	f7fe fb55 	bl	80018a4 <HAL_GetTick>
 80031fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031fc:	e00a      	b.n	8003214 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031fe:	f7fe fb51 	bl	80018a4 <HAL_GetTick>
 8003202:	4602      	mov	r2, r0
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	1ad3      	subs	r3, r2, r3
 8003208:	f241 3288 	movw	r2, #5000	@ 0x1388
 800320c:	4293      	cmp	r3, r2
 800320e:	d901      	bls.n	8003214 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003210:	2303      	movs	r3, #3
 8003212:	e143      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003214:	4b54      	ldr	r3, [pc, #336]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	2b00      	cmp	r3, #0
 800321e:	d0ee      	beq.n	80031fe <HAL_RCC_OscConfig+0x37e>
 8003220:	e014      	b.n	800324c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003222:	f7fe fb3f 	bl	80018a4 <HAL_GetTick>
 8003226:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003228:	e00a      	b.n	8003240 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800322a:	f7fe fb3b 	bl	80018a4 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003238:	4293      	cmp	r3, r2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e12d      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003240:	4b49      	ldr	r3, [pc, #292]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1ee      	bne.n	800322a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800324c:	7dfb      	ldrb	r3, [r7, #23]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d105      	bne.n	800325e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003252:	4b45      	ldr	r3, [pc, #276]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 8003254:	69db      	ldr	r3, [r3, #28]
 8003256:	4a44      	ldr	r2, [pc, #272]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 8003258:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800325c:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003262:	2b00      	cmp	r3, #0
 8003264:	f000 808c 	beq.w	8003380 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8003268:	4b3f      	ldr	r3, [pc, #252]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003270:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003274:	d10e      	bne.n	8003294 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8003276:	4b3c      	ldr	r3, [pc, #240]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800327e:	2b08      	cmp	r3, #8
 8003280:	d108      	bne.n	8003294 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8003282:	4b39      	ldr	r3, [pc, #228]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 8003284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003286:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800328a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800328e:	d101      	bne.n	8003294 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e103      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003298:	2b02      	cmp	r3, #2
 800329a:	d14e      	bne.n	800333a <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 800329c:	4b32      	ldr	r3, [pc, #200]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d009      	beq.n	80032bc <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 80032a8:	4b2f      	ldr	r3, [pc, #188]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80032aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ac:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d001      	beq.n	80032bc <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e0ef      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 80032bc:	4b2c      	ldr	r3, [pc, #176]	@ (8003370 <HAL_RCC_OscConfig+0x4f0>)
 80032be:	2200      	movs	r2, #0
 80032c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c2:	f7fe faef 	bl	80018a4 <HAL_GetTick>
 80032c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80032c8:	e008      	b.n	80032dc <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80032ca:	f7fe faeb 	bl	80018a4 <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	2b64      	cmp	r3, #100	@ 0x64
 80032d6:	d901      	bls.n	80032dc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e0df      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80032dc:	4b22      	ldr	r3, [pc, #136]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d1f0      	bne.n	80032ca <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 80032e8:	4b1f      	ldr	r3, [pc, #124]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80032ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032f4:	491c      	ldr	r1, [pc, #112]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 80032fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 80032fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032fe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003306:	4918      	ldr	r1, [pc, #96]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 8003308:	4313      	orrs	r3, r2
 800330a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 800330c:	4b18      	ldr	r3, [pc, #96]	@ (8003370 <HAL_RCC_OscConfig+0x4f0>)
 800330e:	2201      	movs	r2, #1
 8003310:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003312:	f7fe fac7 	bl	80018a4 <HAL_GetTick>
 8003316:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8003318:	e008      	b.n	800332c <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800331a:	f7fe fac3 	bl	80018a4 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b64      	cmp	r3, #100	@ 0x64
 8003326:	d901      	bls.n	800332c <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e0b7      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 800332c:	4b0e      	ldr	r3, [pc, #56]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d0f0      	beq.n	800331a <HAL_RCC_OscConfig+0x49a>
 8003338:	e022      	b.n	8003380 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 800333a:	4b0b      	ldr	r3, [pc, #44]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 800333c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800333e:	4a0a      	ldr	r2, [pc, #40]	@ (8003368 <HAL_RCC_OscConfig+0x4e8>)
 8003340:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003344:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8003346:	4b0a      	ldr	r3, [pc, #40]	@ (8003370 <HAL_RCC_OscConfig+0x4f0>)
 8003348:	2200      	movs	r2, #0
 800334a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800334c:	f7fe faaa 	bl	80018a4 <HAL_GetTick>
 8003350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003352:	e00f      	b.n	8003374 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003354:	f7fe faa6 	bl	80018a4 <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	2b64      	cmp	r3, #100	@ 0x64
 8003360:	d908      	bls.n	8003374 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e09a      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
 8003366:	bf00      	nop
 8003368:	40021000 	.word	0x40021000
 800336c:	40007000 	.word	0x40007000
 8003370:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003374:	4b4b      	ldr	r3, [pc, #300]	@ (80034a4 <HAL_RCC_OscConfig+0x624>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d1e9      	bne.n	8003354 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	2b00      	cmp	r3, #0
 8003386:	f000 8088 	beq.w	800349a <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800338a:	4b46      	ldr	r3, [pc, #280]	@ (80034a4 <HAL_RCC_OscConfig+0x624>)
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	f003 030c 	and.w	r3, r3, #12
 8003392:	2b08      	cmp	r3, #8
 8003394:	d068      	beq.n	8003468 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	2b02      	cmp	r3, #2
 800339c:	d14d      	bne.n	800343a <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800339e:	4b42      	ldr	r3, [pc, #264]	@ (80034a8 <HAL_RCC_OscConfig+0x628>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a4:	f7fe fa7e 	bl	80018a4 <HAL_GetTick>
 80033a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033aa:	e008      	b.n	80033be <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033ac:	f7fe fa7a 	bl	80018a4 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d901      	bls.n	80033be <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	e06e      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033be:	4b39      	ldr	r3, [pc, #228]	@ (80034a4 <HAL_RCC_OscConfig+0x624>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1f0      	bne.n	80033ac <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033d2:	d10f      	bne.n	80033f4 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 80033d4:	4b33      	ldr	r3, [pc, #204]	@ (80034a4 <HAL_RCC_OscConfig+0x624>)
 80033d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	4931      	ldr	r1, [pc, #196]	@ (80034a4 <HAL_RCC_OscConfig+0x624>)
 80033de:	4313      	orrs	r3, r2
 80033e0:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80033e2:	4b30      	ldr	r3, [pc, #192]	@ (80034a4 <HAL_RCC_OscConfig+0x624>)
 80033e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e6:	f023 020f 	bic.w	r2, r3, #15
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	492d      	ldr	r1, [pc, #180]	@ (80034a4 <HAL_RCC_OscConfig+0x624>)
 80033f0:	4313      	orrs	r3, r2
 80033f2:	62cb      	str	r3, [r1, #44]	@ 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033f4:	4b2b      	ldr	r3, [pc, #172]	@ (80034a4 <HAL_RCC_OscConfig+0x624>)
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003404:	430b      	orrs	r3, r1
 8003406:	4927      	ldr	r1, [pc, #156]	@ (80034a4 <HAL_RCC_OscConfig+0x624>)
 8003408:	4313      	orrs	r3, r2
 800340a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800340c:	4b26      	ldr	r3, [pc, #152]	@ (80034a8 <HAL_RCC_OscConfig+0x628>)
 800340e:	2201      	movs	r2, #1
 8003410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003412:	f7fe fa47 	bl	80018a4 <HAL_GetTick>
 8003416:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003418:	e008      	b.n	800342c <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800341a:	f7fe fa43 	bl	80018a4 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	2b02      	cmp	r3, #2
 8003426:	d901      	bls.n	800342c <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e037      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800342c:	4b1d      	ldr	r3, [pc, #116]	@ (80034a4 <HAL_RCC_OscConfig+0x624>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d0f0      	beq.n	800341a <HAL_RCC_OscConfig+0x59a>
 8003438:	e02f      	b.n	800349a <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800343a:	4b1b      	ldr	r3, [pc, #108]	@ (80034a8 <HAL_RCC_OscConfig+0x628>)
 800343c:	2200      	movs	r2, #0
 800343e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003440:	f7fe fa30 	bl	80018a4 <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003446:	e008      	b.n	800345a <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003448:	f7fe fa2c 	bl	80018a4 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b02      	cmp	r3, #2
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e020      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800345a:	4b12      	ldr	r3, [pc, #72]	@ (80034a4 <HAL_RCC_OscConfig+0x624>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1f0      	bne.n	8003448 <HAL_RCC_OscConfig+0x5c8>
 8003466:	e018      	b.n	800349a <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a1b      	ldr	r3, [r3, #32]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d101      	bne.n	8003474 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e013      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003474:	4b0b      	ldr	r3, [pc, #44]	@ (80034a4 <HAL_RCC_OscConfig+0x624>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003484:	429a      	cmp	r2, r3
 8003486:	d106      	bne.n	8003496 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003492:	429a      	cmp	r2, r3
 8003494:	d001      	beq.n	800349a <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e000      	b.n	800349c <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 800349a:	2300      	movs	r3, #0
}
 800349c:	4618      	mov	r0, r3
 800349e:	3718      	adds	r7, #24
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40021000 	.word	0x40021000
 80034a8:	42420060 	.word	0x42420060

080034ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d101      	bne.n	80034c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e0d0      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034c0:	4b6a      	ldr	r3, [pc, #424]	@ (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0307 	and.w	r3, r3, #7
 80034c8:	683a      	ldr	r2, [r7, #0]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d910      	bls.n	80034f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ce:	4b67      	ldr	r3, [pc, #412]	@ (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f023 0207 	bic.w	r2, r3, #7
 80034d6:	4965      	ldr	r1, [pc, #404]	@ (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	4313      	orrs	r3, r2
 80034dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034de:	4b63      	ldr	r3, [pc, #396]	@ (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0307 	and.w	r3, r3, #7
 80034e6:	683a      	ldr	r2, [r7, #0]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d001      	beq.n	80034f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e0b8      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0302 	and.w	r3, r3, #2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d020      	beq.n	800353e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0304 	and.w	r3, r3, #4
 8003504:	2b00      	cmp	r3, #0
 8003506:	d005      	beq.n	8003514 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003508:	4b59      	ldr	r3, [pc, #356]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	4a58      	ldr	r2, [pc, #352]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800350e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003512:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0308 	and.w	r3, r3, #8
 800351c:	2b00      	cmp	r3, #0
 800351e:	d005      	beq.n	800352c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003520:	4b53      	ldr	r3, [pc, #332]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	4a52      	ldr	r2, [pc, #328]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003526:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800352a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800352c:	4b50      	ldr	r3, [pc, #320]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	494d      	ldr	r1, [pc, #308]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800353a:	4313      	orrs	r3, r2
 800353c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d040      	beq.n	80035cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d107      	bne.n	8003562 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003552:	4b47      	ldr	r3, [pc, #284]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d115      	bne.n	800358a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e07f      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b02      	cmp	r3, #2
 8003568:	d107      	bne.n	800357a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800356a:	4b41      	ldr	r3, [pc, #260]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d109      	bne.n	800358a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e073      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800357a:	4b3d      	ldr	r3, [pc, #244]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d101      	bne.n	800358a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e06b      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800358a:	4b39      	ldr	r3, [pc, #228]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f023 0203 	bic.w	r2, r3, #3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	4936      	ldr	r1, [pc, #216]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003598:	4313      	orrs	r3, r2
 800359a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800359c:	f7fe f982 	bl	80018a4 <HAL_GetTick>
 80035a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035a2:	e00a      	b.n	80035ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035a4:	f7fe f97e 	bl	80018a4 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e053      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ba:	4b2d      	ldr	r3, [pc, #180]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f003 020c 	and.w	r2, r3, #12
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d1eb      	bne.n	80035a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035cc:	4b27      	ldr	r3, [pc, #156]	@ (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0307 	and.w	r3, r3, #7
 80035d4:	683a      	ldr	r2, [r7, #0]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d210      	bcs.n	80035fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035da:	4b24      	ldr	r3, [pc, #144]	@ (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f023 0207 	bic.w	r2, r3, #7
 80035e2:	4922      	ldr	r1, [pc, #136]	@ (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ea:	4b20      	ldr	r3, [pc, #128]	@ (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0307 	and.w	r3, r3, #7
 80035f2:	683a      	ldr	r2, [r7, #0]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d001      	beq.n	80035fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e032      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0304 	and.w	r3, r3, #4
 8003604:	2b00      	cmp	r3, #0
 8003606:	d008      	beq.n	800361a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003608:	4b19      	ldr	r3, [pc, #100]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	4916      	ldr	r1, [pc, #88]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003616:	4313      	orrs	r3, r2
 8003618:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0308 	and.w	r3, r3, #8
 8003622:	2b00      	cmp	r3, #0
 8003624:	d009      	beq.n	800363a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003626:	4b12      	ldr	r3, [pc, #72]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	490e      	ldr	r1, [pc, #56]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003636:	4313      	orrs	r3, r2
 8003638:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800363a:	f000 f821 	bl	8003680 <HAL_RCC_GetSysClockFreq>
 800363e:	4602      	mov	r2, r0
 8003640:	4b0b      	ldr	r3, [pc, #44]	@ (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	091b      	lsrs	r3, r3, #4
 8003646:	f003 030f 	and.w	r3, r3, #15
 800364a:	490a      	ldr	r1, [pc, #40]	@ (8003674 <HAL_RCC_ClockConfig+0x1c8>)
 800364c:	5ccb      	ldrb	r3, [r1, r3]
 800364e:	fa22 f303 	lsr.w	r3, r2, r3
 8003652:	4a09      	ldr	r2, [pc, #36]	@ (8003678 <HAL_RCC_ClockConfig+0x1cc>)
 8003654:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003656:	4b09      	ldr	r3, [pc, #36]	@ (800367c <HAL_RCC_ClockConfig+0x1d0>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4618      	mov	r0, r3
 800365c:	f7fe f8e0 	bl	8001820 <HAL_InitTick>

  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	40022000 	.word	0x40022000
 8003670:	40021000 	.word	0x40021000
 8003674:	080065f0 	.word	0x080065f0
 8003678:	20000000 	.word	0x20000000
 800367c:	20000004 	.word	0x20000004

08003680 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003680:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003684:	b08e      	sub	sp, #56	@ 0x38
 8003686:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003688:	2300      	movs	r3, #0
 800368a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800368c:	2300      	movs	r3, #0
 800368e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003690:	2300      	movs	r3, #0
 8003692:	637b      	str	r3, [r7, #52]	@ 0x34
 8003694:	2300      	movs	r3, #0
 8003696:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 8003698:	2300      	movs	r3, #0
 800369a:	633b      	str	r3, [r7, #48]	@ 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 800369c:	2300      	movs	r3, #0
 800369e:	623b      	str	r3, [r7, #32]
 80036a0:	2300      	movs	r3, #0
 80036a2:	61fb      	str	r3, [r7, #28]
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80036a4:	4b4e      	ldr	r3, [pc, #312]	@ (80037e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036ac:	f003 030c 	and.w	r3, r3, #12
 80036b0:	2b04      	cmp	r3, #4
 80036b2:	d002      	beq.n	80036ba <HAL_RCC_GetSysClockFreq+0x3a>
 80036b4:	2b08      	cmp	r3, #8
 80036b6:	d003      	beq.n	80036c0 <HAL_RCC_GetSysClockFreq+0x40>
 80036b8:	e089      	b.n	80037ce <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036ba:	4b4a      	ldr	r3, [pc, #296]	@ (80037e4 <HAL_RCC_GetSysClockFreq+0x164>)
 80036bc:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80036be:	e089      	b.n	80037d4 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80036c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036c2:	0c9b      	lsrs	r3, r3, #18
 80036c4:	f003 020f 	and.w	r2, r3, #15
 80036c8:	4b47      	ldr	r3, [pc, #284]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x168>)
 80036ca:	5c9b      	ldrb	r3, [r3, r2]
 80036cc:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80036ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d072      	beq.n	80037be <HAL_RCC_GetSysClockFreq+0x13e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 80036d8:	4b41      	ldr	r3, [pc, #260]	@ (80037e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80036da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036dc:	f003 020f 	and.w	r2, r3, #15
 80036e0:	4b42      	ldr	r3, [pc, #264]	@ (80037ec <HAL_RCC_GetSysClockFreq+0x16c>)
 80036e2:	5c9b      	ldrb	r3, [r3, r2]
 80036e4:	62bb      	str	r3, [r7, #40]	@ 0x28
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80036e6:	4b3e      	ldr	r3, [pc, #248]	@ (80037e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80036e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d053      	beq.n	800379a <HAL_RCC_GetSysClockFreq+0x11a>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80036f2:	4b3b      	ldr	r3, [pc, #236]	@ (80037e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80036f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f6:	091b      	lsrs	r3, r3, #4
 80036f8:	f003 030f 	and.w	r3, r3, #15
 80036fc:	3301      	adds	r3, #1
 80036fe:	623b      	str	r3, [r7, #32]
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8003700:	4b37      	ldr	r3, [pc, #220]	@ (80037e0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003704:	0a1b      	lsrs	r3, r3, #8
 8003706:	f003 030f 	and.w	r3, r3, #15
 800370a:	3302      	adds	r3, #2
 800370c:	61fb      	str	r3, [r7, #28]
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	2200      	movs	r2, #0
 8003712:	469a      	mov	sl, r3
 8003714:	4693      	mov	fp, r2
 8003716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003718:	2200      	movs	r2, #0
 800371a:	613b      	str	r3, [r7, #16]
 800371c:	617a      	str	r2, [r7, #20]
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	fb03 f20b 	mul.w	r2, r3, fp
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	fb0a f303 	mul.w	r3, sl, r3
 800372a:	4413      	add	r3, r2
 800372c:	693a      	ldr	r2, [r7, #16]
 800372e:	fbaa 0102 	umull	r0, r1, sl, r2
 8003732:	440b      	add	r3, r1
 8003734:	4619      	mov	r1, r3
 8003736:	4b2b      	ldr	r3, [pc, #172]	@ (80037e4 <HAL_RCC_GetSysClockFreq+0x164>)
 8003738:	fb03 f201 	mul.w	r2, r3, r1
 800373c:	2300      	movs	r3, #0
 800373e:	fb00 f303 	mul.w	r3, r0, r3
 8003742:	4413      	add	r3, r2
 8003744:	4a27      	ldr	r2, [pc, #156]	@ (80037e4 <HAL_RCC_GetSysClockFreq+0x164>)
 8003746:	fba0 4502 	umull	r4, r5, r0, r2
 800374a:	442b      	add	r3, r5
 800374c:	461d      	mov	r5, r3
 800374e:	6a3b      	ldr	r3, [r7, #32]
 8003750:	2200      	movs	r2, #0
 8003752:	60bb      	str	r3, [r7, #8]
 8003754:	60fa      	str	r2, [r7, #12]
 8003756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003758:	2200      	movs	r2, #0
 800375a:	603b      	str	r3, [r7, #0]
 800375c:	607a      	str	r2, [r7, #4]
 800375e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003762:	460b      	mov	r3, r1
 8003764:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003768:	4652      	mov	r2, sl
 800376a:	fb02 f203 	mul.w	r2, r2, r3
 800376e:	465b      	mov	r3, fp
 8003770:	4684      	mov	ip, r0
 8003772:	fb0c f303 	mul.w	r3, ip, r3
 8003776:	4413      	add	r3, r2
 8003778:	4602      	mov	r2, r0
 800377a:	4651      	mov	r1, sl
 800377c:	fba2 8901 	umull	r8, r9, r2, r1
 8003780:	444b      	add	r3, r9
 8003782:	4699      	mov	r9, r3
 8003784:	4642      	mov	r2, r8
 8003786:	464b      	mov	r3, r9
 8003788:	4620      	mov	r0, r4
 800378a:	4629      	mov	r1, r5
 800378c:	f7fd f9e8 	bl	8000b60 <__aeabi_uldivmod>
 8003790:	4602      	mov	r2, r0
 8003792:	460b      	mov	r3, r1
 8003794:	4613      	mov	r3, r2
 8003796:	637b      	str	r3, [r7, #52]	@ 0x34
 8003798:	e007      	b.n	80037aa <HAL_RCC_GetSysClockFreq+0x12a>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 800379a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800379c:	4a11      	ldr	r2, [pc, #68]	@ (80037e4 <HAL_RCC_GetSysClockFreq+0x164>)
 800379e:	fb03 f202 	mul.w	r2, r3, r2
 80037a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037a8:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 80037aa:	4b0f      	ldr	r3, [pc, #60]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x168>)
 80037ac:	7b5b      	ldrb	r3, [r3, #13]
 80037ae:	461a      	mov	r2, r3
 80037b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d108      	bne.n	80037c8 <HAL_RCC_GetSysClockFreq+0x148>
        {
          pllclk = pllclk / 2;
 80037b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037b8:	085b      	lsrs	r3, r3, #1
 80037ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80037bc:	e004      	b.n	80037c8 <HAL_RCC_GetSysClockFreq+0x148>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80037be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c0:	4a0b      	ldr	r2, [pc, #44]	@ (80037f0 <HAL_RCC_GetSysClockFreq+0x170>)
 80037c2:	fb02 f303 	mul.w	r3, r2, r3
 80037c6:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      sysclockfreq = pllclk;
 80037c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037ca:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80037cc:	e002      	b.n	80037d4 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80037ce:	4b09      	ldr	r3, [pc, #36]	@ (80037f4 <HAL_RCC_GetSysClockFreq+0x174>)
 80037d0:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80037d2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3738      	adds	r7, #56	@ 0x38
 80037da:	46bd      	mov	sp, r7
 80037dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037e0:	40021000 	.word	0x40021000
 80037e4:	017d7840 	.word	0x017d7840
 80037e8:	08006608 	.word	0x08006608
 80037ec:	08006618 	.word	0x08006618
 80037f0:	003d0900 	.word	0x003d0900
 80037f4:	007a1200 	.word	0x007a1200

080037f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037f8:	b480      	push	{r7}
 80037fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037fc:	4b02      	ldr	r3, [pc, #8]	@ (8003808 <HAL_RCC_GetHCLKFreq+0x10>)
 80037fe:	681b      	ldr	r3, [r3, #0]
}
 8003800:	4618      	mov	r0, r3
 8003802:	46bd      	mov	sp, r7
 8003804:	bc80      	pop	{r7}
 8003806:	4770      	bx	lr
 8003808:	20000000 	.word	0x20000000

0800380c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003810:	f7ff fff2 	bl	80037f8 <HAL_RCC_GetHCLKFreq>
 8003814:	4602      	mov	r2, r0
 8003816:	4b05      	ldr	r3, [pc, #20]	@ (800382c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	0a1b      	lsrs	r3, r3, #8
 800381c:	f003 0307 	and.w	r3, r3, #7
 8003820:	4903      	ldr	r1, [pc, #12]	@ (8003830 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003822:	5ccb      	ldrb	r3, [r1, r3]
 8003824:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003828:	4618      	mov	r0, r3
 800382a:	bd80      	pop	{r7, pc}
 800382c:	40021000 	.word	0x40021000
 8003830:	08006600 	.word	0x08006600

08003834 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003838:	f7ff ffde 	bl	80037f8 <HAL_RCC_GetHCLKFreq>
 800383c:	4602      	mov	r2, r0
 800383e:	4b05      	ldr	r3, [pc, #20]	@ (8003854 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	0adb      	lsrs	r3, r3, #11
 8003844:	f003 0307 	and.w	r3, r3, #7
 8003848:	4903      	ldr	r1, [pc, #12]	@ (8003858 <HAL_RCC_GetPCLK2Freq+0x24>)
 800384a:	5ccb      	ldrb	r3, [r1, r3]
 800384c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003850:	4618      	mov	r0, r3
 8003852:	bd80      	pop	{r7, pc}
 8003854:	40021000 	.word	0x40021000
 8003858:	08006600 	.word	0x08006600

0800385c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800385c:	b480      	push	{r7}
 800385e:	b085      	sub	sp, #20
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003864:	4b0a      	ldr	r3, [pc, #40]	@ (8003890 <RCC_Delay+0x34>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a0a      	ldr	r2, [pc, #40]	@ (8003894 <RCC_Delay+0x38>)
 800386a:	fba2 2303 	umull	r2, r3, r2, r3
 800386e:	0a5b      	lsrs	r3, r3, #9
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	fb02 f303 	mul.w	r3, r2, r3
 8003876:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003878:	bf00      	nop
  }
  while (Delay --);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	1e5a      	subs	r2, r3, #1
 800387e:	60fa      	str	r2, [r7, #12]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1f9      	bne.n	8003878 <RCC_Delay+0x1c>
}
 8003884:	bf00      	nop
 8003886:	bf00      	nop
 8003888:	3714      	adds	r7, #20
 800388a:	46bd      	mov	sp, r7
 800388c:	bc80      	pop	{r7}
 800388e:	4770      	bx	lr
 8003890:	20000000 	.word	0x20000000
 8003894:	10624dd3 	.word	0x10624dd3

08003898 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b088      	sub	sp, #32
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80038a0:	2300      	movs	r3, #0
 80038a2:	617b      	str	r3, [r7, #20]
 80038a4:	2300      	movs	r3, #0
 80038a6:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 80038a8:	2300      	movs	r3, #0
 80038aa:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0301 	and.w	r3, r3, #1
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d07d      	beq.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 80038b8:	2300      	movs	r3, #0
 80038ba:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038bc:	4b8b      	ldr	r3, [pc, #556]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80038be:	69db      	ldr	r3, [r3, #28]
 80038c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d10d      	bne.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038c8:	4b88      	ldr	r3, [pc, #544]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80038ca:	69db      	ldr	r3, [r3, #28]
 80038cc:	4a87      	ldr	r2, [pc, #540]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80038ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038d2:	61d3      	str	r3, [r2, #28]
 80038d4:	4b85      	ldr	r3, [pc, #532]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80038d6:	69db      	ldr	r3, [r3, #28]
 80038d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038dc:	60fb      	str	r3, [r7, #12]
 80038de:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80038e0:	2301      	movs	r3, #1
 80038e2:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e4:	4b82      	ldr	r3, [pc, #520]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d118      	bne.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038f0:	4b7f      	ldr	r3, [pc, #508]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a7e      	ldr	r2, [pc, #504]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038fc:	f7fd ffd2 	bl	80018a4 <HAL_GetTick>
 8003900:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003902:	e008      	b.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003904:	f7fd ffce 	bl	80018a4 <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	2b64      	cmp	r3, #100	@ 0x64
 8003910:	d901      	bls.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e0e5      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003916:	4b76      	ldr	r3, [pc, #472]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800391e:	2b00      	cmp	r3, #0
 8003920:	d0f0      	beq.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003922:	4b72      	ldr	r3, [pc, #456]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003924:	6a1b      	ldr	r3, [r3, #32]
 8003926:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800392a:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d02e      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	429a      	cmp	r2, r3
 800393e:	d027      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003940:	4b6a      	ldr	r3, [pc, #424]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003942:	6a1b      	ldr	r3, [r3, #32]
 8003944:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003948:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800394a:	4b6a      	ldr	r3, [pc, #424]	@ (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800394c:	2201      	movs	r2, #1
 800394e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003950:	4b68      	ldr	r3, [pc, #416]	@ (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003952:	2200      	movs	r2, #0
 8003954:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003956:	4a65      	ldr	r2, [pc, #404]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	2b00      	cmp	r3, #0
 8003964:	d014      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003966:	f7fd ff9d 	bl	80018a4 <HAL_GetTick>
 800396a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800396c:	e00a      	b.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800396e:	f7fd ff99 	bl	80018a4 <HAL_GetTick>
 8003972:	4602      	mov	r2, r0
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	f241 3288 	movw	r2, #5000	@ 0x1388
 800397c:	4293      	cmp	r3, r2
 800397e:	d901      	bls.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8003980:	2303      	movs	r3, #3
 8003982:	e0ae      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003984:	4b59      	ldr	r3, [pc, #356]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003986:	6a1b      	ldr	r3, [r3, #32]
 8003988:	f003 0302 	and.w	r3, r3, #2
 800398c:	2b00      	cmp	r3, #0
 800398e:	d0ee      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003990:	4b56      	ldr	r3, [pc, #344]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003992:	6a1b      	ldr	r3, [r3, #32]
 8003994:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	4953      	ldr	r1, [pc, #332]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80039a2:	7efb      	ldrb	r3, [r7, #27]
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d105      	bne.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039a8:	4b50      	ldr	r3, [pc, #320]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80039aa:	69db      	ldr	r3, [r3, #28]
 80039ac:	4a4f      	ldr	r2, [pc, #316]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80039ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039b2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0302 	and.w	r3, r3, #2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d008      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039c0:	4b4a      	ldr	r3, [pc, #296]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	4947      	ldr	r1, [pc, #284]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80039ce:	4313      	orrs	r3, r2
 80039d0:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0304 	and.w	r3, r3, #4
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d008      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80039de:	4b43      	ldr	r3, [pc, #268]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80039e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039e2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	4940      	ldr	r1, [pc, #256]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80039ec:	4313      	orrs	r3, r2
 80039ee:	62cb      	str	r3, [r1, #44]	@ 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0308 	and.w	r3, r3, #8
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d008      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 80039fc:	4b3b      	ldr	r3, [pc, #236]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80039fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a00:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	691b      	ldr	r3, [r3, #16]
 8003a08:	4938      	ldr	r1, [pc, #224]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8003a0e:	4b37      	ldr	r3, [pc, #220]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d105      	bne.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 8003a1a:	4b34      	ldr	r3, [pc, #208]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d001      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 8003a26:	2301      	movs	r3, #1
 8003a28:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d148      	bne.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8003a30:	4b2e      	ldr	r3, [pc, #184]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d138      	bne.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8003a3c:	4b2b      	ldr	r3, [pc, #172]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d009      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8003a48:	4b28      	ldr	r3, [pc, #160]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d001      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e042      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8003a5c:	4b23      	ldr	r3, [pc, #140]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	699b      	ldr	r3, [r3, #24]
 8003a68:	4920      	ldr	r1, [pc, #128]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8003a6e:	4b1f      	ldr	r3, [pc, #124]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a72:	f423 4270 	bic.w	r2, r3, #61440	@ 0xf000
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	491c      	ldr	r1, [pc, #112]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8003a80:	4b1d      	ldr	r3, [pc, #116]	@ (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a82:	2201      	movs	r2, #1
 8003a84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a86:	f7fd ff0d 	bl	80018a4 <HAL_GetTick>
 8003a8a:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a8c:	e008      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a8e:	f7fd ff09 	bl	80018a4 <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	2b64      	cmp	r3, #100	@ 0x64
 8003a9a:	d901      	bls.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e020      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003aa0:	4b12      	ldr	r3, [pc, #72]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d0f0      	beq.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8003aac:	e009      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8003aae:	4b0f      	ldr	r3, [pc, #60]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ab2:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d001      	beq.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e00f      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0310 	and.w	r3, r3, #16
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d008      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ace:	4b07      	ldr	r3, [pc, #28]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	69db      	ldr	r3, [r3, #28]
 8003ada:	4904      	ldr	r1, [pc, #16]	@ (8003aec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3720      	adds	r7, #32
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	40021000 	.word	0x40021000
 8003af0:	40007000 	.word	0x40007000
 8003af4:	42420440 	.word	0x42420440
 8003af8:	42420070 	.word	0x42420070

08003afc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d101      	bne.n	8003b0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e042      	b.n	8003b94 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d106      	bne.n	8003b28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f7fd fcf6 	bl	8001514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2224      	movs	r2, #36	@ 0x24
 8003b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68da      	ldr	r2, [r3, #12]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f000 f82b 	bl	8003b9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	691a      	ldr	r2, [r3, #16]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	695a      	ldr	r2, [r3, #20]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	68da      	ldr	r2, [r3, #12]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2220      	movs	r2, #32
 8003b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2220      	movs	r2, #32
 8003b88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b92:	2300      	movs	r3, #0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3708      	adds	r7, #8
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b084      	sub	sp, #16
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	68da      	ldr	r2, [r3, #12]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689a      	ldr	r2, [r3, #8]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	691b      	ldr	r3, [r3, #16]
 8003bc2:	431a      	orrs	r2, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	695b      	ldr	r3, [r3, #20]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003bd6:	f023 030c 	bic.w	r3, r3, #12
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	6812      	ldr	r2, [r2, #0]
 8003bde:	68b9      	ldr	r1, [r7, #8]
 8003be0:	430b      	orrs	r3, r1
 8003be2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	699a      	ldr	r2, [r3, #24]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a2c      	ldr	r2, [pc, #176]	@ (8003cb0 <UART_SetConfig+0x114>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d103      	bne.n	8003c0c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003c04:	f7ff fe16 	bl	8003834 <HAL_RCC_GetPCLK2Freq>
 8003c08:	60f8      	str	r0, [r7, #12]
 8003c0a:	e002      	b.n	8003c12 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003c0c:	f7ff fdfe 	bl	800380c <HAL_RCC_GetPCLK1Freq>
 8003c10:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	4613      	mov	r3, r2
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	4413      	add	r3, r2
 8003c1a:	009a      	lsls	r2, r3, #2
 8003c1c:	441a      	add	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c28:	4a22      	ldr	r2, [pc, #136]	@ (8003cb4 <UART_SetConfig+0x118>)
 8003c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c2e:	095b      	lsrs	r3, r3, #5
 8003c30:	0119      	lsls	r1, r3, #4
 8003c32:	68fa      	ldr	r2, [r7, #12]
 8003c34:	4613      	mov	r3, r2
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	4413      	add	r3, r2
 8003c3a:	009a      	lsls	r2, r3, #2
 8003c3c:	441a      	add	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c48:	4b1a      	ldr	r3, [pc, #104]	@ (8003cb4 <UART_SetConfig+0x118>)
 8003c4a:	fba3 0302 	umull	r0, r3, r3, r2
 8003c4e:	095b      	lsrs	r3, r3, #5
 8003c50:	2064      	movs	r0, #100	@ 0x64
 8003c52:	fb00 f303 	mul.w	r3, r0, r3
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	011b      	lsls	r3, r3, #4
 8003c5a:	3332      	adds	r3, #50	@ 0x32
 8003c5c:	4a15      	ldr	r2, [pc, #84]	@ (8003cb4 <UART_SetConfig+0x118>)
 8003c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c62:	095b      	lsrs	r3, r3, #5
 8003c64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c68:	4419      	add	r1, r3
 8003c6a:	68fa      	ldr	r2, [r7, #12]
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	4413      	add	r3, r2
 8003c72:	009a      	lsls	r2, r3, #2
 8003c74:	441a      	add	r2, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c80:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb4 <UART_SetConfig+0x118>)
 8003c82:	fba3 0302 	umull	r0, r3, r3, r2
 8003c86:	095b      	lsrs	r3, r3, #5
 8003c88:	2064      	movs	r0, #100	@ 0x64
 8003c8a:	fb00 f303 	mul.w	r3, r0, r3
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	011b      	lsls	r3, r3, #4
 8003c92:	3332      	adds	r3, #50	@ 0x32
 8003c94:	4a07      	ldr	r2, [pc, #28]	@ (8003cb4 <UART_SetConfig+0x118>)
 8003c96:	fba2 2303 	umull	r2, r3, r2, r3
 8003c9a:	095b      	lsrs	r3, r3, #5
 8003c9c:	f003 020f 	and.w	r2, r3, #15
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	440a      	add	r2, r1
 8003ca6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003ca8:	bf00      	nop
 8003caa:	3710      	adds	r7, #16
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	40013800 	.word	0x40013800
 8003cb4:	51eb851f 	.word	0x51eb851f

08003cb8 <__cvt>:
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cbe:	461d      	mov	r5, r3
 8003cc0:	bfbb      	ittet	lt
 8003cc2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8003cc6:	461d      	movlt	r5, r3
 8003cc8:	2300      	movge	r3, #0
 8003cca:	232d      	movlt	r3, #45	@ 0x2d
 8003ccc:	b088      	sub	sp, #32
 8003cce:	4614      	mov	r4, r2
 8003cd0:	bfb8      	it	lt
 8003cd2:	4614      	movlt	r4, r2
 8003cd4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003cd6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003cd8:	7013      	strb	r3, [r2, #0]
 8003cda:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003cdc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003ce0:	f023 0820 	bic.w	r8, r3, #32
 8003ce4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003ce8:	d005      	beq.n	8003cf6 <__cvt+0x3e>
 8003cea:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003cee:	d100      	bne.n	8003cf2 <__cvt+0x3a>
 8003cf0:	3601      	adds	r6, #1
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	e000      	b.n	8003cf8 <__cvt+0x40>
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	aa07      	add	r2, sp, #28
 8003cfa:	9204      	str	r2, [sp, #16]
 8003cfc:	aa06      	add	r2, sp, #24
 8003cfe:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003d02:	e9cd 3600 	strd	r3, r6, [sp]
 8003d06:	4622      	mov	r2, r4
 8003d08:	462b      	mov	r3, r5
 8003d0a:	f000 fe4d 	bl	80049a8 <_dtoa_r>
 8003d0e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003d12:	4607      	mov	r7, r0
 8003d14:	d119      	bne.n	8003d4a <__cvt+0x92>
 8003d16:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003d18:	07db      	lsls	r3, r3, #31
 8003d1a:	d50e      	bpl.n	8003d3a <__cvt+0x82>
 8003d1c:	eb00 0906 	add.w	r9, r0, r6
 8003d20:	2200      	movs	r2, #0
 8003d22:	2300      	movs	r3, #0
 8003d24:	4620      	mov	r0, r4
 8003d26:	4629      	mov	r1, r5
 8003d28:	f7fc feaa 	bl	8000a80 <__aeabi_dcmpeq>
 8003d2c:	b108      	cbz	r0, 8003d32 <__cvt+0x7a>
 8003d2e:	f8cd 901c 	str.w	r9, [sp, #28]
 8003d32:	2230      	movs	r2, #48	@ 0x30
 8003d34:	9b07      	ldr	r3, [sp, #28]
 8003d36:	454b      	cmp	r3, r9
 8003d38:	d31e      	bcc.n	8003d78 <__cvt+0xc0>
 8003d3a:	4638      	mov	r0, r7
 8003d3c:	9b07      	ldr	r3, [sp, #28]
 8003d3e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003d40:	1bdb      	subs	r3, r3, r7
 8003d42:	6013      	str	r3, [r2, #0]
 8003d44:	b008      	add	sp, #32
 8003d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d4a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003d4e:	eb00 0906 	add.w	r9, r0, r6
 8003d52:	d1e5      	bne.n	8003d20 <__cvt+0x68>
 8003d54:	7803      	ldrb	r3, [r0, #0]
 8003d56:	2b30      	cmp	r3, #48	@ 0x30
 8003d58:	d10a      	bne.n	8003d70 <__cvt+0xb8>
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	4620      	mov	r0, r4
 8003d60:	4629      	mov	r1, r5
 8003d62:	f7fc fe8d 	bl	8000a80 <__aeabi_dcmpeq>
 8003d66:	b918      	cbnz	r0, 8003d70 <__cvt+0xb8>
 8003d68:	f1c6 0601 	rsb	r6, r6, #1
 8003d6c:	f8ca 6000 	str.w	r6, [sl]
 8003d70:	f8da 3000 	ldr.w	r3, [sl]
 8003d74:	4499      	add	r9, r3
 8003d76:	e7d3      	b.n	8003d20 <__cvt+0x68>
 8003d78:	1c59      	adds	r1, r3, #1
 8003d7a:	9107      	str	r1, [sp, #28]
 8003d7c:	701a      	strb	r2, [r3, #0]
 8003d7e:	e7d9      	b.n	8003d34 <__cvt+0x7c>

08003d80 <__exponent>:
 8003d80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d82:	2900      	cmp	r1, #0
 8003d84:	bfb6      	itet	lt
 8003d86:	232d      	movlt	r3, #45	@ 0x2d
 8003d88:	232b      	movge	r3, #43	@ 0x2b
 8003d8a:	4249      	neglt	r1, r1
 8003d8c:	2909      	cmp	r1, #9
 8003d8e:	7002      	strb	r2, [r0, #0]
 8003d90:	7043      	strb	r3, [r0, #1]
 8003d92:	dd29      	ble.n	8003de8 <__exponent+0x68>
 8003d94:	f10d 0307 	add.w	r3, sp, #7
 8003d98:	461d      	mov	r5, r3
 8003d9a:	270a      	movs	r7, #10
 8003d9c:	fbb1 f6f7 	udiv	r6, r1, r7
 8003da0:	461a      	mov	r2, r3
 8003da2:	fb07 1416 	mls	r4, r7, r6, r1
 8003da6:	3430      	adds	r4, #48	@ 0x30
 8003da8:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003dac:	460c      	mov	r4, r1
 8003dae:	2c63      	cmp	r4, #99	@ 0x63
 8003db0:	4631      	mov	r1, r6
 8003db2:	f103 33ff 	add.w	r3, r3, #4294967295
 8003db6:	dcf1      	bgt.n	8003d9c <__exponent+0x1c>
 8003db8:	3130      	adds	r1, #48	@ 0x30
 8003dba:	1e94      	subs	r4, r2, #2
 8003dbc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003dc0:	4623      	mov	r3, r4
 8003dc2:	1c41      	adds	r1, r0, #1
 8003dc4:	42ab      	cmp	r3, r5
 8003dc6:	d30a      	bcc.n	8003dde <__exponent+0x5e>
 8003dc8:	f10d 0309 	add.w	r3, sp, #9
 8003dcc:	1a9b      	subs	r3, r3, r2
 8003dce:	42ac      	cmp	r4, r5
 8003dd0:	bf88      	it	hi
 8003dd2:	2300      	movhi	r3, #0
 8003dd4:	3302      	adds	r3, #2
 8003dd6:	4403      	add	r3, r0
 8003dd8:	1a18      	subs	r0, r3, r0
 8003dda:	b003      	add	sp, #12
 8003ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dde:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003de2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003de6:	e7ed      	b.n	8003dc4 <__exponent+0x44>
 8003de8:	2330      	movs	r3, #48	@ 0x30
 8003dea:	3130      	adds	r1, #48	@ 0x30
 8003dec:	7083      	strb	r3, [r0, #2]
 8003dee:	70c1      	strb	r1, [r0, #3]
 8003df0:	1d03      	adds	r3, r0, #4
 8003df2:	e7f1      	b.n	8003dd8 <__exponent+0x58>

08003df4 <_printf_float>:
 8003df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003df8:	b091      	sub	sp, #68	@ 0x44
 8003dfa:	460c      	mov	r4, r1
 8003dfc:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003e00:	4616      	mov	r6, r2
 8003e02:	461f      	mov	r7, r3
 8003e04:	4605      	mov	r5, r0
 8003e06:	f000 fcbf 	bl	8004788 <_localeconv_r>
 8003e0a:	6803      	ldr	r3, [r0, #0]
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	9308      	str	r3, [sp, #32]
 8003e10:	f7fc fa0a 	bl	8000228 <strlen>
 8003e14:	2300      	movs	r3, #0
 8003e16:	930e      	str	r3, [sp, #56]	@ 0x38
 8003e18:	f8d8 3000 	ldr.w	r3, [r8]
 8003e1c:	9009      	str	r0, [sp, #36]	@ 0x24
 8003e1e:	3307      	adds	r3, #7
 8003e20:	f023 0307 	bic.w	r3, r3, #7
 8003e24:	f103 0208 	add.w	r2, r3, #8
 8003e28:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003e2c:	f8d4 b000 	ldr.w	fp, [r4]
 8003e30:	f8c8 2000 	str.w	r2, [r8]
 8003e34:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003e38:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003e3c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003e3e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003e42:	f04f 32ff 	mov.w	r2, #4294967295
 8003e46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003e4a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003e4e:	4b9c      	ldr	r3, [pc, #624]	@ (80040c0 <_printf_float+0x2cc>)
 8003e50:	f7fc fe48 	bl	8000ae4 <__aeabi_dcmpun>
 8003e54:	bb70      	cbnz	r0, 8003eb4 <_printf_float+0xc0>
 8003e56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003e5a:	f04f 32ff 	mov.w	r2, #4294967295
 8003e5e:	4b98      	ldr	r3, [pc, #608]	@ (80040c0 <_printf_float+0x2cc>)
 8003e60:	f7fc fe22 	bl	8000aa8 <__aeabi_dcmple>
 8003e64:	bb30      	cbnz	r0, 8003eb4 <_printf_float+0xc0>
 8003e66:	2200      	movs	r2, #0
 8003e68:	2300      	movs	r3, #0
 8003e6a:	4640      	mov	r0, r8
 8003e6c:	4649      	mov	r1, r9
 8003e6e:	f7fc fe11 	bl	8000a94 <__aeabi_dcmplt>
 8003e72:	b110      	cbz	r0, 8003e7a <_printf_float+0x86>
 8003e74:	232d      	movs	r3, #45	@ 0x2d
 8003e76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e7a:	4a92      	ldr	r2, [pc, #584]	@ (80040c4 <_printf_float+0x2d0>)
 8003e7c:	4b92      	ldr	r3, [pc, #584]	@ (80040c8 <_printf_float+0x2d4>)
 8003e7e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003e82:	bf8c      	ite	hi
 8003e84:	4690      	movhi	r8, r2
 8003e86:	4698      	movls	r8, r3
 8003e88:	2303      	movs	r3, #3
 8003e8a:	f04f 0900 	mov.w	r9, #0
 8003e8e:	6123      	str	r3, [r4, #16]
 8003e90:	f02b 0304 	bic.w	r3, fp, #4
 8003e94:	6023      	str	r3, [r4, #0]
 8003e96:	4633      	mov	r3, r6
 8003e98:	4621      	mov	r1, r4
 8003e9a:	4628      	mov	r0, r5
 8003e9c:	9700      	str	r7, [sp, #0]
 8003e9e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003ea0:	f000 f9d4 	bl	800424c <_printf_common>
 8003ea4:	3001      	adds	r0, #1
 8003ea6:	f040 8090 	bne.w	8003fca <_printf_float+0x1d6>
 8003eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8003eae:	b011      	add	sp, #68	@ 0x44
 8003eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eb4:	4642      	mov	r2, r8
 8003eb6:	464b      	mov	r3, r9
 8003eb8:	4640      	mov	r0, r8
 8003eba:	4649      	mov	r1, r9
 8003ebc:	f7fc fe12 	bl	8000ae4 <__aeabi_dcmpun>
 8003ec0:	b148      	cbz	r0, 8003ed6 <_printf_float+0xe2>
 8003ec2:	464b      	mov	r3, r9
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	bfb8      	it	lt
 8003ec8:	232d      	movlt	r3, #45	@ 0x2d
 8003eca:	4a80      	ldr	r2, [pc, #512]	@ (80040cc <_printf_float+0x2d8>)
 8003ecc:	bfb8      	it	lt
 8003ece:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003ed2:	4b7f      	ldr	r3, [pc, #508]	@ (80040d0 <_printf_float+0x2dc>)
 8003ed4:	e7d3      	b.n	8003e7e <_printf_float+0x8a>
 8003ed6:	6863      	ldr	r3, [r4, #4]
 8003ed8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003edc:	1c5a      	adds	r2, r3, #1
 8003ede:	d13f      	bne.n	8003f60 <_printf_float+0x16c>
 8003ee0:	2306      	movs	r3, #6
 8003ee2:	6063      	str	r3, [r4, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003eea:	6023      	str	r3, [r4, #0]
 8003eec:	9206      	str	r2, [sp, #24]
 8003eee:	aa0e      	add	r2, sp, #56	@ 0x38
 8003ef0:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003ef4:	aa0d      	add	r2, sp, #52	@ 0x34
 8003ef6:	9203      	str	r2, [sp, #12]
 8003ef8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003efc:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003f00:	6863      	ldr	r3, [r4, #4]
 8003f02:	4642      	mov	r2, r8
 8003f04:	9300      	str	r3, [sp, #0]
 8003f06:	4628      	mov	r0, r5
 8003f08:	464b      	mov	r3, r9
 8003f0a:	910a      	str	r1, [sp, #40]	@ 0x28
 8003f0c:	f7ff fed4 	bl	8003cb8 <__cvt>
 8003f10:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003f12:	4680      	mov	r8, r0
 8003f14:	2947      	cmp	r1, #71	@ 0x47
 8003f16:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003f18:	d128      	bne.n	8003f6c <_printf_float+0x178>
 8003f1a:	1cc8      	adds	r0, r1, #3
 8003f1c:	db02      	blt.n	8003f24 <_printf_float+0x130>
 8003f1e:	6863      	ldr	r3, [r4, #4]
 8003f20:	4299      	cmp	r1, r3
 8003f22:	dd40      	ble.n	8003fa6 <_printf_float+0x1b2>
 8003f24:	f1aa 0a02 	sub.w	sl, sl, #2
 8003f28:	fa5f fa8a 	uxtb.w	sl, sl
 8003f2c:	4652      	mov	r2, sl
 8003f2e:	3901      	subs	r1, #1
 8003f30:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003f34:	910d      	str	r1, [sp, #52]	@ 0x34
 8003f36:	f7ff ff23 	bl	8003d80 <__exponent>
 8003f3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003f3c:	4681      	mov	r9, r0
 8003f3e:	1813      	adds	r3, r2, r0
 8003f40:	2a01      	cmp	r2, #1
 8003f42:	6123      	str	r3, [r4, #16]
 8003f44:	dc02      	bgt.n	8003f4c <_printf_float+0x158>
 8003f46:	6822      	ldr	r2, [r4, #0]
 8003f48:	07d2      	lsls	r2, r2, #31
 8003f4a:	d501      	bpl.n	8003f50 <_printf_float+0x15c>
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	6123      	str	r3, [r4, #16]
 8003f50:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d09e      	beq.n	8003e96 <_printf_float+0xa2>
 8003f58:	232d      	movs	r3, #45	@ 0x2d
 8003f5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f5e:	e79a      	b.n	8003e96 <_printf_float+0xa2>
 8003f60:	2947      	cmp	r1, #71	@ 0x47
 8003f62:	d1bf      	bne.n	8003ee4 <_printf_float+0xf0>
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d1bd      	bne.n	8003ee4 <_printf_float+0xf0>
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e7ba      	b.n	8003ee2 <_printf_float+0xee>
 8003f6c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003f70:	d9dc      	bls.n	8003f2c <_printf_float+0x138>
 8003f72:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003f76:	d118      	bne.n	8003faa <_printf_float+0x1b6>
 8003f78:	2900      	cmp	r1, #0
 8003f7a:	6863      	ldr	r3, [r4, #4]
 8003f7c:	dd0b      	ble.n	8003f96 <_printf_float+0x1a2>
 8003f7e:	6121      	str	r1, [r4, #16]
 8003f80:	b913      	cbnz	r3, 8003f88 <_printf_float+0x194>
 8003f82:	6822      	ldr	r2, [r4, #0]
 8003f84:	07d0      	lsls	r0, r2, #31
 8003f86:	d502      	bpl.n	8003f8e <_printf_float+0x19a>
 8003f88:	3301      	adds	r3, #1
 8003f8a:	440b      	add	r3, r1
 8003f8c:	6123      	str	r3, [r4, #16]
 8003f8e:	f04f 0900 	mov.w	r9, #0
 8003f92:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003f94:	e7dc      	b.n	8003f50 <_printf_float+0x15c>
 8003f96:	b913      	cbnz	r3, 8003f9e <_printf_float+0x1aa>
 8003f98:	6822      	ldr	r2, [r4, #0]
 8003f9a:	07d2      	lsls	r2, r2, #31
 8003f9c:	d501      	bpl.n	8003fa2 <_printf_float+0x1ae>
 8003f9e:	3302      	adds	r3, #2
 8003fa0:	e7f4      	b.n	8003f8c <_printf_float+0x198>
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e7f2      	b.n	8003f8c <_printf_float+0x198>
 8003fa6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003faa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003fac:	4299      	cmp	r1, r3
 8003fae:	db05      	blt.n	8003fbc <_printf_float+0x1c8>
 8003fb0:	6823      	ldr	r3, [r4, #0]
 8003fb2:	6121      	str	r1, [r4, #16]
 8003fb4:	07d8      	lsls	r0, r3, #31
 8003fb6:	d5ea      	bpl.n	8003f8e <_printf_float+0x19a>
 8003fb8:	1c4b      	adds	r3, r1, #1
 8003fba:	e7e7      	b.n	8003f8c <_printf_float+0x198>
 8003fbc:	2900      	cmp	r1, #0
 8003fbe:	bfcc      	ite	gt
 8003fc0:	2201      	movgt	r2, #1
 8003fc2:	f1c1 0202 	rsble	r2, r1, #2
 8003fc6:	4413      	add	r3, r2
 8003fc8:	e7e0      	b.n	8003f8c <_printf_float+0x198>
 8003fca:	6823      	ldr	r3, [r4, #0]
 8003fcc:	055a      	lsls	r2, r3, #21
 8003fce:	d407      	bmi.n	8003fe0 <_printf_float+0x1ec>
 8003fd0:	6923      	ldr	r3, [r4, #16]
 8003fd2:	4642      	mov	r2, r8
 8003fd4:	4631      	mov	r1, r6
 8003fd6:	4628      	mov	r0, r5
 8003fd8:	47b8      	blx	r7
 8003fda:	3001      	adds	r0, #1
 8003fdc:	d12b      	bne.n	8004036 <_printf_float+0x242>
 8003fde:	e764      	b.n	8003eaa <_printf_float+0xb6>
 8003fe0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003fe4:	f240 80dc 	bls.w	80041a0 <_printf_float+0x3ac>
 8003fe8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003fec:	2200      	movs	r2, #0
 8003fee:	2300      	movs	r3, #0
 8003ff0:	f7fc fd46 	bl	8000a80 <__aeabi_dcmpeq>
 8003ff4:	2800      	cmp	r0, #0
 8003ff6:	d033      	beq.n	8004060 <_printf_float+0x26c>
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	4631      	mov	r1, r6
 8003ffc:	4628      	mov	r0, r5
 8003ffe:	4a35      	ldr	r2, [pc, #212]	@ (80040d4 <_printf_float+0x2e0>)
 8004000:	47b8      	blx	r7
 8004002:	3001      	adds	r0, #1
 8004004:	f43f af51 	beq.w	8003eaa <_printf_float+0xb6>
 8004008:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800400c:	4543      	cmp	r3, r8
 800400e:	db02      	blt.n	8004016 <_printf_float+0x222>
 8004010:	6823      	ldr	r3, [r4, #0]
 8004012:	07d8      	lsls	r0, r3, #31
 8004014:	d50f      	bpl.n	8004036 <_printf_float+0x242>
 8004016:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800401a:	4631      	mov	r1, r6
 800401c:	4628      	mov	r0, r5
 800401e:	47b8      	blx	r7
 8004020:	3001      	adds	r0, #1
 8004022:	f43f af42 	beq.w	8003eaa <_printf_float+0xb6>
 8004026:	f04f 0900 	mov.w	r9, #0
 800402a:	f108 38ff 	add.w	r8, r8, #4294967295
 800402e:	f104 0a1a 	add.w	sl, r4, #26
 8004032:	45c8      	cmp	r8, r9
 8004034:	dc09      	bgt.n	800404a <_printf_float+0x256>
 8004036:	6823      	ldr	r3, [r4, #0]
 8004038:	079b      	lsls	r3, r3, #30
 800403a:	f100 8102 	bmi.w	8004242 <_printf_float+0x44e>
 800403e:	68e0      	ldr	r0, [r4, #12]
 8004040:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004042:	4298      	cmp	r0, r3
 8004044:	bfb8      	it	lt
 8004046:	4618      	movlt	r0, r3
 8004048:	e731      	b.n	8003eae <_printf_float+0xba>
 800404a:	2301      	movs	r3, #1
 800404c:	4652      	mov	r2, sl
 800404e:	4631      	mov	r1, r6
 8004050:	4628      	mov	r0, r5
 8004052:	47b8      	blx	r7
 8004054:	3001      	adds	r0, #1
 8004056:	f43f af28 	beq.w	8003eaa <_printf_float+0xb6>
 800405a:	f109 0901 	add.w	r9, r9, #1
 800405e:	e7e8      	b.n	8004032 <_printf_float+0x23e>
 8004060:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004062:	2b00      	cmp	r3, #0
 8004064:	dc38      	bgt.n	80040d8 <_printf_float+0x2e4>
 8004066:	2301      	movs	r3, #1
 8004068:	4631      	mov	r1, r6
 800406a:	4628      	mov	r0, r5
 800406c:	4a19      	ldr	r2, [pc, #100]	@ (80040d4 <_printf_float+0x2e0>)
 800406e:	47b8      	blx	r7
 8004070:	3001      	adds	r0, #1
 8004072:	f43f af1a 	beq.w	8003eaa <_printf_float+0xb6>
 8004076:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800407a:	ea59 0303 	orrs.w	r3, r9, r3
 800407e:	d102      	bne.n	8004086 <_printf_float+0x292>
 8004080:	6823      	ldr	r3, [r4, #0]
 8004082:	07d9      	lsls	r1, r3, #31
 8004084:	d5d7      	bpl.n	8004036 <_printf_float+0x242>
 8004086:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800408a:	4631      	mov	r1, r6
 800408c:	4628      	mov	r0, r5
 800408e:	47b8      	blx	r7
 8004090:	3001      	adds	r0, #1
 8004092:	f43f af0a 	beq.w	8003eaa <_printf_float+0xb6>
 8004096:	f04f 0a00 	mov.w	sl, #0
 800409a:	f104 0b1a 	add.w	fp, r4, #26
 800409e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80040a0:	425b      	negs	r3, r3
 80040a2:	4553      	cmp	r3, sl
 80040a4:	dc01      	bgt.n	80040aa <_printf_float+0x2b6>
 80040a6:	464b      	mov	r3, r9
 80040a8:	e793      	b.n	8003fd2 <_printf_float+0x1de>
 80040aa:	2301      	movs	r3, #1
 80040ac:	465a      	mov	r2, fp
 80040ae:	4631      	mov	r1, r6
 80040b0:	4628      	mov	r0, r5
 80040b2:	47b8      	blx	r7
 80040b4:	3001      	adds	r0, #1
 80040b6:	f43f aef8 	beq.w	8003eaa <_printf_float+0xb6>
 80040ba:	f10a 0a01 	add.w	sl, sl, #1
 80040be:	e7ee      	b.n	800409e <_printf_float+0x2aa>
 80040c0:	7fefffff 	.word	0x7fefffff
 80040c4:	0800662c 	.word	0x0800662c
 80040c8:	08006628 	.word	0x08006628
 80040cc:	08006634 	.word	0x08006634
 80040d0:	08006630 	.word	0x08006630
 80040d4:	08006638 	.word	0x08006638
 80040d8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80040da:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80040de:	4553      	cmp	r3, sl
 80040e0:	bfa8      	it	ge
 80040e2:	4653      	movge	r3, sl
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	4699      	mov	r9, r3
 80040e8:	dc36      	bgt.n	8004158 <_printf_float+0x364>
 80040ea:	f04f 0b00 	mov.w	fp, #0
 80040ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80040f2:	f104 021a 	add.w	r2, r4, #26
 80040f6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80040f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80040fa:	eba3 0309 	sub.w	r3, r3, r9
 80040fe:	455b      	cmp	r3, fp
 8004100:	dc31      	bgt.n	8004166 <_printf_float+0x372>
 8004102:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004104:	459a      	cmp	sl, r3
 8004106:	dc3a      	bgt.n	800417e <_printf_float+0x38a>
 8004108:	6823      	ldr	r3, [r4, #0]
 800410a:	07da      	lsls	r2, r3, #31
 800410c:	d437      	bmi.n	800417e <_printf_float+0x38a>
 800410e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004110:	ebaa 0903 	sub.w	r9, sl, r3
 8004114:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004116:	ebaa 0303 	sub.w	r3, sl, r3
 800411a:	4599      	cmp	r9, r3
 800411c:	bfa8      	it	ge
 800411e:	4699      	movge	r9, r3
 8004120:	f1b9 0f00 	cmp.w	r9, #0
 8004124:	dc33      	bgt.n	800418e <_printf_float+0x39a>
 8004126:	f04f 0800 	mov.w	r8, #0
 800412a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800412e:	f104 0b1a 	add.w	fp, r4, #26
 8004132:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004134:	ebaa 0303 	sub.w	r3, sl, r3
 8004138:	eba3 0309 	sub.w	r3, r3, r9
 800413c:	4543      	cmp	r3, r8
 800413e:	f77f af7a 	ble.w	8004036 <_printf_float+0x242>
 8004142:	2301      	movs	r3, #1
 8004144:	465a      	mov	r2, fp
 8004146:	4631      	mov	r1, r6
 8004148:	4628      	mov	r0, r5
 800414a:	47b8      	blx	r7
 800414c:	3001      	adds	r0, #1
 800414e:	f43f aeac 	beq.w	8003eaa <_printf_float+0xb6>
 8004152:	f108 0801 	add.w	r8, r8, #1
 8004156:	e7ec      	b.n	8004132 <_printf_float+0x33e>
 8004158:	4642      	mov	r2, r8
 800415a:	4631      	mov	r1, r6
 800415c:	4628      	mov	r0, r5
 800415e:	47b8      	blx	r7
 8004160:	3001      	adds	r0, #1
 8004162:	d1c2      	bne.n	80040ea <_printf_float+0x2f6>
 8004164:	e6a1      	b.n	8003eaa <_printf_float+0xb6>
 8004166:	2301      	movs	r3, #1
 8004168:	4631      	mov	r1, r6
 800416a:	4628      	mov	r0, r5
 800416c:	920a      	str	r2, [sp, #40]	@ 0x28
 800416e:	47b8      	blx	r7
 8004170:	3001      	adds	r0, #1
 8004172:	f43f ae9a 	beq.w	8003eaa <_printf_float+0xb6>
 8004176:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004178:	f10b 0b01 	add.w	fp, fp, #1
 800417c:	e7bb      	b.n	80040f6 <_printf_float+0x302>
 800417e:	4631      	mov	r1, r6
 8004180:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004184:	4628      	mov	r0, r5
 8004186:	47b8      	blx	r7
 8004188:	3001      	adds	r0, #1
 800418a:	d1c0      	bne.n	800410e <_printf_float+0x31a>
 800418c:	e68d      	b.n	8003eaa <_printf_float+0xb6>
 800418e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004190:	464b      	mov	r3, r9
 8004192:	4631      	mov	r1, r6
 8004194:	4628      	mov	r0, r5
 8004196:	4442      	add	r2, r8
 8004198:	47b8      	blx	r7
 800419a:	3001      	adds	r0, #1
 800419c:	d1c3      	bne.n	8004126 <_printf_float+0x332>
 800419e:	e684      	b.n	8003eaa <_printf_float+0xb6>
 80041a0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80041a4:	f1ba 0f01 	cmp.w	sl, #1
 80041a8:	dc01      	bgt.n	80041ae <_printf_float+0x3ba>
 80041aa:	07db      	lsls	r3, r3, #31
 80041ac:	d536      	bpl.n	800421c <_printf_float+0x428>
 80041ae:	2301      	movs	r3, #1
 80041b0:	4642      	mov	r2, r8
 80041b2:	4631      	mov	r1, r6
 80041b4:	4628      	mov	r0, r5
 80041b6:	47b8      	blx	r7
 80041b8:	3001      	adds	r0, #1
 80041ba:	f43f ae76 	beq.w	8003eaa <_printf_float+0xb6>
 80041be:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80041c2:	4631      	mov	r1, r6
 80041c4:	4628      	mov	r0, r5
 80041c6:	47b8      	blx	r7
 80041c8:	3001      	adds	r0, #1
 80041ca:	f43f ae6e 	beq.w	8003eaa <_printf_float+0xb6>
 80041ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80041d2:	2200      	movs	r2, #0
 80041d4:	2300      	movs	r3, #0
 80041d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80041da:	f7fc fc51 	bl	8000a80 <__aeabi_dcmpeq>
 80041de:	b9c0      	cbnz	r0, 8004212 <_printf_float+0x41e>
 80041e0:	4653      	mov	r3, sl
 80041e2:	f108 0201 	add.w	r2, r8, #1
 80041e6:	4631      	mov	r1, r6
 80041e8:	4628      	mov	r0, r5
 80041ea:	47b8      	blx	r7
 80041ec:	3001      	adds	r0, #1
 80041ee:	d10c      	bne.n	800420a <_printf_float+0x416>
 80041f0:	e65b      	b.n	8003eaa <_printf_float+0xb6>
 80041f2:	2301      	movs	r3, #1
 80041f4:	465a      	mov	r2, fp
 80041f6:	4631      	mov	r1, r6
 80041f8:	4628      	mov	r0, r5
 80041fa:	47b8      	blx	r7
 80041fc:	3001      	adds	r0, #1
 80041fe:	f43f ae54 	beq.w	8003eaa <_printf_float+0xb6>
 8004202:	f108 0801 	add.w	r8, r8, #1
 8004206:	45d0      	cmp	r8, sl
 8004208:	dbf3      	blt.n	80041f2 <_printf_float+0x3fe>
 800420a:	464b      	mov	r3, r9
 800420c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004210:	e6e0      	b.n	8003fd4 <_printf_float+0x1e0>
 8004212:	f04f 0800 	mov.w	r8, #0
 8004216:	f104 0b1a 	add.w	fp, r4, #26
 800421a:	e7f4      	b.n	8004206 <_printf_float+0x412>
 800421c:	2301      	movs	r3, #1
 800421e:	4642      	mov	r2, r8
 8004220:	e7e1      	b.n	80041e6 <_printf_float+0x3f2>
 8004222:	2301      	movs	r3, #1
 8004224:	464a      	mov	r2, r9
 8004226:	4631      	mov	r1, r6
 8004228:	4628      	mov	r0, r5
 800422a:	47b8      	blx	r7
 800422c:	3001      	adds	r0, #1
 800422e:	f43f ae3c 	beq.w	8003eaa <_printf_float+0xb6>
 8004232:	f108 0801 	add.w	r8, r8, #1
 8004236:	68e3      	ldr	r3, [r4, #12]
 8004238:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800423a:	1a5b      	subs	r3, r3, r1
 800423c:	4543      	cmp	r3, r8
 800423e:	dcf0      	bgt.n	8004222 <_printf_float+0x42e>
 8004240:	e6fd      	b.n	800403e <_printf_float+0x24a>
 8004242:	f04f 0800 	mov.w	r8, #0
 8004246:	f104 0919 	add.w	r9, r4, #25
 800424a:	e7f4      	b.n	8004236 <_printf_float+0x442>

0800424c <_printf_common>:
 800424c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004250:	4616      	mov	r6, r2
 8004252:	4698      	mov	r8, r3
 8004254:	688a      	ldr	r2, [r1, #8]
 8004256:	690b      	ldr	r3, [r1, #16]
 8004258:	4607      	mov	r7, r0
 800425a:	4293      	cmp	r3, r2
 800425c:	bfb8      	it	lt
 800425e:	4613      	movlt	r3, r2
 8004260:	6033      	str	r3, [r6, #0]
 8004262:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004266:	460c      	mov	r4, r1
 8004268:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800426c:	b10a      	cbz	r2, 8004272 <_printf_common+0x26>
 800426e:	3301      	adds	r3, #1
 8004270:	6033      	str	r3, [r6, #0]
 8004272:	6823      	ldr	r3, [r4, #0]
 8004274:	0699      	lsls	r1, r3, #26
 8004276:	bf42      	ittt	mi
 8004278:	6833      	ldrmi	r3, [r6, #0]
 800427a:	3302      	addmi	r3, #2
 800427c:	6033      	strmi	r3, [r6, #0]
 800427e:	6825      	ldr	r5, [r4, #0]
 8004280:	f015 0506 	ands.w	r5, r5, #6
 8004284:	d106      	bne.n	8004294 <_printf_common+0x48>
 8004286:	f104 0a19 	add.w	sl, r4, #25
 800428a:	68e3      	ldr	r3, [r4, #12]
 800428c:	6832      	ldr	r2, [r6, #0]
 800428e:	1a9b      	subs	r3, r3, r2
 8004290:	42ab      	cmp	r3, r5
 8004292:	dc2b      	bgt.n	80042ec <_printf_common+0xa0>
 8004294:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004298:	6822      	ldr	r2, [r4, #0]
 800429a:	3b00      	subs	r3, #0
 800429c:	bf18      	it	ne
 800429e:	2301      	movne	r3, #1
 80042a0:	0692      	lsls	r2, r2, #26
 80042a2:	d430      	bmi.n	8004306 <_printf_common+0xba>
 80042a4:	4641      	mov	r1, r8
 80042a6:	4638      	mov	r0, r7
 80042a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80042ac:	47c8      	blx	r9
 80042ae:	3001      	adds	r0, #1
 80042b0:	d023      	beq.n	80042fa <_printf_common+0xae>
 80042b2:	6823      	ldr	r3, [r4, #0]
 80042b4:	6922      	ldr	r2, [r4, #16]
 80042b6:	f003 0306 	and.w	r3, r3, #6
 80042ba:	2b04      	cmp	r3, #4
 80042bc:	bf14      	ite	ne
 80042be:	2500      	movne	r5, #0
 80042c0:	6833      	ldreq	r3, [r6, #0]
 80042c2:	f04f 0600 	mov.w	r6, #0
 80042c6:	bf08      	it	eq
 80042c8:	68e5      	ldreq	r5, [r4, #12]
 80042ca:	f104 041a 	add.w	r4, r4, #26
 80042ce:	bf08      	it	eq
 80042d0:	1aed      	subeq	r5, r5, r3
 80042d2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80042d6:	bf08      	it	eq
 80042d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042dc:	4293      	cmp	r3, r2
 80042de:	bfc4      	itt	gt
 80042e0:	1a9b      	subgt	r3, r3, r2
 80042e2:	18ed      	addgt	r5, r5, r3
 80042e4:	42b5      	cmp	r5, r6
 80042e6:	d11a      	bne.n	800431e <_printf_common+0xd2>
 80042e8:	2000      	movs	r0, #0
 80042ea:	e008      	b.n	80042fe <_printf_common+0xb2>
 80042ec:	2301      	movs	r3, #1
 80042ee:	4652      	mov	r2, sl
 80042f0:	4641      	mov	r1, r8
 80042f2:	4638      	mov	r0, r7
 80042f4:	47c8      	blx	r9
 80042f6:	3001      	adds	r0, #1
 80042f8:	d103      	bne.n	8004302 <_printf_common+0xb6>
 80042fa:	f04f 30ff 	mov.w	r0, #4294967295
 80042fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004302:	3501      	adds	r5, #1
 8004304:	e7c1      	b.n	800428a <_printf_common+0x3e>
 8004306:	2030      	movs	r0, #48	@ 0x30
 8004308:	18e1      	adds	r1, r4, r3
 800430a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800430e:	1c5a      	adds	r2, r3, #1
 8004310:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004314:	4422      	add	r2, r4
 8004316:	3302      	adds	r3, #2
 8004318:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800431c:	e7c2      	b.n	80042a4 <_printf_common+0x58>
 800431e:	2301      	movs	r3, #1
 8004320:	4622      	mov	r2, r4
 8004322:	4641      	mov	r1, r8
 8004324:	4638      	mov	r0, r7
 8004326:	47c8      	blx	r9
 8004328:	3001      	adds	r0, #1
 800432a:	d0e6      	beq.n	80042fa <_printf_common+0xae>
 800432c:	3601      	adds	r6, #1
 800432e:	e7d9      	b.n	80042e4 <_printf_common+0x98>

08004330 <_printf_i>:
 8004330:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004334:	7e0f      	ldrb	r7, [r1, #24]
 8004336:	4691      	mov	r9, r2
 8004338:	2f78      	cmp	r7, #120	@ 0x78
 800433a:	4680      	mov	r8, r0
 800433c:	460c      	mov	r4, r1
 800433e:	469a      	mov	sl, r3
 8004340:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004342:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004346:	d807      	bhi.n	8004358 <_printf_i+0x28>
 8004348:	2f62      	cmp	r7, #98	@ 0x62
 800434a:	d80a      	bhi.n	8004362 <_printf_i+0x32>
 800434c:	2f00      	cmp	r7, #0
 800434e:	f000 80d1 	beq.w	80044f4 <_printf_i+0x1c4>
 8004352:	2f58      	cmp	r7, #88	@ 0x58
 8004354:	f000 80b8 	beq.w	80044c8 <_printf_i+0x198>
 8004358:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800435c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004360:	e03a      	b.n	80043d8 <_printf_i+0xa8>
 8004362:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004366:	2b15      	cmp	r3, #21
 8004368:	d8f6      	bhi.n	8004358 <_printf_i+0x28>
 800436a:	a101      	add	r1, pc, #4	@ (adr r1, 8004370 <_printf_i+0x40>)
 800436c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004370:	080043c9 	.word	0x080043c9
 8004374:	080043dd 	.word	0x080043dd
 8004378:	08004359 	.word	0x08004359
 800437c:	08004359 	.word	0x08004359
 8004380:	08004359 	.word	0x08004359
 8004384:	08004359 	.word	0x08004359
 8004388:	080043dd 	.word	0x080043dd
 800438c:	08004359 	.word	0x08004359
 8004390:	08004359 	.word	0x08004359
 8004394:	08004359 	.word	0x08004359
 8004398:	08004359 	.word	0x08004359
 800439c:	080044db 	.word	0x080044db
 80043a0:	08004407 	.word	0x08004407
 80043a4:	08004495 	.word	0x08004495
 80043a8:	08004359 	.word	0x08004359
 80043ac:	08004359 	.word	0x08004359
 80043b0:	080044fd 	.word	0x080044fd
 80043b4:	08004359 	.word	0x08004359
 80043b8:	08004407 	.word	0x08004407
 80043bc:	08004359 	.word	0x08004359
 80043c0:	08004359 	.word	0x08004359
 80043c4:	0800449d 	.word	0x0800449d
 80043c8:	6833      	ldr	r3, [r6, #0]
 80043ca:	1d1a      	adds	r2, r3, #4
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	6032      	str	r2, [r6, #0]
 80043d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80043d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80043d8:	2301      	movs	r3, #1
 80043da:	e09c      	b.n	8004516 <_printf_i+0x1e6>
 80043dc:	6833      	ldr	r3, [r6, #0]
 80043de:	6820      	ldr	r0, [r4, #0]
 80043e0:	1d19      	adds	r1, r3, #4
 80043e2:	6031      	str	r1, [r6, #0]
 80043e4:	0606      	lsls	r6, r0, #24
 80043e6:	d501      	bpl.n	80043ec <_printf_i+0xbc>
 80043e8:	681d      	ldr	r5, [r3, #0]
 80043ea:	e003      	b.n	80043f4 <_printf_i+0xc4>
 80043ec:	0645      	lsls	r5, r0, #25
 80043ee:	d5fb      	bpl.n	80043e8 <_printf_i+0xb8>
 80043f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80043f4:	2d00      	cmp	r5, #0
 80043f6:	da03      	bge.n	8004400 <_printf_i+0xd0>
 80043f8:	232d      	movs	r3, #45	@ 0x2d
 80043fa:	426d      	negs	r5, r5
 80043fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004400:	230a      	movs	r3, #10
 8004402:	4858      	ldr	r0, [pc, #352]	@ (8004564 <_printf_i+0x234>)
 8004404:	e011      	b.n	800442a <_printf_i+0xfa>
 8004406:	6821      	ldr	r1, [r4, #0]
 8004408:	6833      	ldr	r3, [r6, #0]
 800440a:	0608      	lsls	r0, r1, #24
 800440c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004410:	d402      	bmi.n	8004418 <_printf_i+0xe8>
 8004412:	0649      	lsls	r1, r1, #25
 8004414:	bf48      	it	mi
 8004416:	b2ad      	uxthmi	r5, r5
 8004418:	2f6f      	cmp	r7, #111	@ 0x6f
 800441a:	6033      	str	r3, [r6, #0]
 800441c:	bf14      	ite	ne
 800441e:	230a      	movne	r3, #10
 8004420:	2308      	moveq	r3, #8
 8004422:	4850      	ldr	r0, [pc, #320]	@ (8004564 <_printf_i+0x234>)
 8004424:	2100      	movs	r1, #0
 8004426:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800442a:	6866      	ldr	r6, [r4, #4]
 800442c:	2e00      	cmp	r6, #0
 800442e:	60a6      	str	r6, [r4, #8]
 8004430:	db05      	blt.n	800443e <_printf_i+0x10e>
 8004432:	6821      	ldr	r1, [r4, #0]
 8004434:	432e      	orrs	r6, r5
 8004436:	f021 0104 	bic.w	r1, r1, #4
 800443a:	6021      	str	r1, [r4, #0]
 800443c:	d04b      	beq.n	80044d6 <_printf_i+0x1a6>
 800443e:	4616      	mov	r6, r2
 8004440:	fbb5 f1f3 	udiv	r1, r5, r3
 8004444:	fb03 5711 	mls	r7, r3, r1, r5
 8004448:	5dc7      	ldrb	r7, [r0, r7]
 800444a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800444e:	462f      	mov	r7, r5
 8004450:	42bb      	cmp	r3, r7
 8004452:	460d      	mov	r5, r1
 8004454:	d9f4      	bls.n	8004440 <_printf_i+0x110>
 8004456:	2b08      	cmp	r3, #8
 8004458:	d10b      	bne.n	8004472 <_printf_i+0x142>
 800445a:	6823      	ldr	r3, [r4, #0]
 800445c:	07df      	lsls	r7, r3, #31
 800445e:	d508      	bpl.n	8004472 <_printf_i+0x142>
 8004460:	6923      	ldr	r3, [r4, #16]
 8004462:	6861      	ldr	r1, [r4, #4]
 8004464:	4299      	cmp	r1, r3
 8004466:	bfde      	ittt	le
 8004468:	2330      	movle	r3, #48	@ 0x30
 800446a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800446e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004472:	1b92      	subs	r2, r2, r6
 8004474:	6122      	str	r2, [r4, #16]
 8004476:	464b      	mov	r3, r9
 8004478:	4621      	mov	r1, r4
 800447a:	4640      	mov	r0, r8
 800447c:	f8cd a000 	str.w	sl, [sp]
 8004480:	aa03      	add	r2, sp, #12
 8004482:	f7ff fee3 	bl	800424c <_printf_common>
 8004486:	3001      	adds	r0, #1
 8004488:	d14a      	bne.n	8004520 <_printf_i+0x1f0>
 800448a:	f04f 30ff 	mov.w	r0, #4294967295
 800448e:	b004      	add	sp, #16
 8004490:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004494:	6823      	ldr	r3, [r4, #0]
 8004496:	f043 0320 	orr.w	r3, r3, #32
 800449a:	6023      	str	r3, [r4, #0]
 800449c:	2778      	movs	r7, #120	@ 0x78
 800449e:	4832      	ldr	r0, [pc, #200]	@ (8004568 <_printf_i+0x238>)
 80044a0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80044a4:	6823      	ldr	r3, [r4, #0]
 80044a6:	6831      	ldr	r1, [r6, #0]
 80044a8:	061f      	lsls	r7, r3, #24
 80044aa:	f851 5b04 	ldr.w	r5, [r1], #4
 80044ae:	d402      	bmi.n	80044b6 <_printf_i+0x186>
 80044b0:	065f      	lsls	r7, r3, #25
 80044b2:	bf48      	it	mi
 80044b4:	b2ad      	uxthmi	r5, r5
 80044b6:	6031      	str	r1, [r6, #0]
 80044b8:	07d9      	lsls	r1, r3, #31
 80044ba:	bf44      	itt	mi
 80044bc:	f043 0320 	orrmi.w	r3, r3, #32
 80044c0:	6023      	strmi	r3, [r4, #0]
 80044c2:	b11d      	cbz	r5, 80044cc <_printf_i+0x19c>
 80044c4:	2310      	movs	r3, #16
 80044c6:	e7ad      	b.n	8004424 <_printf_i+0xf4>
 80044c8:	4826      	ldr	r0, [pc, #152]	@ (8004564 <_printf_i+0x234>)
 80044ca:	e7e9      	b.n	80044a0 <_printf_i+0x170>
 80044cc:	6823      	ldr	r3, [r4, #0]
 80044ce:	f023 0320 	bic.w	r3, r3, #32
 80044d2:	6023      	str	r3, [r4, #0]
 80044d4:	e7f6      	b.n	80044c4 <_printf_i+0x194>
 80044d6:	4616      	mov	r6, r2
 80044d8:	e7bd      	b.n	8004456 <_printf_i+0x126>
 80044da:	6833      	ldr	r3, [r6, #0]
 80044dc:	6825      	ldr	r5, [r4, #0]
 80044de:	1d18      	adds	r0, r3, #4
 80044e0:	6961      	ldr	r1, [r4, #20]
 80044e2:	6030      	str	r0, [r6, #0]
 80044e4:	062e      	lsls	r6, r5, #24
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	d501      	bpl.n	80044ee <_printf_i+0x1be>
 80044ea:	6019      	str	r1, [r3, #0]
 80044ec:	e002      	b.n	80044f4 <_printf_i+0x1c4>
 80044ee:	0668      	lsls	r0, r5, #25
 80044f0:	d5fb      	bpl.n	80044ea <_printf_i+0x1ba>
 80044f2:	8019      	strh	r1, [r3, #0]
 80044f4:	2300      	movs	r3, #0
 80044f6:	4616      	mov	r6, r2
 80044f8:	6123      	str	r3, [r4, #16]
 80044fa:	e7bc      	b.n	8004476 <_printf_i+0x146>
 80044fc:	6833      	ldr	r3, [r6, #0]
 80044fe:	2100      	movs	r1, #0
 8004500:	1d1a      	adds	r2, r3, #4
 8004502:	6032      	str	r2, [r6, #0]
 8004504:	681e      	ldr	r6, [r3, #0]
 8004506:	6862      	ldr	r2, [r4, #4]
 8004508:	4630      	mov	r0, r6
 800450a:	f000 f9b4 	bl	8004876 <memchr>
 800450e:	b108      	cbz	r0, 8004514 <_printf_i+0x1e4>
 8004510:	1b80      	subs	r0, r0, r6
 8004512:	6060      	str	r0, [r4, #4]
 8004514:	6863      	ldr	r3, [r4, #4]
 8004516:	6123      	str	r3, [r4, #16]
 8004518:	2300      	movs	r3, #0
 800451a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800451e:	e7aa      	b.n	8004476 <_printf_i+0x146>
 8004520:	4632      	mov	r2, r6
 8004522:	4649      	mov	r1, r9
 8004524:	4640      	mov	r0, r8
 8004526:	6923      	ldr	r3, [r4, #16]
 8004528:	47d0      	blx	sl
 800452a:	3001      	adds	r0, #1
 800452c:	d0ad      	beq.n	800448a <_printf_i+0x15a>
 800452e:	6823      	ldr	r3, [r4, #0]
 8004530:	079b      	lsls	r3, r3, #30
 8004532:	d413      	bmi.n	800455c <_printf_i+0x22c>
 8004534:	68e0      	ldr	r0, [r4, #12]
 8004536:	9b03      	ldr	r3, [sp, #12]
 8004538:	4298      	cmp	r0, r3
 800453a:	bfb8      	it	lt
 800453c:	4618      	movlt	r0, r3
 800453e:	e7a6      	b.n	800448e <_printf_i+0x15e>
 8004540:	2301      	movs	r3, #1
 8004542:	4632      	mov	r2, r6
 8004544:	4649      	mov	r1, r9
 8004546:	4640      	mov	r0, r8
 8004548:	47d0      	blx	sl
 800454a:	3001      	adds	r0, #1
 800454c:	d09d      	beq.n	800448a <_printf_i+0x15a>
 800454e:	3501      	adds	r5, #1
 8004550:	68e3      	ldr	r3, [r4, #12]
 8004552:	9903      	ldr	r1, [sp, #12]
 8004554:	1a5b      	subs	r3, r3, r1
 8004556:	42ab      	cmp	r3, r5
 8004558:	dcf2      	bgt.n	8004540 <_printf_i+0x210>
 800455a:	e7eb      	b.n	8004534 <_printf_i+0x204>
 800455c:	2500      	movs	r5, #0
 800455e:	f104 0619 	add.w	r6, r4, #25
 8004562:	e7f5      	b.n	8004550 <_printf_i+0x220>
 8004564:	0800663a 	.word	0x0800663a
 8004568:	0800664b 	.word	0x0800664b

0800456c <std>:
 800456c:	2300      	movs	r3, #0
 800456e:	b510      	push	{r4, lr}
 8004570:	4604      	mov	r4, r0
 8004572:	e9c0 3300 	strd	r3, r3, [r0]
 8004576:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800457a:	6083      	str	r3, [r0, #8]
 800457c:	8181      	strh	r1, [r0, #12]
 800457e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004580:	81c2      	strh	r2, [r0, #14]
 8004582:	6183      	str	r3, [r0, #24]
 8004584:	4619      	mov	r1, r3
 8004586:	2208      	movs	r2, #8
 8004588:	305c      	adds	r0, #92	@ 0x5c
 800458a:	f000 f8f4 	bl	8004776 <memset>
 800458e:	4b0d      	ldr	r3, [pc, #52]	@ (80045c4 <std+0x58>)
 8004590:	6224      	str	r4, [r4, #32]
 8004592:	6263      	str	r3, [r4, #36]	@ 0x24
 8004594:	4b0c      	ldr	r3, [pc, #48]	@ (80045c8 <std+0x5c>)
 8004596:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004598:	4b0c      	ldr	r3, [pc, #48]	@ (80045cc <std+0x60>)
 800459a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800459c:	4b0c      	ldr	r3, [pc, #48]	@ (80045d0 <std+0x64>)
 800459e:	6323      	str	r3, [r4, #48]	@ 0x30
 80045a0:	4b0c      	ldr	r3, [pc, #48]	@ (80045d4 <std+0x68>)
 80045a2:	429c      	cmp	r4, r3
 80045a4:	d006      	beq.n	80045b4 <std+0x48>
 80045a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80045aa:	4294      	cmp	r4, r2
 80045ac:	d002      	beq.n	80045b4 <std+0x48>
 80045ae:	33d0      	adds	r3, #208	@ 0xd0
 80045b0:	429c      	cmp	r4, r3
 80045b2:	d105      	bne.n	80045c0 <std+0x54>
 80045b4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80045b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045bc:	f000 b958 	b.w	8004870 <__retarget_lock_init_recursive>
 80045c0:	bd10      	pop	{r4, pc}
 80045c2:	bf00      	nop
 80045c4:	080046f1 	.word	0x080046f1
 80045c8:	08004713 	.word	0x08004713
 80045cc:	0800474b 	.word	0x0800474b
 80045d0:	0800476f 	.word	0x0800476f
 80045d4:	20000330 	.word	0x20000330

080045d8 <stdio_exit_handler>:
 80045d8:	4a02      	ldr	r2, [pc, #8]	@ (80045e4 <stdio_exit_handler+0xc>)
 80045da:	4903      	ldr	r1, [pc, #12]	@ (80045e8 <stdio_exit_handler+0x10>)
 80045dc:	4803      	ldr	r0, [pc, #12]	@ (80045ec <stdio_exit_handler+0x14>)
 80045de:	f000 b869 	b.w	80046b4 <_fwalk_sglue>
 80045e2:	bf00      	nop
 80045e4:	2000000c 	.word	0x2000000c
 80045e8:	08005f41 	.word	0x08005f41
 80045ec:	2000001c 	.word	0x2000001c

080045f0 <cleanup_stdio>:
 80045f0:	6841      	ldr	r1, [r0, #4]
 80045f2:	4b0c      	ldr	r3, [pc, #48]	@ (8004624 <cleanup_stdio+0x34>)
 80045f4:	b510      	push	{r4, lr}
 80045f6:	4299      	cmp	r1, r3
 80045f8:	4604      	mov	r4, r0
 80045fa:	d001      	beq.n	8004600 <cleanup_stdio+0x10>
 80045fc:	f001 fca0 	bl	8005f40 <_fflush_r>
 8004600:	68a1      	ldr	r1, [r4, #8]
 8004602:	4b09      	ldr	r3, [pc, #36]	@ (8004628 <cleanup_stdio+0x38>)
 8004604:	4299      	cmp	r1, r3
 8004606:	d002      	beq.n	800460e <cleanup_stdio+0x1e>
 8004608:	4620      	mov	r0, r4
 800460a:	f001 fc99 	bl	8005f40 <_fflush_r>
 800460e:	68e1      	ldr	r1, [r4, #12]
 8004610:	4b06      	ldr	r3, [pc, #24]	@ (800462c <cleanup_stdio+0x3c>)
 8004612:	4299      	cmp	r1, r3
 8004614:	d004      	beq.n	8004620 <cleanup_stdio+0x30>
 8004616:	4620      	mov	r0, r4
 8004618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800461c:	f001 bc90 	b.w	8005f40 <_fflush_r>
 8004620:	bd10      	pop	{r4, pc}
 8004622:	bf00      	nop
 8004624:	20000330 	.word	0x20000330
 8004628:	20000398 	.word	0x20000398
 800462c:	20000400 	.word	0x20000400

08004630 <global_stdio_init.part.0>:
 8004630:	b510      	push	{r4, lr}
 8004632:	4b0b      	ldr	r3, [pc, #44]	@ (8004660 <global_stdio_init.part.0+0x30>)
 8004634:	4c0b      	ldr	r4, [pc, #44]	@ (8004664 <global_stdio_init.part.0+0x34>)
 8004636:	4a0c      	ldr	r2, [pc, #48]	@ (8004668 <global_stdio_init.part.0+0x38>)
 8004638:	4620      	mov	r0, r4
 800463a:	601a      	str	r2, [r3, #0]
 800463c:	2104      	movs	r1, #4
 800463e:	2200      	movs	r2, #0
 8004640:	f7ff ff94 	bl	800456c <std>
 8004644:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004648:	2201      	movs	r2, #1
 800464a:	2109      	movs	r1, #9
 800464c:	f7ff ff8e 	bl	800456c <std>
 8004650:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004654:	2202      	movs	r2, #2
 8004656:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800465a:	2112      	movs	r1, #18
 800465c:	f7ff bf86 	b.w	800456c <std>
 8004660:	20000468 	.word	0x20000468
 8004664:	20000330 	.word	0x20000330
 8004668:	080045d9 	.word	0x080045d9

0800466c <__sfp_lock_acquire>:
 800466c:	4801      	ldr	r0, [pc, #4]	@ (8004674 <__sfp_lock_acquire+0x8>)
 800466e:	f000 b900 	b.w	8004872 <__retarget_lock_acquire_recursive>
 8004672:	bf00      	nop
 8004674:	20000471 	.word	0x20000471

08004678 <__sfp_lock_release>:
 8004678:	4801      	ldr	r0, [pc, #4]	@ (8004680 <__sfp_lock_release+0x8>)
 800467a:	f000 b8fb 	b.w	8004874 <__retarget_lock_release_recursive>
 800467e:	bf00      	nop
 8004680:	20000471 	.word	0x20000471

08004684 <__sinit>:
 8004684:	b510      	push	{r4, lr}
 8004686:	4604      	mov	r4, r0
 8004688:	f7ff fff0 	bl	800466c <__sfp_lock_acquire>
 800468c:	6a23      	ldr	r3, [r4, #32]
 800468e:	b11b      	cbz	r3, 8004698 <__sinit+0x14>
 8004690:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004694:	f7ff bff0 	b.w	8004678 <__sfp_lock_release>
 8004698:	4b04      	ldr	r3, [pc, #16]	@ (80046ac <__sinit+0x28>)
 800469a:	6223      	str	r3, [r4, #32]
 800469c:	4b04      	ldr	r3, [pc, #16]	@ (80046b0 <__sinit+0x2c>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d1f5      	bne.n	8004690 <__sinit+0xc>
 80046a4:	f7ff ffc4 	bl	8004630 <global_stdio_init.part.0>
 80046a8:	e7f2      	b.n	8004690 <__sinit+0xc>
 80046aa:	bf00      	nop
 80046ac:	080045f1 	.word	0x080045f1
 80046b0:	20000468 	.word	0x20000468

080046b4 <_fwalk_sglue>:
 80046b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046b8:	4607      	mov	r7, r0
 80046ba:	4688      	mov	r8, r1
 80046bc:	4614      	mov	r4, r2
 80046be:	2600      	movs	r6, #0
 80046c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80046c4:	f1b9 0901 	subs.w	r9, r9, #1
 80046c8:	d505      	bpl.n	80046d6 <_fwalk_sglue+0x22>
 80046ca:	6824      	ldr	r4, [r4, #0]
 80046cc:	2c00      	cmp	r4, #0
 80046ce:	d1f7      	bne.n	80046c0 <_fwalk_sglue+0xc>
 80046d0:	4630      	mov	r0, r6
 80046d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046d6:	89ab      	ldrh	r3, [r5, #12]
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d907      	bls.n	80046ec <_fwalk_sglue+0x38>
 80046dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80046e0:	3301      	adds	r3, #1
 80046e2:	d003      	beq.n	80046ec <_fwalk_sglue+0x38>
 80046e4:	4629      	mov	r1, r5
 80046e6:	4638      	mov	r0, r7
 80046e8:	47c0      	blx	r8
 80046ea:	4306      	orrs	r6, r0
 80046ec:	3568      	adds	r5, #104	@ 0x68
 80046ee:	e7e9      	b.n	80046c4 <_fwalk_sglue+0x10>

080046f0 <__sread>:
 80046f0:	b510      	push	{r4, lr}
 80046f2:	460c      	mov	r4, r1
 80046f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046f8:	f000 f86c 	bl	80047d4 <_read_r>
 80046fc:	2800      	cmp	r0, #0
 80046fe:	bfab      	itete	ge
 8004700:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004702:	89a3      	ldrhlt	r3, [r4, #12]
 8004704:	181b      	addge	r3, r3, r0
 8004706:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800470a:	bfac      	ite	ge
 800470c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800470e:	81a3      	strhlt	r3, [r4, #12]
 8004710:	bd10      	pop	{r4, pc}

08004712 <__swrite>:
 8004712:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004716:	461f      	mov	r7, r3
 8004718:	898b      	ldrh	r3, [r1, #12]
 800471a:	4605      	mov	r5, r0
 800471c:	05db      	lsls	r3, r3, #23
 800471e:	460c      	mov	r4, r1
 8004720:	4616      	mov	r6, r2
 8004722:	d505      	bpl.n	8004730 <__swrite+0x1e>
 8004724:	2302      	movs	r3, #2
 8004726:	2200      	movs	r2, #0
 8004728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800472c:	f000 f840 	bl	80047b0 <_lseek_r>
 8004730:	89a3      	ldrh	r3, [r4, #12]
 8004732:	4632      	mov	r2, r6
 8004734:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004738:	81a3      	strh	r3, [r4, #12]
 800473a:	4628      	mov	r0, r5
 800473c:	463b      	mov	r3, r7
 800473e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004742:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004746:	f000 b857 	b.w	80047f8 <_write_r>

0800474a <__sseek>:
 800474a:	b510      	push	{r4, lr}
 800474c:	460c      	mov	r4, r1
 800474e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004752:	f000 f82d 	bl	80047b0 <_lseek_r>
 8004756:	1c43      	adds	r3, r0, #1
 8004758:	89a3      	ldrh	r3, [r4, #12]
 800475a:	bf15      	itete	ne
 800475c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800475e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004762:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004766:	81a3      	strheq	r3, [r4, #12]
 8004768:	bf18      	it	ne
 800476a:	81a3      	strhne	r3, [r4, #12]
 800476c:	bd10      	pop	{r4, pc}

0800476e <__sclose>:
 800476e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004772:	f000 b80d 	b.w	8004790 <_close_r>

08004776 <memset>:
 8004776:	4603      	mov	r3, r0
 8004778:	4402      	add	r2, r0
 800477a:	4293      	cmp	r3, r2
 800477c:	d100      	bne.n	8004780 <memset+0xa>
 800477e:	4770      	bx	lr
 8004780:	f803 1b01 	strb.w	r1, [r3], #1
 8004784:	e7f9      	b.n	800477a <memset+0x4>
	...

08004788 <_localeconv_r>:
 8004788:	4800      	ldr	r0, [pc, #0]	@ (800478c <_localeconv_r+0x4>)
 800478a:	4770      	bx	lr
 800478c:	20000158 	.word	0x20000158

08004790 <_close_r>:
 8004790:	b538      	push	{r3, r4, r5, lr}
 8004792:	2300      	movs	r3, #0
 8004794:	4d05      	ldr	r5, [pc, #20]	@ (80047ac <_close_r+0x1c>)
 8004796:	4604      	mov	r4, r0
 8004798:	4608      	mov	r0, r1
 800479a:	602b      	str	r3, [r5, #0]
 800479c:	f7fc ff97 	bl	80016ce <_close>
 80047a0:	1c43      	adds	r3, r0, #1
 80047a2:	d102      	bne.n	80047aa <_close_r+0x1a>
 80047a4:	682b      	ldr	r3, [r5, #0]
 80047a6:	b103      	cbz	r3, 80047aa <_close_r+0x1a>
 80047a8:	6023      	str	r3, [r4, #0]
 80047aa:	bd38      	pop	{r3, r4, r5, pc}
 80047ac:	2000046c 	.word	0x2000046c

080047b0 <_lseek_r>:
 80047b0:	b538      	push	{r3, r4, r5, lr}
 80047b2:	4604      	mov	r4, r0
 80047b4:	4608      	mov	r0, r1
 80047b6:	4611      	mov	r1, r2
 80047b8:	2200      	movs	r2, #0
 80047ba:	4d05      	ldr	r5, [pc, #20]	@ (80047d0 <_lseek_r+0x20>)
 80047bc:	602a      	str	r2, [r5, #0]
 80047be:	461a      	mov	r2, r3
 80047c0:	f7fc ffa9 	bl	8001716 <_lseek>
 80047c4:	1c43      	adds	r3, r0, #1
 80047c6:	d102      	bne.n	80047ce <_lseek_r+0x1e>
 80047c8:	682b      	ldr	r3, [r5, #0]
 80047ca:	b103      	cbz	r3, 80047ce <_lseek_r+0x1e>
 80047cc:	6023      	str	r3, [r4, #0]
 80047ce:	bd38      	pop	{r3, r4, r5, pc}
 80047d0:	2000046c 	.word	0x2000046c

080047d4 <_read_r>:
 80047d4:	b538      	push	{r3, r4, r5, lr}
 80047d6:	4604      	mov	r4, r0
 80047d8:	4608      	mov	r0, r1
 80047da:	4611      	mov	r1, r2
 80047dc:	2200      	movs	r2, #0
 80047de:	4d05      	ldr	r5, [pc, #20]	@ (80047f4 <_read_r+0x20>)
 80047e0:	602a      	str	r2, [r5, #0]
 80047e2:	461a      	mov	r2, r3
 80047e4:	f7fc ff3a 	bl	800165c <_read>
 80047e8:	1c43      	adds	r3, r0, #1
 80047ea:	d102      	bne.n	80047f2 <_read_r+0x1e>
 80047ec:	682b      	ldr	r3, [r5, #0]
 80047ee:	b103      	cbz	r3, 80047f2 <_read_r+0x1e>
 80047f0:	6023      	str	r3, [r4, #0]
 80047f2:	bd38      	pop	{r3, r4, r5, pc}
 80047f4:	2000046c 	.word	0x2000046c

080047f8 <_write_r>:
 80047f8:	b538      	push	{r3, r4, r5, lr}
 80047fa:	4604      	mov	r4, r0
 80047fc:	4608      	mov	r0, r1
 80047fe:	4611      	mov	r1, r2
 8004800:	2200      	movs	r2, #0
 8004802:	4d05      	ldr	r5, [pc, #20]	@ (8004818 <_write_r+0x20>)
 8004804:	602a      	str	r2, [r5, #0]
 8004806:	461a      	mov	r2, r3
 8004808:	f7fc ff45 	bl	8001696 <_write>
 800480c:	1c43      	adds	r3, r0, #1
 800480e:	d102      	bne.n	8004816 <_write_r+0x1e>
 8004810:	682b      	ldr	r3, [r5, #0]
 8004812:	b103      	cbz	r3, 8004816 <_write_r+0x1e>
 8004814:	6023      	str	r3, [r4, #0]
 8004816:	bd38      	pop	{r3, r4, r5, pc}
 8004818:	2000046c 	.word	0x2000046c

0800481c <__errno>:
 800481c:	4b01      	ldr	r3, [pc, #4]	@ (8004824 <__errno+0x8>)
 800481e:	6818      	ldr	r0, [r3, #0]
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	20000018 	.word	0x20000018

08004828 <__libc_init_array>:
 8004828:	b570      	push	{r4, r5, r6, lr}
 800482a:	2600      	movs	r6, #0
 800482c:	4d0c      	ldr	r5, [pc, #48]	@ (8004860 <__libc_init_array+0x38>)
 800482e:	4c0d      	ldr	r4, [pc, #52]	@ (8004864 <__libc_init_array+0x3c>)
 8004830:	1b64      	subs	r4, r4, r5
 8004832:	10a4      	asrs	r4, r4, #2
 8004834:	42a6      	cmp	r6, r4
 8004836:	d109      	bne.n	800484c <__libc_init_array+0x24>
 8004838:	f001 fece 	bl	80065d8 <_init>
 800483c:	2600      	movs	r6, #0
 800483e:	4d0a      	ldr	r5, [pc, #40]	@ (8004868 <__libc_init_array+0x40>)
 8004840:	4c0a      	ldr	r4, [pc, #40]	@ (800486c <__libc_init_array+0x44>)
 8004842:	1b64      	subs	r4, r4, r5
 8004844:	10a4      	asrs	r4, r4, #2
 8004846:	42a6      	cmp	r6, r4
 8004848:	d105      	bne.n	8004856 <__libc_init_array+0x2e>
 800484a:	bd70      	pop	{r4, r5, r6, pc}
 800484c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004850:	4798      	blx	r3
 8004852:	3601      	adds	r6, #1
 8004854:	e7ee      	b.n	8004834 <__libc_init_array+0xc>
 8004856:	f855 3b04 	ldr.w	r3, [r5], #4
 800485a:	4798      	blx	r3
 800485c:	3601      	adds	r6, #1
 800485e:	e7f2      	b.n	8004846 <__libc_init_array+0x1e>
 8004860:	080069a4 	.word	0x080069a4
 8004864:	080069a4 	.word	0x080069a4
 8004868:	080069a4 	.word	0x080069a4
 800486c:	080069a8 	.word	0x080069a8

08004870 <__retarget_lock_init_recursive>:
 8004870:	4770      	bx	lr

08004872 <__retarget_lock_acquire_recursive>:
 8004872:	4770      	bx	lr

08004874 <__retarget_lock_release_recursive>:
 8004874:	4770      	bx	lr

08004876 <memchr>:
 8004876:	4603      	mov	r3, r0
 8004878:	b510      	push	{r4, lr}
 800487a:	b2c9      	uxtb	r1, r1
 800487c:	4402      	add	r2, r0
 800487e:	4293      	cmp	r3, r2
 8004880:	4618      	mov	r0, r3
 8004882:	d101      	bne.n	8004888 <memchr+0x12>
 8004884:	2000      	movs	r0, #0
 8004886:	e003      	b.n	8004890 <memchr+0x1a>
 8004888:	7804      	ldrb	r4, [r0, #0]
 800488a:	3301      	adds	r3, #1
 800488c:	428c      	cmp	r4, r1
 800488e:	d1f6      	bne.n	800487e <memchr+0x8>
 8004890:	bd10      	pop	{r4, pc}

08004892 <quorem>:
 8004892:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004896:	6903      	ldr	r3, [r0, #16]
 8004898:	690c      	ldr	r4, [r1, #16]
 800489a:	4607      	mov	r7, r0
 800489c:	42a3      	cmp	r3, r4
 800489e:	db7e      	blt.n	800499e <quorem+0x10c>
 80048a0:	3c01      	subs	r4, #1
 80048a2:	00a3      	lsls	r3, r4, #2
 80048a4:	f100 0514 	add.w	r5, r0, #20
 80048a8:	f101 0814 	add.w	r8, r1, #20
 80048ac:	9300      	str	r3, [sp, #0]
 80048ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80048b2:	9301      	str	r3, [sp, #4]
 80048b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80048b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80048bc:	3301      	adds	r3, #1
 80048be:	429a      	cmp	r2, r3
 80048c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80048c4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80048c8:	d32e      	bcc.n	8004928 <quorem+0x96>
 80048ca:	f04f 0a00 	mov.w	sl, #0
 80048ce:	46c4      	mov	ip, r8
 80048d0:	46ae      	mov	lr, r5
 80048d2:	46d3      	mov	fp, sl
 80048d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80048d8:	b298      	uxth	r0, r3
 80048da:	fb06 a000 	mla	r0, r6, r0, sl
 80048de:	0c1b      	lsrs	r3, r3, #16
 80048e0:	0c02      	lsrs	r2, r0, #16
 80048e2:	fb06 2303 	mla	r3, r6, r3, r2
 80048e6:	f8de 2000 	ldr.w	r2, [lr]
 80048ea:	b280      	uxth	r0, r0
 80048ec:	b292      	uxth	r2, r2
 80048ee:	1a12      	subs	r2, r2, r0
 80048f0:	445a      	add	r2, fp
 80048f2:	f8de 0000 	ldr.w	r0, [lr]
 80048f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004900:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004904:	b292      	uxth	r2, r2
 8004906:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800490a:	45e1      	cmp	r9, ip
 800490c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004910:	f84e 2b04 	str.w	r2, [lr], #4
 8004914:	d2de      	bcs.n	80048d4 <quorem+0x42>
 8004916:	9b00      	ldr	r3, [sp, #0]
 8004918:	58eb      	ldr	r3, [r5, r3]
 800491a:	b92b      	cbnz	r3, 8004928 <quorem+0x96>
 800491c:	9b01      	ldr	r3, [sp, #4]
 800491e:	3b04      	subs	r3, #4
 8004920:	429d      	cmp	r5, r3
 8004922:	461a      	mov	r2, r3
 8004924:	d32f      	bcc.n	8004986 <quorem+0xf4>
 8004926:	613c      	str	r4, [r7, #16]
 8004928:	4638      	mov	r0, r7
 800492a:	f001 f981 	bl	8005c30 <__mcmp>
 800492e:	2800      	cmp	r0, #0
 8004930:	db25      	blt.n	800497e <quorem+0xec>
 8004932:	4629      	mov	r1, r5
 8004934:	2000      	movs	r0, #0
 8004936:	f858 2b04 	ldr.w	r2, [r8], #4
 800493a:	f8d1 c000 	ldr.w	ip, [r1]
 800493e:	fa1f fe82 	uxth.w	lr, r2
 8004942:	fa1f f38c 	uxth.w	r3, ip
 8004946:	eba3 030e 	sub.w	r3, r3, lr
 800494a:	4403      	add	r3, r0
 800494c:	0c12      	lsrs	r2, r2, #16
 800494e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004952:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004956:	b29b      	uxth	r3, r3
 8004958:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800495c:	45c1      	cmp	r9, r8
 800495e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004962:	f841 3b04 	str.w	r3, [r1], #4
 8004966:	d2e6      	bcs.n	8004936 <quorem+0xa4>
 8004968:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800496c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004970:	b922      	cbnz	r2, 800497c <quorem+0xea>
 8004972:	3b04      	subs	r3, #4
 8004974:	429d      	cmp	r5, r3
 8004976:	461a      	mov	r2, r3
 8004978:	d30b      	bcc.n	8004992 <quorem+0x100>
 800497a:	613c      	str	r4, [r7, #16]
 800497c:	3601      	adds	r6, #1
 800497e:	4630      	mov	r0, r6
 8004980:	b003      	add	sp, #12
 8004982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004986:	6812      	ldr	r2, [r2, #0]
 8004988:	3b04      	subs	r3, #4
 800498a:	2a00      	cmp	r2, #0
 800498c:	d1cb      	bne.n	8004926 <quorem+0x94>
 800498e:	3c01      	subs	r4, #1
 8004990:	e7c6      	b.n	8004920 <quorem+0x8e>
 8004992:	6812      	ldr	r2, [r2, #0]
 8004994:	3b04      	subs	r3, #4
 8004996:	2a00      	cmp	r2, #0
 8004998:	d1ef      	bne.n	800497a <quorem+0xe8>
 800499a:	3c01      	subs	r4, #1
 800499c:	e7ea      	b.n	8004974 <quorem+0xe2>
 800499e:	2000      	movs	r0, #0
 80049a0:	e7ee      	b.n	8004980 <quorem+0xee>
 80049a2:	0000      	movs	r0, r0
 80049a4:	0000      	movs	r0, r0
	...

080049a8 <_dtoa_r>:
 80049a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049ac:	4614      	mov	r4, r2
 80049ae:	461d      	mov	r5, r3
 80049b0:	69c7      	ldr	r7, [r0, #28]
 80049b2:	b097      	sub	sp, #92	@ 0x5c
 80049b4:	4681      	mov	r9, r0
 80049b6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80049ba:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80049bc:	b97f      	cbnz	r7, 80049de <_dtoa_r+0x36>
 80049be:	2010      	movs	r0, #16
 80049c0:	f000 fe0e 	bl	80055e0 <malloc>
 80049c4:	4602      	mov	r2, r0
 80049c6:	f8c9 001c 	str.w	r0, [r9, #28]
 80049ca:	b920      	cbnz	r0, 80049d6 <_dtoa_r+0x2e>
 80049cc:	21ef      	movs	r1, #239	@ 0xef
 80049ce:	4bac      	ldr	r3, [pc, #688]	@ (8004c80 <_dtoa_r+0x2d8>)
 80049d0:	48ac      	ldr	r0, [pc, #688]	@ (8004c84 <_dtoa_r+0x2dc>)
 80049d2:	f001 fafb 	bl	8005fcc <__assert_func>
 80049d6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80049da:	6007      	str	r7, [r0, #0]
 80049dc:	60c7      	str	r7, [r0, #12]
 80049de:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80049e2:	6819      	ldr	r1, [r3, #0]
 80049e4:	b159      	cbz	r1, 80049fe <_dtoa_r+0x56>
 80049e6:	685a      	ldr	r2, [r3, #4]
 80049e8:	2301      	movs	r3, #1
 80049ea:	4093      	lsls	r3, r2
 80049ec:	604a      	str	r2, [r1, #4]
 80049ee:	608b      	str	r3, [r1, #8]
 80049f0:	4648      	mov	r0, r9
 80049f2:	f000 feeb 	bl	80057cc <_Bfree>
 80049f6:	2200      	movs	r2, #0
 80049f8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80049fc:	601a      	str	r2, [r3, #0]
 80049fe:	1e2b      	subs	r3, r5, #0
 8004a00:	bfaf      	iteee	ge
 8004a02:	2300      	movge	r3, #0
 8004a04:	2201      	movlt	r2, #1
 8004a06:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004a0a:	9307      	strlt	r3, [sp, #28]
 8004a0c:	bfa8      	it	ge
 8004a0e:	6033      	strge	r3, [r6, #0]
 8004a10:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8004a14:	4b9c      	ldr	r3, [pc, #624]	@ (8004c88 <_dtoa_r+0x2e0>)
 8004a16:	bfb8      	it	lt
 8004a18:	6032      	strlt	r2, [r6, #0]
 8004a1a:	ea33 0308 	bics.w	r3, r3, r8
 8004a1e:	d112      	bne.n	8004a46 <_dtoa_r+0x9e>
 8004a20:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004a24:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004a26:	6013      	str	r3, [r2, #0]
 8004a28:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004a2c:	4323      	orrs	r3, r4
 8004a2e:	f000 855e 	beq.w	80054ee <_dtoa_r+0xb46>
 8004a32:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004a34:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004c8c <_dtoa_r+0x2e4>
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f000 8560 	beq.w	80054fe <_dtoa_r+0xb56>
 8004a3e:	f10a 0303 	add.w	r3, sl, #3
 8004a42:	f000 bd5a 	b.w	80054fa <_dtoa_r+0xb52>
 8004a46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004a4a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004a4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004a52:	2200      	movs	r2, #0
 8004a54:	2300      	movs	r3, #0
 8004a56:	f7fc f813 	bl	8000a80 <__aeabi_dcmpeq>
 8004a5a:	4607      	mov	r7, r0
 8004a5c:	b158      	cbz	r0, 8004a76 <_dtoa_r+0xce>
 8004a5e:	2301      	movs	r3, #1
 8004a60:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004a62:	6013      	str	r3, [r2, #0]
 8004a64:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004a66:	b113      	cbz	r3, 8004a6e <_dtoa_r+0xc6>
 8004a68:	4b89      	ldr	r3, [pc, #548]	@ (8004c90 <_dtoa_r+0x2e8>)
 8004a6a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004a6c:	6013      	str	r3, [r2, #0]
 8004a6e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8004c94 <_dtoa_r+0x2ec>
 8004a72:	f000 bd44 	b.w	80054fe <_dtoa_r+0xb56>
 8004a76:	ab14      	add	r3, sp, #80	@ 0x50
 8004a78:	9301      	str	r3, [sp, #4]
 8004a7a:	ab15      	add	r3, sp, #84	@ 0x54
 8004a7c:	9300      	str	r3, [sp, #0]
 8004a7e:	4648      	mov	r0, r9
 8004a80:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004a84:	f001 f984 	bl	8005d90 <__d2b>
 8004a88:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004a8c:	9003      	str	r0, [sp, #12]
 8004a8e:	2e00      	cmp	r6, #0
 8004a90:	d078      	beq.n	8004b84 <_dtoa_r+0x1dc>
 8004a92:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004a96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a98:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004a9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004aa0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004aa4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004aa8:	9712      	str	r7, [sp, #72]	@ 0x48
 8004aaa:	4619      	mov	r1, r3
 8004aac:	2200      	movs	r2, #0
 8004aae:	4b7a      	ldr	r3, [pc, #488]	@ (8004c98 <_dtoa_r+0x2f0>)
 8004ab0:	f7fb fbc6 	bl	8000240 <__aeabi_dsub>
 8004ab4:	a36c      	add	r3, pc, #432	@ (adr r3, 8004c68 <_dtoa_r+0x2c0>)
 8004ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aba:	f7fb fd79 	bl	80005b0 <__aeabi_dmul>
 8004abe:	a36c      	add	r3, pc, #432	@ (adr r3, 8004c70 <_dtoa_r+0x2c8>)
 8004ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac4:	f7fb fbbe 	bl	8000244 <__adddf3>
 8004ac8:	4604      	mov	r4, r0
 8004aca:	4630      	mov	r0, r6
 8004acc:	460d      	mov	r5, r1
 8004ace:	f7fb fd05 	bl	80004dc <__aeabi_i2d>
 8004ad2:	a369      	add	r3, pc, #420	@ (adr r3, 8004c78 <_dtoa_r+0x2d0>)
 8004ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad8:	f7fb fd6a 	bl	80005b0 <__aeabi_dmul>
 8004adc:	4602      	mov	r2, r0
 8004ade:	460b      	mov	r3, r1
 8004ae0:	4620      	mov	r0, r4
 8004ae2:	4629      	mov	r1, r5
 8004ae4:	f7fb fbae 	bl	8000244 <__adddf3>
 8004ae8:	4604      	mov	r4, r0
 8004aea:	460d      	mov	r5, r1
 8004aec:	f7fc f810 	bl	8000b10 <__aeabi_d2iz>
 8004af0:	2200      	movs	r2, #0
 8004af2:	4607      	mov	r7, r0
 8004af4:	2300      	movs	r3, #0
 8004af6:	4620      	mov	r0, r4
 8004af8:	4629      	mov	r1, r5
 8004afa:	f7fb ffcb 	bl	8000a94 <__aeabi_dcmplt>
 8004afe:	b140      	cbz	r0, 8004b12 <_dtoa_r+0x16a>
 8004b00:	4638      	mov	r0, r7
 8004b02:	f7fb fceb 	bl	80004dc <__aeabi_i2d>
 8004b06:	4622      	mov	r2, r4
 8004b08:	462b      	mov	r3, r5
 8004b0a:	f7fb ffb9 	bl	8000a80 <__aeabi_dcmpeq>
 8004b0e:	b900      	cbnz	r0, 8004b12 <_dtoa_r+0x16a>
 8004b10:	3f01      	subs	r7, #1
 8004b12:	2f16      	cmp	r7, #22
 8004b14:	d854      	bhi.n	8004bc0 <_dtoa_r+0x218>
 8004b16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004b1a:	4b60      	ldr	r3, [pc, #384]	@ (8004c9c <_dtoa_r+0x2f4>)
 8004b1c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b24:	f7fb ffb6 	bl	8000a94 <__aeabi_dcmplt>
 8004b28:	2800      	cmp	r0, #0
 8004b2a:	d04b      	beq.n	8004bc4 <_dtoa_r+0x21c>
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	3f01      	subs	r7, #1
 8004b30:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004b32:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004b34:	1b9b      	subs	r3, r3, r6
 8004b36:	1e5a      	subs	r2, r3, #1
 8004b38:	bf49      	itett	mi
 8004b3a:	f1c3 0301 	rsbmi	r3, r3, #1
 8004b3e:	2300      	movpl	r3, #0
 8004b40:	9304      	strmi	r3, [sp, #16]
 8004b42:	2300      	movmi	r3, #0
 8004b44:	9209      	str	r2, [sp, #36]	@ 0x24
 8004b46:	bf54      	ite	pl
 8004b48:	9304      	strpl	r3, [sp, #16]
 8004b4a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8004b4c:	2f00      	cmp	r7, #0
 8004b4e:	db3b      	blt.n	8004bc8 <_dtoa_r+0x220>
 8004b50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b52:	970e      	str	r7, [sp, #56]	@ 0x38
 8004b54:	443b      	add	r3, r7
 8004b56:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b58:	2300      	movs	r3, #0
 8004b5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004b5c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004b5e:	2b09      	cmp	r3, #9
 8004b60:	d865      	bhi.n	8004c2e <_dtoa_r+0x286>
 8004b62:	2b05      	cmp	r3, #5
 8004b64:	bfc4      	itt	gt
 8004b66:	3b04      	subgt	r3, #4
 8004b68:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004b6a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004b6c:	bfc8      	it	gt
 8004b6e:	2400      	movgt	r4, #0
 8004b70:	f1a3 0302 	sub.w	r3, r3, #2
 8004b74:	bfd8      	it	le
 8004b76:	2401      	movle	r4, #1
 8004b78:	2b03      	cmp	r3, #3
 8004b7a:	d864      	bhi.n	8004c46 <_dtoa_r+0x29e>
 8004b7c:	e8df f003 	tbb	[pc, r3]
 8004b80:	2c385553 	.word	0x2c385553
 8004b84:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004b88:	441e      	add	r6, r3
 8004b8a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004b8e:	2b20      	cmp	r3, #32
 8004b90:	bfc1      	itttt	gt
 8004b92:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004b96:	fa08 f803 	lslgt.w	r8, r8, r3
 8004b9a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004b9e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004ba2:	bfd6      	itet	le
 8004ba4:	f1c3 0320 	rsble	r3, r3, #32
 8004ba8:	ea48 0003 	orrgt.w	r0, r8, r3
 8004bac:	fa04 f003 	lslle.w	r0, r4, r3
 8004bb0:	f7fb fc84 	bl	80004bc <__aeabi_ui2d>
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004bba:	3e01      	subs	r6, #1
 8004bbc:	9212      	str	r2, [sp, #72]	@ 0x48
 8004bbe:	e774      	b.n	8004aaa <_dtoa_r+0x102>
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e7b5      	b.n	8004b30 <_dtoa_r+0x188>
 8004bc4:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004bc6:	e7b4      	b.n	8004b32 <_dtoa_r+0x18a>
 8004bc8:	9b04      	ldr	r3, [sp, #16]
 8004bca:	1bdb      	subs	r3, r3, r7
 8004bcc:	9304      	str	r3, [sp, #16]
 8004bce:	427b      	negs	r3, r7
 8004bd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	930e      	str	r3, [sp, #56]	@ 0x38
 8004bd6:	e7c1      	b.n	8004b5c <_dtoa_r+0x1b4>
 8004bd8:	2301      	movs	r3, #1
 8004bda:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004bdc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004bde:	eb07 0b03 	add.w	fp, r7, r3
 8004be2:	f10b 0301 	add.w	r3, fp, #1
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	9308      	str	r3, [sp, #32]
 8004bea:	bfb8      	it	lt
 8004bec:	2301      	movlt	r3, #1
 8004bee:	e006      	b.n	8004bfe <_dtoa_r+0x256>
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004bf4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	dd28      	ble.n	8004c4c <_dtoa_r+0x2a4>
 8004bfa:	469b      	mov	fp, r3
 8004bfc:	9308      	str	r3, [sp, #32]
 8004bfe:	2100      	movs	r1, #0
 8004c00:	2204      	movs	r2, #4
 8004c02:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004c06:	f102 0514 	add.w	r5, r2, #20
 8004c0a:	429d      	cmp	r5, r3
 8004c0c:	d926      	bls.n	8004c5c <_dtoa_r+0x2b4>
 8004c0e:	6041      	str	r1, [r0, #4]
 8004c10:	4648      	mov	r0, r9
 8004c12:	f000 fd9b 	bl	800574c <_Balloc>
 8004c16:	4682      	mov	sl, r0
 8004c18:	2800      	cmp	r0, #0
 8004c1a:	d143      	bne.n	8004ca4 <_dtoa_r+0x2fc>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	f240 11af 	movw	r1, #431	@ 0x1af
 8004c22:	4b1f      	ldr	r3, [pc, #124]	@ (8004ca0 <_dtoa_r+0x2f8>)
 8004c24:	e6d4      	b.n	80049d0 <_dtoa_r+0x28>
 8004c26:	2300      	movs	r3, #0
 8004c28:	e7e3      	b.n	8004bf2 <_dtoa_r+0x24a>
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	e7d5      	b.n	8004bda <_dtoa_r+0x232>
 8004c2e:	2401      	movs	r4, #1
 8004c30:	2300      	movs	r3, #0
 8004c32:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004c34:	9320      	str	r3, [sp, #128]	@ 0x80
 8004c36:	f04f 3bff 	mov.w	fp, #4294967295
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	2312      	movs	r3, #18
 8004c3e:	f8cd b020 	str.w	fp, [sp, #32]
 8004c42:	9221      	str	r2, [sp, #132]	@ 0x84
 8004c44:	e7db      	b.n	8004bfe <_dtoa_r+0x256>
 8004c46:	2301      	movs	r3, #1
 8004c48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c4a:	e7f4      	b.n	8004c36 <_dtoa_r+0x28e>
 8004c4c:	f04f 0b01 	mov.w	fp, #1
 8004c50:	465b      	mov	r3, fp
 8004c52:	f8cd b020 	str.w	fp, [sp, #32]
 8004c56:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8004c5a:	e7d0      	b.n	8004bfe <_dtoa_r+0x256>
 8004c5c:	3101      	adds	r1, #1
 8004c5e:	0052      	lsls	r2, r2, #1
 8004c60:	e7d1      	b.n	8004c06 <_dtoa_r+0x25e>
 8004c62:	bf00      	nop
 8004c64:	f3af 8000 	nop.w
 8004c68:	636f4361 	.word	0x636f4361
 8004c6c:	3fd287a7 	.word	0x3fd287a7
 8004c70:	8b60c8b3 	.word	0x8b60c8b3
 8004c74:	3fc68a28 	.word	0x3fc68a28
 8004c78:	509f79fb 	.word	0x509f79fb
 8004c7c:	3fd34413 	.word	0x3fd34413
 8004c80:	08006669 	.word	0x08006669
 8004c84:	08006680 	.word	0x08006680
 8004c88:	7ff00000 	.word	0x7ff00000
 8004c8c:	08006665 	.word	0x08006665
 8004c90:	08006639 	.word	0x08006639
 8004c94:	08006638 	.word	0x08006638
 8004c98:	3ff80000 	.word	0x3ff80000
 8004c9c:	080067d0 	.word	0x080067d0
 8004ca0:	080066d8 	.word	0x080066d8
 8004ca4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004ca8:	6018      	str	r0, [r3, #0]
 8004caa:	9b08      	ldr	r3, [sp, #32]
 8004cac:	2b0e      	cmp	r3, #14
 8004cae:	f200 80a1 	bhi.w	8004df4 <_dtoa_r+0x44c>
 8004cb2:	2c00      	cmp	r4, #0
 8004cb4:	f000 809e 	beq.w	8004df4 <_dtoa_r+0x44c>
 8004cb8:	2f00      	cmp	r7, #0
 8004cba:	dd33      	ble.n	8004d24 <_dtoa_r+0x37c>
 8004cbc:	4b9c      	ldr	r3, [pc, #624]	@ (8004f30 <_dtoa_r+0x588>)
 8004cbe:	f007 020f 	and.w	r2, r7, #15
 8004cc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004cc6:	05f8      	lsls	r0, r7, #23
 8004cc8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004ccc:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8004cd0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004cd4:	d516      	bpl.n	8004d04 <_dtoa_r+0x35c>
 8004cd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004cda:	4b96      	ldr	r3, [pc, #600]	@ (8004f34 <_dtoa_r+0x58c>)
 8004cdc:	2603      	movs	r6, #3
 8004cde:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004ce2:	f7fb fd8f 	bl	8000804 <__aeabi_ddiv>
 8004ce6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004cea:	f004 040f 	and.w	r4, r4, #15
 8004cee:	4d91      	ldr	r5, [pc, #580]	@ (8004f34 <_dtoa_r+0x58c>)
 8004cf0:	b954      	cbnz	r4, 8004d08 <_dtoa_r+0x360>
 8004cf2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004cf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004cfa:	f7fb fd83 	bl	8000804 <__aeabi_ddiv>
 8004cfe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004d02:	e028      	b.n	8004d56 <_dtoa_r+0x3ae>
 8004d04:	2602      	movs	r6, #2
 8004d06:	e7f2      	b.n	8004cee <_dtoa_r+0x346>
 8004d08:	07e1      	lsls	r1, r4, #31
 8004d0a:	d508      	bpl.n	8004d1e <_dtoa_r+0x376>
 8004d0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004d10:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004d14:	f7fb fc4c 	bl	80005b0 <__aeabi_dmul>
 8004d18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004d1c:	3601      	adds	r6, #1
 8004d1e:	1064      	asrs	r4, r4, #1
 8004d20:	3508      	adds	r5, #8
 8004d22:	e7e5      	b.n	8004cf0 <_dtoa_r+0x348>
 8004d24:	f000 80af 	beq.w	8004e86 <_dtoa_r+0x4de>
 8004d28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004d2c:	427c      	negs	r4, r7
 8004d2e:	4b80      	ldr	r3, [pc, #512]	@ (8004f30 <_dtoa_r+0x588>)
 8004d30:	f004 020f 	and.w	r2, r4, #15
 8004d34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3c:	f7fb fc38 	bl	80005b0 <__aeabi_dmul>
 8004d40:	2602      	movs	r6, #2
 8004d42:	2300      	movs	r3, #0
 8004d44:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004d48:	4d7a      	ldr	r5, [pc, #488]	@ (8004f34 <_dtoa_r+0x58c>)
 8004d4a:	1124      	asrs	r4, r4, #4
 8004d4c:	2c00      	cmp	r4, #0
 8004d4e:	f040 808f 	bne.w	8004e70 <_dtoa_r+0x4c8>
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d1d3      	bne.n	8004cfe <_dtoa_r+0x356>
 8004d56:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004d5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f000 8094 	beq.w	8004e8a <_dtoa_r+0x4e2>
 8004d62:	2200      	movs	r2, #0
 8004d64:	4620      	mov	r0, r4
 8004d66:	4629      	mov	r1, r5
 8004d68:	4b73      	ldr	r3, [pc, #460]	@ (8004f38 <_dtoa_r+0x590>)
 8004d6a:	f7fb fe93 	bl	8000a94 <__aeabi_dcmplt>
 8004d6e:	2800      	cmp	r0, #0
 8004d70:	f000 808b 	beq.w	8004e8a <_dtoa_r+0x4e2>
 8004d74:	9b08      	ldr	r3, [sp, #32]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	f000 8087 	beq.w	8004e8a <_dtoa_r+0x4e2>
 8004d7c:	f1bb 0f00 	cmp.w	fp, #0
 8004d80:	dd34      	ble.n	8004dec <_dtoa_r+0x444>
 8004d82:	4620      	mov	r0, r4
 8004d84:	2200      	movs	r2, #0
 8004d86:	4629      	mov	r1, r5
 8004d88:	4b6c      	ldr	r3, [pc, #432]	@ (8004f3c <_dtoa_r+0x594>)
 8004d8a:	f7fb fc11 	bl	80005b0 <__aeabi_dmul>
 8004d8e:	465c      	mov	r4, fp
 8004d90:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004d94:	f107 38ff 	add.w	r8, r7, #4294967295
 8004d98:	3601      	adds	r6, #1
 8004d9a:	4630      	mov	r0, r6
 8004d9c:	f7fb fb9e 	bl	80004dc <__aeabi_i2d>
 8004da0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004da4:	f7fb fc04 	bl	80005b0 <__aeabi_dmul>
 8004da8:	2200      	movs	r2, #0
 8004daa:	4b65      	ldr	r3, [pc, #404]	@ (8004f40 <_dtoa_r+0x598>)
 8004dac:	f7fb fa4a 	bl	8000244 <__adddf3>
 8004db0:	4605      	mov	r5, r0
 8004db2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004db6:	2c00      	cmp	r4, #0
 8004db8:	d16a      	bne.n	8004e90 <_dtoa_r+0x4e8>
 8004dba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	4b60      	ldr	r3, [pc, #384]	@ (8004f44 <_dtoa_r+0x59c>)
 8004dc2:	f7fb fa3d 	bl	8000240 <__aeabi_dsub>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	460b      	mov	r3, r1
 8004dca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004dce:	462a      	mov	r2, r5
 8004dd0:	4633      	mov	r3, r6
 8004dd2:	f7fb fe7d 	bl	8000ad0 <__aeabi_dcmpgt>
 8004dd6:	2800      	cmp	r0, #0
 8004dd8:	f040 8298 	bne.w	800530c <_dtoa_r+0x964>
 8004ddc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004de0:	462a      	mov	r2, r5
 8004de2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004de6:	f7fb fe55 	bl	8000a94 <__aeabi_dcmplt>
 8004dea:	bb38      	cbnz	r0, 8004e3c <_dtoa_r+0x494>
 8004dec:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004df0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004df4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	f2c0 8157 	blt.w	80050aa <_dtoa_r+0x702>
 8004dfc:	2f0e      	cmp	r7, #14
 8004dfe:	f300 8154 	bgt.w	80050aa <_dtoa_r+0x702>
 8004e02:	4b4b      	ldr	r3, [pc, #300]	@ (8004f30 <_dtoa_r+0x588>)
 8004e04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004e08:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004e0c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004e10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	f280 80e5 	bge.w	8004fe2 <_dtoa_r+0x63a>
 8004e18:	9b08      	ldr	r3, [sp, #32]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	f300 80e1 	bgt.w	8004fe2 <_dtoa_r+0x63a>
 8004e20:	d10c      	bne.n	8004e3c <_dtoa_r+0x494>
 8004e22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e26:	2200      	movs	r2, #0
 8004e28:	4b46      	ldr	r3, [pc, #280]	@ (8004f44 <_dtoa_r+0x59c>)
 8004e2a:	f7fb fbc1 	bl	80005b0 <__aeabi_dmul>
 8004e2e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004e32:	f7fb fe43 	bl	8000abc <__aeabi_dcmpge>
 8004e36:	2800      	cmp	r0, #0
 8004e38:	f000 8266 	beq.w	8005308 <_dtoa_r+0x960>
 8004e3c:	2400      	movs	r4, #0
 8004e3e:	4625      	mov	r5, r4
 8004e40:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004e42:	4656      	mov	r6, sl
 8004e44:	ea6f 0803 	mvn.w	r8, r3
 8004e48:	2700      	movs	r7, #0
 8004e4a:	4621      	mov	r1, r4
 8004e4c:	4648      	mov	r0, r9
 8004e4e:	f000 fcbd 	bl	80057cc <_Bfree>
 8004e52:	2d00      	cmp	r5, #0
 8004e54:	f000 80bd 	beq.w	8004fd2 <_dtoa_r+0x62a>
 8004e58:	b12f      	cbz	r7, 8004e66 <_dtoa_r+0x4be>
 8004e5a:	42af      	cmp	r7, r5
 8004e5c:	d003      	beq.n	8004e66 <_dtoa_r+0x4be>
 8004e5e:	4639      	mov	r1, r7
 8004e60:	4648      	mov	r0, r9
 8004e62:	f000 fcb3 	bl	80057cc <_Bfree>
 8004e66:	4629      	mov	r1, r5
 8004e68:	4648      	mov	r0, r9
 8004e6a:	f000 fcaf 	bl	80057cc <_Bfree>
 8004e6e:	e0b0      	b.n	8004fd2 <_dtoa_r+0x62a>
 8004e70:	07e2      	lsls	r2, r4, #31
 8004e72:	d505      	bpl.n	8004e80 <_dtoa_r+0x4d8>
 8004e74:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004e78:	f7fb fb9a 	bl	80005b0 <__aeabi_dmul>
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	3601      	adds	r6, #1
 8004e80:	1064      	asrs	r4, r4, #1
 8004e82:	3508      	adds	r5, #8
 8004e84:	e762      	b.n	8004d4c <_dtoa_r+0x3a4>
 8004e86:	2602      	movs	r6, #2
 8004e88:	e765      	b.n	8004d56 <_dtoa_r+0x3ae>
 8004e8a:	46b8      	mov	r8, r7
 8004e8c:	9c08      	ldr	r4, [sp, #32]
 8004e8e:	e784      	b.n	8004d9a <_dtoa_r+0x3f2>
 8004e90:	4b27      	ldr	r3, [pc, #156]	@ (8004f30 <_dtoa_r+0x588>)
 8004e92:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004e94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004e98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004e9c:	4454      	add	r4, sl
 8004e9e:	2900      	cmp	r1, #0
 8004ea0:	d054      	beq.n	8004f4c <_dtoa_r+0x5a4>
 8004ea2:	2000      	movs	r0, #0
 8004ea4:	4928      	ldr	r1, [pc, #160]	@ (8004f48 <_dtoa_r+0x5a0>)
 8004ea6:	f7fb fcad 	bl	8000804 <__aeabi_ddiv>
 8004eaa:	4633      	mov	r3, r6
 8004eac:	462a      	mov	r2, r5
 8004eae:	f7fb f9c7 	bl	8000240 <__aeabi_dsub>
 8004eb2:	4656      	mov	r6, sl
 8004eb4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004eb8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ebc:	f7fb fe28 	bl	8000b10 <__aeabi_d2iz>
 8004ec0:	4605      	mov	r5, r0
 8004ec2:	f7fb fb0b 	bl	80004dc <__aeabi_i2d>
 8004ec6:	4602      	mov	r2, r0
 8004ec8:	460b      	mov	r3, r1
 8004eca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ece:	f7fb f9b7 	bl	8000240 <__aeabi_dsub>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	460b      	mov	r3, r1
 8004ed6:	3530      	adds	r5, #48	@ 0x30
 8004ed8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004edc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004ee0:	f806 5b01 	strb.w	r5, [r6], #1
 8004ee4:	f7fb fdd6 	bl	8000a94 <__aeabi_dcmplt>
 8004ee8:	2800      	cmp	r0, #0
 8004eea:	d172      	bne.n	8004fd2 <_dtoa_r+0x62a>
 8004eec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ef0:	2000      	movs	r0, #0
 8004ef2:	4911      	ldr	r1, [pc, #68]	@ (8004f38 <_dtoa_r+0x590>)
 8004ef4:	f7fb f9a4 	bl	8000240 <__aeabi_dsub>
 8004ef8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004efc:	f7fb fdca 	bl	8000a94 <__aeabi_dcmplt>
 8004f00:	2800      	cmp	r0, #0
 8004f02:	f040 80b4 	bne.w	800506e <_dtoa_r+0x6c6>
 8004f06:	42a6      	cmp	r6, r4
 8004f08:	f43f af70 	beq.w	8004dec <_dtoa_r+0x444>
 8004f0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004f10:	2200      	movs	r2, #0
 8004f12:	4b0a      	ldr	r3, [pc, #40]	@ (8004f3c <_dtoa_r+0x594>)
 8004f14:	f7fb fb4c 	bl	80005b0 <__aeabi_dmul>
 8004f18:	2200      	movs	r2, #0
 8004f1a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004f1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f22:	4b06      	ldr	r3, [pc, #24]	@ (8004f3c <_dtoa_r+0x594>)
 8004f24:	f7fb fb44 	bl	80005b0 <__aeabi_dmul>
 8004f28:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004f2c:	e7c4      	b.n	8004eb8 <_dtoa_r+0x510>
 8004f2e:	bf00      	nop
 8004f30:	080067d0 	.word	0x080067d0
 8004f34:	080067a8 	.word	0x080067a8
 8004f38:	3ff00000 	.word	0x3ff00000
 8004f3c:	40240000 	.word	0x40240000
 8004f40:	401c0000 	.word	0x401c0000
 8004f44:	40140000 	.word	0x40140000
 8004f48:	3fe00000 	.word	0x3fe00000
 8004f4c:	4631      	mov	r1, r6
 8004f4e:	4628      	mov	r0, r5
 8004f50:	f7fb fb2e 	bl	80005b0 <__aeabi_dmul>
 8004f54:	4656      	mov	r6, sl
 8004f56:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004f5a:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004f5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f60:	f7fb fdd6 	bl	8000b10 <__aeabi_d2iz>
 8004f64:	4605      	mov	r5, r0
 8004f66:	f7fb fab9 	bl	80004dc <__aeabi_i2d>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f72:	f7fb f965 	bl	8000240 <__aeabi_dsub>
 8004f76:	4602      	mov	r2, r0
 8004f78:	460b      	mov	r3, r1
 8004f7a:	3530      	adds	r5, #48	@ 0x30
 8004f7c:	f806 5b01 	strb.w	r5, [r6], #1
 8004f80:	42a6      	cmp	r6, r4
 8004f82:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004f86:	f04f 0200 	mov.w	r2, #0
 8004f8a:	d124      	bne.n	8004fd6 <_dtoa_r+0x62e>
 8004f8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004f90:	4bae      	ldr	r3, [pc, #696]	@ (800524c <_dtoa_r+0x8a4>)
 8004f92:	f7fb f957 	bl	8000244 <__adddf3>
 8004f96:	4602      	mov	r2, r0
 8004f98:	460b      	mov	r3, r1
 8004f9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f9e:	f7fb fd97 	bl	8000ad0 <__aeabi_dcmpgt>
 8004fa2:	2800      	cmp	r0, #0
 8004fa4:	d163      	bne.n	800506e <_dtoa_r+0x6c6>
 8004fa6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004faa:	2000      	movs	r0, #0
 8004fac:	49a7      	ldr	r1, [pc, #668]	@ (800524c <_dtoa_r+0x8a4>)
 8004fae:	f7fb f947 	bl	8000240 <__aeabi_dsub>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004fba:	f7fb fd6b 	bl	8000a94 <__aeabi_dcmplt>
 8004fbe:	2800      	cmp	r0, #0
 8004fc0:	f43f af14 	beq.w	8004dec <_dtoa_r+0x444>
 8004fc4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004fc6:	1e73      	subs	r3, r6, #1
 8004fc8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004fca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004fce:	2b30      	cmp	r3, #48	@ 0x30
 8004fd0:	d0f8      	beq.n	8004fc4 <_dtoa_r+0x61c>
 8004fd2:	4647      	mov	r7, r8
 8004fd4:	e03b      	b.n	800504e <_dtoa_r+0x6a6>
 8004fd6:	4b9e      	ldr	r3, [pc, #632]	@ (8005250 <_dtoa_r+0x8a8>)
 8004fd8:	f7fb faea 	bl	80005b0 <__aeabi_dmul>
 8004fdc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004fe0:	e7bc      	b.n	8004f5c <_dtoa_r+0x5b4>
 8004fe2:	4656      	mov	r6, sl
 8004fe4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004fe8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fec:	4620      	mov	r0, r4
 8004fee:	4629      	mov	r1, r5
 8004ff0:	f7fb fc08 	bl	8000804 <__aeabi_ddiv>
 8004ff4:	f7fb fd8c 	bl	8000b10 <__aeabi_d2iz>
 8004ff8:	4680      	mov	r8, r0
 8004ffa:	f7fb fa6f 	bl	80004dc <__aeabi_i2d>
 8004ffe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005002:	f7fb fad5 	bl	80005b0 <__aeabi_dmul>
 8005006:	4602      	mov	r2, r0
 8005008:	460b      	mov	r3, r1
 800500a:	4620      	mov	r0, r4
 800500c:	4629      	mov	r1, r5
 800500e:	f7fb f917 	bl	8000240 <__aeabi_dsub>
 8005012:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005016:	9d08      	ldr	r5, [sp, #32]
 8005018:	f806 4b01 	strb.w	r4, [r6], #1
 800501c:	eba6 040a 	sub.w	r4, r6, sl
 8005020:	42a5      	cmp	r5, r4
 8005022:	4602      	mov	r2, r0
 8005024:	460b      	mov	r3, r1
 8005026:	d133      	bne.n	8005090 <_dtoa_r+0x6e8>
 8005028:	f7fb f90c 	bl	8000244 <__adddf3>
 800502c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005030:	4604      	mov	r4, r0
 8005032:	460d      	mov	r5, r1
 8005034:	f7fb fd4c 	bl	8000ad0 <__aeabi_dcmpgt>
 8005038:	b9c0      	cbnz	r0, 800506c <_dtoa_r+0x6c4>
 800503a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800503e:	4620      	mov	r0, r4
 8005040:	4629      	mov	r1, r5
 8005042:	f7fb fd1d 	bl	8000a80 <__aeabi_dcmpeq>
 8005046:	b110      	cbz	r0, 800504e <_dtoa_r+0x6a6>
 8005048:	f018 0f01 	tst.w	r8, #1
 800504c:	d10e      	bne.n	800506c <_dtoa_r+0x6c4>
 800504e:	4648      	mov	r0, r9
 8005050:	9903      	ldr	r1, [sp, #12]
 8005052:	f000 fbbb 	bl	80057cc <_Bfree>
 8005056:	2300      	movs	r3, #0
 8005058:	7033      	strb	r3, [r6, #0]
 800505a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800505c:	3701      	adds	r7, #1
 800505e:	601f      	str	r7, [r3, #0]
 8005060:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005062:	2b00      	cmp	r3, #0
 8005064:	f000 824b 	beq.w	80054fe <_dtoa_r+0xb56>
 8005068:	601e      	str	r6, [r3, #0]
 800506a:	e248      	b.n	80054fe <_dtoa_r+0xb56>
 800506c:	46b8      	mov	r8, r7
 800506e:	4633      	mov	r3, r6
 8005070:	461e      	mov	r6, r3
 8005072:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005076:	2a39      	cmp	r2, #57	@ 0x39
 8005078:	d106      	bne.n	8005088 <_dtoa_r+0x6e0>
 800507a:	459a      	cmp	sl, r3
 800507c:	d1f8      	bne.n	8005070 <_dtoa_r+0x6c8>
 800507e:	2230      	movs	r2, #48	@ 0x30
 8005080:	f108 0801 	add.w	r8, r8, #1
 8005084:	f88a 2000 	strb.w	r2, [sl]
 8005088:	781a      	ldrb	r2, [r3, #0]
 800508a:	3201      	adds	r2, #1
 800508c:	701a      	strb	r2, [r3, #0]
 800508e:	e7a0      	b.n	8004fd2 <_dtoa_r+0x62a>
 8005090:	2200      	movs	r2, #0
 8005092:	4b6f      	ldr	r3, [pc, #444]	@ (8005250 <_dtoa_r+0x8a8>)
 8005094:	f7fb fa8c 	bl	80005b0 <__aeabi_dmul>
 8005098:	2200      	movs	r2, #0
 800509a:	2300      	movs	r3, #0
 800509c:	4604      	mov	r4, r0
 800509e:	460d      	mov	r5, r1
 80050a0:	f7fb fcee 	bl	8000a80 <__aeabi_dcmpeq>
 80050a4:	2800      	cmp	r0, #0
 80050a6:	d09f      	beq.n	8004fe8 <_dtoa_r+0x640>
 80050a8:	e7d1      	b.n	800504e <_dtoa_r+0x6a6>
 80050aa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80050ac:	2a00      	cmp	r2, #0
 80050ae:	f000 80ea 	beq.w	8005286 <_dtoa_r+0x8de>
 80050b2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80050b4:	2a01      	cmp	r2, #1
 80050b6:	f300 80cd 	bgt.w	8005254 <_dtoa_r+0x8ac>
 80050ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80050bc:	2a00      	cmp	r2, #0
 80050be:	f000 80c1 	beq.w	8005244 <_dtoa_r+0x89c>
 80050c2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80050c6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80050c8:	9e04      	ldr	r6, [sp, #16]
 80050ca:	9a04      	ldr	r2, [sp, #16]
 80050cc:	2101      	movs	r1, #1
 80050ce:	441a      	add	r2, r3
 80050d0:	9204      	str	r2, [sp, #16]
 80050d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80050d4:	4648      	mov	r0, r9
 80050d6:	441a      	add	r2, r3
 80050d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80050da:	f000 fc2b 	bl	8005934 <__i2b>
 80050de:	4605      	mov	r5, r0
 80050e0:	b166      	cbz	r6, 80050fc <_dtoa_r+0x754>
 80050e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	dd09      	ble.n	80050fc <_dtoa_r+0x754>
 80050e8:	42b3      	cmp	r3, r6
 80050ea:	bfa8      	it	ge
 80050ec:	4633      	movge	r3, r6
 80050ee:	9a04      	ldr	r2, [sp, #16]
 80050f0:	1af6      	subs	r6, r6, r3
 80050f2:	1ad2      	subs	r2, r2, r3
 80050f4:	9204      	str	r2, [sp, #16]
 80050f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80050fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80050fe:	b30b      	cbz	r3, 8005144 <_dtoa_r+0x79c>
 8005100:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005102:	2b00      	cmp	r3, #0
 8005104:	f000 80c6 	beq.w	8005294 <_dtoa_r+0x8ec>
 8005108:	2c00      	cmp	r4, #0
 800510a:	f000 80c0 	beq.w	800528e <_dtoa_r+0x8e6>
 800510e:	4629      	mov	r1, r5
 8005110:	4622      	mov	r2, r4
 8005112:	4648      	mov	r0, r9
 8005114:	f000 fcc6 	bl	8005aa4 <__pow5mult>
 8005118:	9a03      	ldr	r2, [sp, #12]
 800511a:	4601      	mov	r1, r0
 800511c:	4605      	mov	r5, r0
 800511e:	4648      	mov	r0, r9
 8005120:	f000 fc1e 	bl	8005960 <__multiply>
 8005124:	9903      	ldr	r1, [sp, #12]
 8005126:	4680      	mov	r8, r0
 8005128:	4648      	mov	r0, r9
 800512a:	f000 fb4f 	bl	80057cc <_Bfree>
 800512e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005130:	1b1b      	subs	r3, r3, r4
 8005132:	930a      	str	r3, [sp, #40]	@ 0x28
 8005134:	f000 80b1 	beq.w	800529a <_dtoa_r+0x8f2>
 8005138:	4641      	mov	r1, r8
 800513a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800513c:	4648      	mov	r0, r9
 800513e:	f000 fcb1 	bl	8005aa4 <__pow5mult>
 8005142:	9003      	str	r0, [sp, #12]
 8005144:	2101      	movs	r1, #1
 8005146:	4648      	mov	r0, r9
 8005148:	f000 fbf4 	bl	8005934 <__i2b>
 800514c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800514e:	4604      	mov	r4, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	f000 81d8 	beq.w	8005506 <_dtoa_r+0xb5e>
 8005156:	461a      	mov	r2, r3
 8005158:	4601      	mov	r1, r0
 800515a:	4648      	mov	r0, r9
 800515c:	f000 fca2 	bl	8005aa4 <__pow5mult>
 8005160:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005162:	4604      	mov	r4, r0
 8005164:	2b01      	cmp	r3, #1
 8005166:	f300 809f 	bgt.w	80052a8 <_dtoa_r+0x900>
 800516a:	9b06      	ldr	r3, [sp, #24]
 800516c:	2b00      	cmp	r3, #0
 800516e:	f040 8097 	bne.w	80052a0 <_dtoa_r+0x8f8>
 8005172:	9b07      	ldr	r3, [sp, #28]
 8005174:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005178:	2b00      	cmp	r3, #0
 800517a:	f040 8093 	bne.w	80052a4 <_dtoa_r+0x8fc>
 800517e:	9b07      	ldr	r3, [sp, #28]
 8005180:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005184:	0d1b      	lsrs	r3, r3, #20
 8005186:	051b      	lsls	r3, r3, #20
 8005188:	b133      	cbz	r3, 8005198 <_dtoa_r+0x7f0>
 800518a:	9b04      	ldr	r3, [sp, #16]
 800518c:	3301      	adds	r3, #1
 800518e:	9304      	str	r3, [sp, #16]
 8005190:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005192:	3301      	adds	r3, #1
 8005194:	9309      	str	r3, [sp, #36]	@ 0x24
 8005196:	2301      	movs	r3, #1
 8005198:	930a      	str	r3, [sp, #40]	@ 0x28
 800519a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800519c:	2b00      	cmp	r3, #0
 800519e:	f000 81b8 	beq.w	8005512 <_dtoa_r+0xb6a>
 80051a2:	6923      	ldr	r3, [r4, #16]
 80051a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80051a8:	6918      	ldr	r0, [r3, #16]
 80051aa:	f000 fb77 	bl	800589c <__hi0bits>
 80051ae:	f1c0 0020 	rsb	r0, r0, #32
 80051b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051b4:	4418      	add	r0, r3
 80051b6:	f010 001f 	ands.w	r0, r0, #31
 80051ba:	f000 8082 	beq.w	80052c2 <_dtoa_r+0x91a>
 80051be:	f1c0 0320 	rsb	r3, r0, #32
 80051c2:	2b04      	cmp	r3, #4
 80051c4:	dd73      	ble.n	80052ae <_dtoa_r+0x906>
 80051c6:	9b04      	ldr	r3, [sp, #16]
 80051c8:	f1c0 001c 	rsb	r0, r0, #28
 80051cc:	4403      	add	r3, r0
 80051ce:	9304      	str	r3, [sp, #16]
 80051d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051d2:	4406      	add	r6, r0
 80051d4:	4403      	add	r3, r0
 80051d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80051d8:	9b04      	ldr	r3, [sp, #16]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	dd05      	ble.n	80051ea <_dtoa_r+0x842>
 80051de:	461a      	mov	r2, r3
 80051e0:	4648      	mov	r0, r9
 80051e2:	9903      	ldr	r1, [sp, #12]
 80051e4:	f000 fcb8 	bl	8005b58 <__lshift>
 80051e8:	9003      	str	r0, [sp, #12]
 80051ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	dd05      	ble.n	80051fc <_dtoa_r+0x854>
 80051f0:	4621      	mov	r1, r4
 80051f2:	461a      	mov	r2, r3
 80051f4:	4648      	mov	r0, r9
 80051f6:	f000 fcaf 	bl	8005b58 <__lshift>
 80051fa:	4604      	mov	r4, r0
 80051fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d061      	beq.n	80052c6 <_dtoa_r+0x91e>
 8005202:	4621      	mov	r1, r4
 8005204:	9803      	ldr	r0, [sp, #12]
 8005206:	f000 fd13 	bl	8005c30 <__mcmp>
 800520a:	2800      	cmp	r0, #0
 800520c:	da5b      	bge.n	80052c6 <_dtoa_r+0x91e>
 800520e:	2300      	movs	r3, #0
 8005210:	220a      	movs	r2, #10
 8005212:	4648      	mov	r0, r9
 8005214:	9903      	ldr	r1, [sp, #12]
 8005216:	f000 fafb 	bl	8005810 <__multadd>
 800521a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800521c:	f107 38ff 	add.w	r8, r7, #4294967295
 8005220:	9003      	str	r0, [sp, #12]
 8005222:	2b00      	cmp	r3, #0
 8005224:	f000 8177 	beq.w	8005516 <_dtoa_r+0xb6e>
 8005228:	4629      	mov	r1, r5
 800522a:	2300      	movs	r3, #0
 800522c:	220a      	movs	r2, #10
 800522e:	4648      	mov	r0, r9
 8005230:	f000 faee 	bl	8005810 <__multadd>
 8005234:	f1bb 0f00 	cmp.w	fp, #0
 8005238:	4605      	mov	r5, r0
 800523a:	dc6f      	bgt.n	800531c <_dtoa_r+0x974>
 800523c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800523e:	2b02      	cmp	r3, #2
 8005240:	dc49      	bgt.n	80052d6 <_dtoa_r+0x92e>
 8005242:	e06b      	b.n	800531c <_dtoa_r+0x974>
 8005244:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005246:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800524a:	e73c      	b.n	80050c6 <_dtoa_r+0x71e>
 800524c:	3fe00000 	.word	0x3fe00000
 8005250:	40240000 	.word	0x40240000
 8005254:	9b08      	ldr	r3, [sp, #32]
 8005256:	1e5c      	subs	r4, r3, #1
 8005258:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800525a:	42a3      	cmp	r3, r4
 800525c:	db09      	blt.n	8005272 <_dtoa_r+0x8ca>
 800525e:	1b1c      	subs	r4, r3, r4
 8005260:	9b08      	ldr	r3, [sp, #32]
 8005262:	2b00      	cmp	r3, #0
 8005264:	f6bf af30 	bge.w	80050c8 <_dtoa_r+0x720>
 8005268:	9b04      	ldr	r3, [sp, #16]
 800526a:	9a08      	ldr	r2, [sp, #32]
 800526c:	1a9e      	subs	r6, r3, r2
 800526e:	2300      	movs	r3, #0
 8005270:	e72b      	b.n	80050ca <_dtoa_r+0x722>
 8005272:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005274:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005276:	1ae3      	subs	r3, r4, r3
 8005278:	441a      	add	r2, r3
 800527a:	940a      	str	r4, [sp, #40]	@ 0x28
 800527c:	9e04      	ldr	r6, [sp, #16]
 800527e:	2400      	movs	r4, #0
 8005280:	9b08      	ldr	r3, [sp, #32]
 8005282:	920e      	str	r2, [sp, #56]	@ 0x38
 8005284:	e721      	b.n	80050ca <_dtoa_r+0x722>
 8005286:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005288:	9e04      	ldr	r6, [sp, #16]
 800528a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800528c:	e728      	b.n	80050e0 <_dtoa_r+0x738>
 800528e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005292:	e751      	b.n	8005138 <_dtoa_r+0x790>
 8005294:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005296:	9903      	ldr	r1, [sp, #12]
 8005298:	e750      	b.n	800513c <_dtoa_r+0x794>
 800529a:	f8cd 800c 	str.w	r8, [sp, #12]
 800529e:	e751      	b.n	8005144 <_dtoa_r+0x79c>
 80052a0:	2300      	movs	r3, #0
 80052a2:	e779      	b.n	8005198 <_dtoa_r+0x7f0>
 80052a4:	9b06      	ldr	r3, [sp, #24]
 80052a6:	e777      	b.n	8005198 <_dtoa_r+0x7f0>
 80052a8:	2300      	movs	r3, #0
 80052aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80052ac:	e779      	b.n	80051a2 <_dtoa_r+0x7fa>
 80052ae:	d093      	beq.n	80051d8 <_dtoa_r+0x830>
 80052b0:	9a04      	ldr	r2, [sp, #16]
 80052b2:	331c      	adds	r3, #28
 80052b4:	441a      	add	r2, r3
 80052b6:	9204      	str	r2, [sp, #16]
 80052b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80052ba:	441e      	add	r6, r3
 80052bc:	441a      	add	r2, r3
 80052be:	9209      	str	r2, [sp, #36]	@ 0x24
 80052c0:	e78a      	b.n	80051d8 <_dtoa_r+0x830>
 80052c2:	4603      	mov	r3, r0
 80052c4:	e7f4      	b.n	80052b0 <_dtoa_r+0x908>
 80052c6:	9b08      	ldr	r3, [sp, #32]
 80052c8:	46b8      	mov	r8, r7
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	dc20      	bgt.n	8005310 <_dtoa_r+0x968>
 80052ce:	469b      	mov	fp, r3
 80052d0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	dd1e      	ble.n	8005314 <_dtoa_r+0x96c>
 80052d6:	f1bb 0f00 	cmp.w	fp, #0
 80052da:	f47f adb1 	bne.w	8004e40 <_dtoa_r+0x498>
 80052de:	4621      	mov	r1, r4
 80052e0:	465b      	mov	r3, fp
 80052e2:	2205      	movs	r2, #5
 80052e4:	4648      	mov	r0, r9
 80052e6:	f000 fa93 	bl	8005810 <__multadd>
 80052ea:	4601      	mov	r1, r0
 80052ec:	4604      	mov	r4, r0
 80052ee:	9803      	ldr	r0, [sp, #12]
 80052f0:	f000 fc9e 	bl	8005c30 <__mcmp>
 80052f4:	2800      	cmp	r0, #0
 80052f6:	f77f ada3 	ble.w	8004e40 <_dtoa_r+0x498>
 80052fa:	4656      	mov	r6, sl
 80052fc:	2331      	movs	r3, #49	@ 0x31
 80052fe:	f108 0801 	add.w	r8, r8, #1
 8005302:	f806 3b01 	strb.w	r3, [r6], #1
 8005306:	e59f      	b.n	8004e48 <_dtoa_r+0x4a0>
 8005308:	46b8      	mov	r8, r7
 800530a:	9c08      	ldr	r4, [sp, #32]
 800530c:	4625      	mov	r5, r4
 800530e:	e7f4      	b.n	80052fa <_dtoa_r+0x952>
 8005310:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005314:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005316:	2b00      	cmp	r3, #0
 8005318:	f000 8101 	beq.w	800551e <_dtoa_r+0xb76>
 800531c:	2e00      	cmp	r6, #0
 800531e:	dd05      	ble.n	800532c <_dtoa_r+0x984>
 8005320:	4629      	mov	r1, r5
 8005322:	4632      	mov	r2, r6
 8005324:	4648      	mov	r0, r9
 8005326:	f000 fc17 	bl	8005b58 <__lshift>
 800532a:	4605      	mov	r5, r0
 800532c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800532e:	2b00      	cmp	r3, #0
 8005330:	d05c      	beq.n	80053ec <_dtoa_r+0xa44>
 8005332:	4648      	mov	r0, r9
 8005334:	6869      	ldr	r1, [r5, #4]
 8005336:	f000 fa09 	bl	800574c <_Balloc>
 800533a:	4606      	mov	r6, r0
 800533c:	b928      	cbnz	r0, 800534a <_dtoa_r+0x9a2>
 800533e:	4602      	mov	r2, r0
 8005340:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005344:	4b80      	ldr	r3, [pc, #512]	@ (8005548 <_dtoa_r+0xba0>)
 8005346:	f7ff bb43 	b.w	80049d0 <_dtoa_r+0x28>
 800534a:	692a      	ldr	r2, [r5, #16]
 800534c:	f105 010c 	add.w	r1, r5, #12
 8005350:	3202      	adds	r2, #2
 8005352:	0092      	lsls	r2, r2, #2
 8005354:	300c      	adds	r0, #12
 8005356:	f000 fe2b 	bl	8005fb0 <memcpy>
 800535a:	2201      	movs	r2, #1
 800535c:	4631      	mov	r1, r6
 800535e:	4648      	mov	r0, r9
 8005360:	f000 fbfa 	bl	8005b58 <__lshift>
 8005364:	462f      	mov	r7, r5
 8005366:	4605      	mov	r5, r0
 8005368:	f10a 0301 	add.w	r3, sl, #1
 800536c:	9304      	str	r3, [sp, #16]
 800536e:	eb0a 030b 	add.w	r3, sl, fp
 8005372:	930a      	str	r3, [sp, #40]	@ 0x28
 8005374:	9b06      	ldr	r3, [sp, #24]
 8005376:	f003 0301 	and.w	r3, r3, #1
 800537a:	9309      	str	r3, [sp, #36]	@ 0x24
 800537c:	9b04      	ldr	r3, [sp, #16]
 800537e:	4621      	mov	r1, r4
 8005380:	9803      	ldr	r0, [sp, #12]
 8005382:	f103 3bff 	add.w	fp, r3, #4294967295
 8005386:	f7ff fa84 	bl	8004892 <quorem>
 800538a:	4603      	mov	r3, r0
 800538c:	4639      	mov	r1, r7
 800538e:	3330      	adds	r3, #48	@ 0x30
 8005390:	9006      	str	r0, [sp, #24]
 8005392:	9803      	ldr	r0, [sp, #12]
 8005394:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005396:	f000 fc4b 	bl	8005c30 <__mcmp>
 800539a:	462a      	mov	r2, r5
 800539c:	9008      	str	r0, [sp, #32]
 800539e:	4621      	mov	r1, r4
 80053a0:	4648      	mov	r0, r9
 80053a2:	f000 fc61 	bl	8005c68 <__mdiff>
 80053a6:	68c2      	ldr	r2, [r0, #12]
 80053a8:	4606      	mov	r6, r0
 80053aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053ac:	bb02      	cbnz	r2, 80053f0 <_dtoa_r+0xa48>
 80053ae:	4601      	mov	r1, r0
 80053b0:	9803      	ldr	r0, [sp, #12]
 80053b2:	f000 fc3d 	bl	8005c30 <__mcmp>
 80053b6:	4602      	mov	r2, r0
 80053b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053ba:	4631      	mov	r1, r6
 80053bc:	4648      	mov	r0, r9
 80053be:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80053c2:	f000 fa03 	bl	80057cc <_Bfree>
 80053c6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80053c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80053ca:	9e04      	ldr	r6, [sp, #16]
 80053cc:	ea42 0103 	orr.w	r1, r2, r3
 80053d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053d2:	4319      	orrs	r1, r3
 80053d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053d6:	d10d      	bne.n	80053f4 <_dtoa_r+0xa4c>
 80053d8:	2b39      	cmp	r3, #57	@ 0x39
 80053da:	d027      	beq.n	800542c <_dtoa_r+0xa84>
 80053dc:	9a08      	ldr	r2, [sp, #32]
 80053de:	2a00      	cmp	r2, #0
 80053e0:	dd01      	ble.n	80053e6 <_dtoa_r+0xa3e>
 80053e2:	9b06      	ldr	r3, [sp, #24]
 80053e4:	3331      	adds	r3, #49	@ 0x31
 80053e6:	f88b 3000 	strb.w	r3, [fp]
 80053ea:	e52e      	b.n	8004e4a <_dtoa_r+0x4a2>
 80053ec:	4628      	mov	r0, r5
 80053ee:	e7b9      	b.n	8005364 <_dtoa_r+0x9bc>
 80053f0:	2201      	movs	r2, #1
 80053f2:	e7e2      	b.n	80053ba <_dtoa_r+0xa12>
 80053f4:	9908      	ldr	r1, [sp, #32]
 80053f6:	2900      	cmp	r1, #0
 80053f8:	db04      	blt.n	8005404 <_dtoa_r+0xa5c>
 80053fa:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80053fc:	4301      	orrs	r1, r0
 80053fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005400:	4301      	orrs	r1, r0
 8005402:	d120      	bne.n	8005446 <_dtoa_r+0xa9e>
 8005404:	2a00      	cmp	r2, #0
 8005406:	ddee      	ble.n	80053e6 <_dtoa_r+0xa3e>
 8005408:	2201      	movs	r2, #1
 800540a:	9903      	ldr	r1, [sp, #12]
 800540c:	4648      	mov	r0, r9
 800540e:	9304      	str	r3, [sp, #16]
 8005410:	f000 fba2 	bl	8005b58 <__lshift>
 8005414:	4621      	mov	r1, r4
 8005416:	9003      	str	r0, [sp, #12]
 8005418:	f000 fc0a 	bl	8005c30 <__mcmp>
 800541c:	2800      	cmp	r0, #0
 800541e:	9b04      	ldr	r3, [sp, #16]
 8005420:	dc02      	bgt.n	8005428 <_dtoa_r+0xa80>
 8005422:	d1e0      	bne.n	80053e6 <_dtoa_r+0xa3e>
 8005424:	07da      	lsls	r2, r3, #31
 8005426:	d5de      	bpl.n	80053e6 <_dtoa_r+0xa3e>
 8005428:	2b39      	cmp	r3, #57	@ 0x39
 800542a:	d1da      	bne.n	80053e2 <_dtoa_r+0xa3a>
 800542c:	2339      	movs	r3, #57	@ 0x39
 800542e:	f88b 3000 	strb.w	r3, [fp]
 8005432:	4633      	mov	r3, r6
 8005434:	461e      	mov	r6, r3
 8005436:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800543a:	3b01      	subs	r3, #1
 800543c:	2a39      	cmp	r2, #57	@ 0x39
 800543e:	d04e      	beq.n	80054de <_dtoa_r+0xb36>
 8005440:	3201      	adds	r2, #1
 8005442:	701a      	strb	r2, [r3, #0]
 8005444:	e501      	b.n	8004e4a <_dtoa_r+0x4a2>
 8005446:	2a00      	cmp	r2, #0
 8005448:	dd03      	ble.n	8005452 <_dtoa_r+0xaaa>
 800544a:	2b39      	cmp	r3, #57	@ 0x39
 800544c:	d0ee      	beq.n	800542c <_dtoa_r+0xa84>
 800544e:	3301      	adds	r3, #1
 8005450:	e7c9      	b.n	80053e6 <_dtoa_r+0xa3e>
 8005452:	9a04      	ldr	r2, [sp, #16]
 8005454:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005456:	f802 3c01 	strb.w	r3, [r2, #-1]
 800545a:	428a      	cmp	r2, r1
 800545c:	d028      	beq.n	80054b0 <_dtoa_r+0xb08>
 800545e:	2300      	movs	r3, #0
 8005460:	220a      	movs	r2, #10
 8005462:	9903      	ldr	r1, [sp, #12]
 8005464:	4648      	mov	r0, r9
 8005466:	f000 f9d3 	bl	8005810 <__multadd>
 800546a:	42af      	cmp	r7, r5
 800546c:	9003      	str	r0, [sp, #12]
 800546e:	f04f 0300 	mov.w	r3, #0
 8005472:	f04f 020a 	mov.w	r2, #10
 8005476:	4639      	mov	r1, r7
 8005478:	4648      	mov	r0, r9
 800547a:	d107      	bne.n	800548c <_dtoa_r+0xae4>
 800547c:	f000 f9c8 	bl	8005810 <__multadd>
 8005480:	4607      	mov	r7, r0
 8005482:	4605      	mov	r5, r0
 8005484:	9b04      	ldr	r3, [sp, #16]
 8005486:	3301      	adds	r3, #1
 8005488:	9304      	str	r3, [sp, #16]
 800548a:	e777      	b.n	800537c <_dtoa_r+0x9d4>
 800548c:	f000 f9c0 	bl	8005810 <__multadd>
 8005490:	4629      	mov	r1, r5
 8005492:	4607      	mov	r7, r0
 8005494:	2300      	movs	r3, #0
 8005496:	220a      	movs	r2, #10
 8005498:	4648      	mov	r0, r9
 800549a:	f000 f9b9 	bl	8005810 <__multadd>
 800549e:	4605      	mov	r5, r0
 80054a0:	e7f0      	b.n	8005484 <_dtoa_r+0xadc>
 80054a2:	f1bb 0f00 	cmp.w	fp, #0
 80054a6:	bfcc      	ite	gt
 80054a8:	465e      	movgt	r6, fp
 80054aa:	2601      	movle	r6, #1
 80054ac:	2700      	movs	r7, #0
 80054ae:	4456      	add	r6, sl
 80054b0:	2201      	movs	r2, #1
 80054b2:	9903      	ldr	r1, [sp, #12]
 80054b4:	4648      	mov	r0, r9
 80054b6:	9304      	str	r3, [sp, #16]
 80054b8:	f000 fb4e 	bl	8005b58 <__lshift>
 80054bc:	4621      	mov	r1, r4
 80054be:	9003      	str	r0, [sp, #12]
 80054c0:	f000 fbb6 	bl	8005c30 <__mcmp>
 80054c4:	2800      	cmp	r0, #0
 80054c6:	dcb4      	bgt.n	8005432 <_dtoa_r+0xa8a>
 80054c8:	d102      	bne.n	80054d0 <_dtoa_r+0xb28>
 80054ca:	9b04      	ldr	r3, [sp, #16]
 80054cc:	07db      	lsls	r3, r3, #31
 80054ce:	d4b0      	bmi.n	8005432 <_dtoa_r+0xa8a>
 80054d0:	4633      	mov	r3, r6
 80054d2:	461e      	mov	r6, r3
 80054d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80054d8:	2a30      	cmp	r2, #48	@ 0x30
 80054da:	d0fa      	beq.n	80054d2 <_dtoa_r+0xb2a>
 80054dc:	e4b5      	b.n	8004e4a <_dtoa_r+0x4a2>
 80054de:	459a      	cmp	sl, r3
 80054e0:	d1a8      	bne.n	8005434 <_dtoa_r+0xa8c>
 80054e2:	2331      	movs	r3, #49	@ 0x31
 80054e4:	f108 0801 	add.w	r8, r8, #1
 80054e8:	f88a 3000 	strb.w	r3, [sl]
 80054ec:	e4ad      	b.n	8004e4a <_dtoa_r+0x4a2>
 80054ee:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80054f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800554c <_dtoa_r+0xba4>
 80054f4:	b11b      	cbz	r3, 80054fe <_dtoa_r+0xb56>
 80054f6:	f10a 0308 	add.w	r3, sl, #8
 80054fa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80054fc:	6013      	str	r3, [r2, #0]
 80054fe:	4650      	mov	r0, sl
 8005500:	b017      	add	sp, #92	@ 0x5c
 8005502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005506:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005508:	2b01      	cmp	r3, #1
 800550a:	f77f ae2e 	ble.w	800516a <_dtoa_r+0x7c2>
 800550e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005510:	930a      	str	r3, [sp, #40]	@ 0x28
 8005512:	2001      	movs	r0, #1
 8005514:	e64d      	b.n	80051b2 <_dtoa_r+0x80a>
 8005516:	f1bb 0f00 	cmp.w	fp, #0
 800551a:	f77f aed9 	ble.w	80052d0 <_dtoa_r+0x928>
 800551e:	4656      	mov	r6, sl
 8005520:	4621      	mov	r1, r4
 8005522:	9803      	ldr	r0, [sp, #12]
 8005524:	f7ff f9b5 	bl	8004892 <quorem>
 8005528:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800552c:	f806 3b01 	strb.w	r3, [r6], #1
 8005530:	eba6 020a 	sub.w	r2, r6, sl
 8005534:	4593      	cmp	fp, r2
 8005536:	ddb4      	ble.n	80054a2 <_dtoa_r+0xafa>
 8005538:	2300      	movs	r3, #0
 800553a:	220a      	movs	r2, #10
 800553c:	4648      	mov	r0, r9
 800553e:	9903      	ldr	r1, [sp, #12]
 8005540:	f000 f966 	bl	8005810 <__multadd>
 8005544:	9003      	str	r0, [sp, #12]
 8005546:	e7eb      	b.n	8005520 <_dtoa_r+0xb78>
 8005548:	080066d8 	.word	0x080066d8
 800554c:	0800665c 	.word	0x0800665c

08005550 <_free_r>:
 8005550:	b538      	push	{r3, r4, r5, lr}
 8005552:	4605      	mov	r5, r0
 8005554:	2900      	cmp	r1, #0
 8005556:	d040      	beq.n	80055da <_free_r+0x8a>
 8005558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800555c:	1f0c      	subs	r4, r1, #4
 800555e:	2b00      	cmp	r3, #0
 8005560:	bfb8      	it	lt
 8005562:	18e4      	addlt	r4, r4, r3
 8005564:	f000 f8e6 	bl	8005734 <__malloc_lock>
 8005568:	4a1c      	ldr	r2, [pc, #112]	@ (80055dc <_free_r+0x8c>)
 800556a:	6813      	ldr	r3, [r2, #0]
 800556c:	b933      	cbnz	r3, 800557c <_free_r+0x2c>
 800556e:	6063      	str	r3, [r4, #4]
 8005570:	6014      	str	r4, [r2, #0]
 8005572:	4628      	mov	r0, r5
 8005574:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005578:	f000 b8e2 	b.w	8005740 <__malloc_unlock>
 800557c:	42a3      	cmp	r3, r4
 800557e:	d908      	bls.n	8005592 <_free_r+0x42>
 8005580:	6820      	ldr	r0, [r4, #0]
 8005582:	1821      	adds	r1, r4, r0
 8005584:	428b      	cmp	r3, r1
 8005586:	bf01      	itttt	eq
 8005588:	6819      	ldreq	r1, [r3, #0]
 800558a:	685b      	ldreq	r3, [r3, #4]
 800558c:	1809      	addeq	r1, r1, r0
 800558e:	6021      	streq	r1, [r4, #0]
 8005590:	e7ed      	b.n	800556e <_free_r+0x1e>
 8005592:	461a      	mov	r2, r3
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	b10b      	cbz	r3, 800559c <_free_r+0x4c>
 8005598:	42a3      	cmp	r3, r4
 800559a:	d9fa      	bls.n	8005592 <_free_r+0x42>
 800559c:	6811      	ldr	r1, [r2, #0]
 800559e:	1850      	adds	r0, r2, r1
 80055a0:	42a0      	cmp	r0, r4
 80055a2:	d10b      	bne.n	80055bc <_free_r+0x6c>
 80055a4:	6820      	ldr	r0, [r4, #0]
 80055a6:	4401      	add	r1, r0
 80055a8:	1850      	adds	r0, r2, r1
 80055aa:	4283      	cmp	r3, r0
 80055ac:	6011      	str	r1, [r2, #0]
 80055ae:	d1e0      	bne.n	8005572 <_free_r+0x22>
 80055b0:	6818      	ldr	r0, [r3, #0]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	4408      	add	r0, r1
 80055b6:	6010      	str	r0, [r2, #0]
 80055b8:	6053      	str	r3, [r2, #4]
 80055ba:	e7da      	b.n	8005572 <_free_r+0x22>
 80055bc:	d902      	bls.n	80055c4 <_free_r+0x74>
 80055be:	230c      	movs	r3, #12
 80055c0:	602b      	str	r3, [r5, #0]
 80055c2:	e7d6      	b.n	8005572 <_free_r+0x22>
 80055c4:	6820      	ldr	r0, [r4, #0]
 80055c6:	1821      	adds	r1, r4, r0
 80055c8:	428b      	cmp	r3, r1
 80055ca:	bf01      	itttt	eq
 80055cc:	6819      	ldreq	r1, [r3, #0]
 80055ce:	685b      	ldreq	r3, [r3, #4]
 80055d0:	1809      	addeq	r1, r1, r0
 80055d2:	6021      	streq	r1, [r4, #0]
 80055d4:	6063      	str	r3, [r4, #4]
 80055d6:	6054      	str	r4, [r2, #4]
 80055d8:	e7cb      	b.n	8005572 <_free_r+0x22>
 80055da:	bd38      	pop	{r3, r4, r5, pc}
 80055dc:	20000478 	.word	0x20000478

080055e0 <malloc>:
 80055e0:	4b02      	ldr	r3, [pc, #8]	@ (80055ec <malloc+0xc>)
 80055e2:	4601      	mov	r1, r0
 80055e4:	6818      	ldr	r0, [r3, #0]
 80055e6:	f000 b825 	b.w	8005634 <_malloc_r>
 80055ea:	bf00      	nop
 80055ec:	20000018 	.word	0x20000018

080055f0 <sbrk_aligned>:
 80055f0:	b570      	push	{r4, r5, r6, lr}
 80055f2:	4e0f      	ldr	r6, [pc, #60]	@ (8005630 <sbrk_aligned+0x40>)
 80055f4:	460c      	mov	r4, r1
 80055f6:	6831      	ldr	r1, [r6, #0]
 80055f8:	4605      	mov	r5, r0
 80055fa:	b911      	cbnz	r1, 8005602 <sbrk_aligned+0x12>
 80055fc:	f000 fcc8 	bl	8005f90 <_sbrk_r>
 8005600:	6030      	str	r0, [r6, #0]
 8005602:	4621      	mov	r1, r4
 8005604:	4628      	mov	r0, r5
 8005606:	f000 fcc3 	bl	8005f90 <_sbrk_r>
 800560a:	1c43      	adds	r3, r0, #1
 800560c:	d103      	bne.n	8005616 <sbrk_aligned+0x26>
 800560e:	f04f 34ff 	mov.w	r4, #4294967295
 8005612:	4620      	mov	r0, r4
 8005614:	bd70      	pop	{r4, r5, r6, pc}
 8005616:	1cc4      	adds	r4, r0, #3
 8005618:	f024 0403 	bic.w	r4, r4, #3
 800561c:	42a0      	cmp	r0, r4
 800561e:	d0f8      	beq.n	8005612 <sbrk_aligned+0x22>
 8005620:	1a21      	subs	r1, r4, r0
 8005622:	4628      	mov	r0, r5
 8005624:	f000 fcb4 	bl	8005f90 <_sbrk_r>
 8005628:	3001      	adds	r0, #1
 800562a:	d1f2      	bne.n	8005612 <sbrk_aligned+0x22>
 800562c:	e7ef      	b.n	800560e <sbrk_aligned+0x1e>
 800562e:	bf00      	nop
 8005630:	20000474 	.word	0x20000474

08005634 <_malloc_r>:
 8005634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005638:	1ccd      	adds	r5, r1, #3
 800563a:	f025 0503 	bic.w	r5, r5, #3
 800563e:	3508      	adds	r5, #8
 8005640:	2d0c      	cmp	r5, #12
 8005642:	bf38      	it	cc
 8005644:	250c      	movcc	r5, #12
 8005646:	2d00      	cmp	r5, #0
 8005648:	4606      	mov	r6, r0
 800564a:	db01      	blt.n	8005650 <_malloc_r+0x1c>
 800564c:	42a9      	cmp	r1, r5
 800564e:	d904      	bls.n	800565a <_malloc_r+0x26>
 8005650:	230c      	movs	r3, #12
 8005652:	6033      	str	r3, [r6, #0]
 8005654:	2000      	movs	r0, #0
 8005656:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800565a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005730 <_malloc_r+0xfc>
 800565e:	f000 f869 	bl	8005734 <__malloc_lock>
 8005662:	f8d8 3000 	ldr.w	r3, [r8]
 8005666:	461c      	mov	r4, r3
 8005668:	bb44      	cbnz	r4, 80056bc <_malloc_r+0x88>
 800566a:	4629      	mov	r1, r5
 800566c:	4630      	mov	r0, r6
 800566e:	f7ff ffbf 	bl	80055f0 <sbrk_aligned>
 8005672:	1c43      	adds	r3, r0, #1
 8005674:	4604      	mov	r4, r0
 8005676:	d158      	bne.n	800572a <_malloc_r+0xf6>
 8005678:	f8d8 4000 	ldr.w	r4, [r8]
 800567c:	4627      	mov	r7, r4
 800567e:	2f00      	cmp	r7, #0
 8005680:	d143      	bne.n	800570a <_malloc_r+0xd6>
 8005682:	2c00      	cmp	r4, #0
 8005684:	d04b      	beq.n	800571e <_malloc_r+0xea>
 8005686:	6823      	ldr	r3, [r4, #0]
 8005688:	4639      	mov	r1, r7
 800568a:	4630      	mov	r0, r6
 800568c:	eb04 0903 	add.w	r9, r4, r3
 8005690:	f000 fc7e 	bl	8005f90 <_sbrk_r>
 8005694:	4581      	cmp	r9, r0
 8005696:	d142      	bne.n	800571e <_malloc_r+0xea>
 8005698:	6821      	ldr	r1, [r4, #0]
 800569a:	4630      	mov	r0, r6
 800569c:	1a6d      	subs	r5, r5, r1
 800569e:	4629      	mov	r1, r5
 80056a0:	f7ff ffa6 	bl	80055f0 <sbrk_aligned>
 80056a4:	3001      	adds	r0, #1
 80056a6:	d03a      	beq.n	800571e <_malloc_r+0xea>
 80056a8:	6823      	ldr	r3, [r4, #0]
 80056aa:	442b      	add	r3, r5
 80056ac:	6023      	str	r3, [r4, #0]
 80056ae:	f8d8 3000 	ldr.w	r3, [r8]
 80056b2:	685a      	ldr	r2, [r3, #4]
 80056b4:	bb62      	cbnz	r2, 8005710 <_malloc_r+0xdc>
 80056b6:	f8c8 7000 	str.w	r7, [r8]
 80056ba:	e00f      	b.n	80056dc <_malloc_r+0xa8>
 80056bc:	6822      	ldr	r2, [r4, #0]
 80056be:	1b52      	subs	r2, r2, r5
 80056c0:	d420      	bmi.n	8005704 <_malloc_r+0xd0>
 80056c2:	2a0b      	cmp	r2, #11
 80056c4:	d917      	bls.n	80056f6 <_malloc_r+0xc2>
 80056c6:	1961      	adds	r1, r4, r5
 80056c8:	42a3      	cmp	r3, r4
 80056ca:	6025      	str	r5, [r4, #0]
 80056cc:	bf18      	it	ne
 80056ce:	6059      	strne	r1, [r3, #4]
 80056d0:	6863      	ldr	r3, [r4, #4]
 80056d2:	bf08      	it	eq
 80056d4:	f8c8 1000 	streq.w	r1, [r8]
 80056d8:	5162      	str	r2, [r4, r5]
 80056da:	604b      	str	r3, [r1, #4]
 80056dc:	4630      	mov	r0, r6
 80056de:	f000 f82f 	bl	8005740 <__malloc_unlock>
 80056e2:	f104 000b 	add.w	r0, r4, #11
 80056e6:	1d23      	adds	r3, r4, #4
 80056e8:	f020 0007 	bic.w	r0, r0, #7
 80056ec:	1ac2      	subs	r2, r0, r3
 80056ee:	bf1c      	itt	ne
 80056f0:	1a1b      	subne	r3, r3, r0
 80056f2:	50a3      	strne	r3, [r4, r2]
 80056f4:	e7af      	b.n	8005656 <_malloc_r+0x22>
 80056f6:	6862      	ldr	r2, [r4, #4]
 80056f8:	42a3      	cmp	r3, r4
 80056fa:	bf0c      	ite	eq
 80056fc:	f8c8 2000 	streq.w	r2, [r8]
 8005700:	605a      	strne	r2, [r3, #4]
 8005702:	e7eb      	b.n	80056dc <_malloc_r+0xa8>
 8005704:	4623      	mov	r3, r4
 8005706:	6864      	ldr	r4, [r4, #4]
 8005708:	e7ae      	b.n	8005668 <_malloc_r+0x34>
 800570a:	463c      	mov	r4, r7
 800570c:	687f      	ldr	r7, [r7, #4]
 800570e:	e7b6      	b.n	800567e <_malloc_r+0x4a>
 8005710:	461a      	mov	r2, r3
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	42a3      	cmp	r3, r4
 8005716:	d1fb      	bne.n	8005710 <_malloc_r+0xdc>
 8005718:	2300      	movs	r3, #0
 800571a:	6053      	str	r3, [r2, #4]
 800571c:	e7de      	b.n	80056dc <_malloc_r+0xa8>
 800571e:	230c      	movs	r3, #12
 8005720:	4630      	mov	r0, r6
 8005722:	6033      	str	r3, [r6, #0]
 8005724:	f000 f80c 	bl	8005740 <__malloc_unlock>
 8005728:	e794      	b.n	8005654 <_malloc_r+0x20>
 800572a:	6005      	str	r5, [r0, #0]
 800572c:	e7d6      	b.n	80056dc <_malloc_r+0xa8>
 800572e:	bf00      	nop
 8005730:	20000478 	.word	0x20000478

08005734 <__malloc_lock>:
 8005734:	4801      	ldr	r0, [pc, #4]	@ (800573c <__malloc_lock+0x8>)
 8005736:	f7ff b89c 	b.w	8004872 <__retarget_lock_acquire_recursive>
 800573a:	bf00      	nop
 800573c:	20000470 	.word	0x20000470

08005740 <__malloc_unlock>:
 8005740:	4801      	ldr	r0, [pc, #4]	@ (8005748 <__malloc_unlock+0x8>)
 8005742:	f7ff b897 	b.w	8004874 <__retarget_lock_release_recursive>
 8005746:	bf00      	nop
 8005748:	20000470 	.word	0x20000470

0800574c <_Balloc>:
 800574c:	b570      	push	{r4, r5, r6, lr}
 800574e:	69c6      	ldr	r6, [r0, #28]
 8005750:	4604      	mov	r4, r0
 8005752:	460d      	mov	r5, r1
 8005754:	b976      	cbnz	r6, 8005774 <_Balloc+0x28>
 8005756:	2010      	movs	r0, #16
 8005758:	f7ff ff42 	bl	80055e0 <malloc>
 800575c:	4602      	mov	r2, r0
 800575e:	61e0      	str	r0, [r4, #28]
 8005760:	b920      	cbnz	r0, 800576c <_Balloc+0x20>
 8005762:	216b      	movs	r1, #107	@ 0x6b
 8005764:	4b17      	ldr	r3, [pc, #92]	@ (80057c4 <_Balloc+0x78>)
 8005766:	4818      	ldr	r0, [pc, #96]	@ (80057c8 <_Balloc+0x7c>)
 8005768:	f000 fc30 	bl	8005fcc <__assert_func>
 800576c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005770:	6006      	str	r6, [r0, #0]
 8005772:	60c6      	str	r6, [r0, #12]
 8005774:	69e6      	ldr	r6, [r4, #28]
 8005776:	68f3      	ldr	r3, [r6, #12]
 8005778:	b183      	cbz	r3, 800579c <_Balloc+0x50>
 800577a:	69e3      	ldr	r3, [r4, #28]
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005782:	b9b8      	cbnz	r0, 80057b4 <_Balloc+0x68>
 8005784:	2101      	movs	r1, #1
 8005786:	fa01 f605 	lsl.w	r6, r1, r5
 800578a:	1d72      	adds	r2, r6, #5
 800578c:	4620      	mov	r0, r4
 800578e:	0092      	lsls	r2, r2, #2
 8005790:	f000 fc3a 	bl	8006008 <_calloc_r>
 8005794:	b160      	cbz	r0, 80057b0 <_Balloc+0x64>
 8005796:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800579a:	e00e      	b.n	80057ba <_Balloc+0x6e>
 800579c:	2221      	movs	r2, #33	@ 0x21
 800579e:	2104      	movs	r1, #4
 80057a0:	4620      	mov	r0, r4
 80057a2:	f000 fc31 	bl	8006008 <_calloc_r>
 80057a6:	69e3      	ldr	r3, [r4, #28]
 80057a8:	60f0      	str	r0, [r6, #12]
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1e4      	bne.n	800577a <_Balloc+0x2e>
 80057b0:	2000      	movs	r0, #0
 80057b2:	bd70      	pop	{r4, r5, r6, pc}
 80057b4:	6802      	ldr	r2, [r0, #0]
 80057b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80057ba:	2300      	movs	r3, #0
 80057bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80057c0:	e7f7      	b.n	80057b2 <_Balloc+0x66>
 80057c2:	bf00      	nop
 80057c4:	08006669 	.word	0x08006669
 80057c8:	080066e9 	.word	0x080066e9

080057cc <_Bfree>:
 80057cc:	b570      	push	{r4, r5, r6, lr}
 80057ce:	69c6      	ldr	r6, [r0, #28]
 80057d0:	4605      	mov	r5, r0
 80057d2:	460c      	mov	r4, r1
 80057d4:	b976      	cbnz	r6, 80057f4 <_Bfree+0x28>
 80057d6:	2010      	movs	r0, #16
 80057d8:	f7ff ff02 	bl	80055e0 <malloc>
 80057dc:	4602      	mov	r2, r0
 80057de:	61e8      	str	r0, [r5, #28]
 80057e0:	b920      	cbnz	r0, 80057ec <_Bfree+0x20>
 80057e2:	218f      	movs	r1, #143	@ 0x8f
 80057e4:	4b08      	ldr	r3, [pc, #32]	@ (8005808 <_Bfree+0x3c>)
 80057e6:	4809      	ldr	r0, [pc, #36]	@ (800580c <_Bfree+0x40>)
 80057e8:	f000 fbf0 	bl	8005fcc <__assert_func>
 80057ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80057f0:	6006      	str	r6, [r0, #0]
 80057f2:	60c6      	str	r6, [r0, #12]
 80057f4:	b13c      	cbz	r4, 8005806 <_Bfree+0x3a>
 80057f6:	69eb      	ldr	r3, [r5, #28]
 80057f8:	6862      	ldr	r2, [r4, #4]
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005800:	6021      	str	r1, [r4, #0]
 8005802:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005806:	bd70      	pop	{r4, r5, r6, pc}
 8005808:	08006669 	.word	0x08006669
 800580c:	080066e9 	.word	0x080066e9

08005810 <__multadd>:
 8005810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005814:	4607      	mov	r7, r0
 8005816:	460c      	mov	r4, r1
 8005818:	461e      	mov	r6, r3
 800581a:	2000      	movs	r0, #0
 800581c:	690d      	ldr	r5, [r1, #16]
 800581e:	f101 0c14 	add.w	ip, r1, #20
 8005822:	f8dc 3000 	ldr.w	r3, [ip]
 8005826:	3001      	adds	r0, #1
 8005828:	b299      	uxth	r1, r3
 800582a:	fb02 6101 	mla	r1, r2, r1, r6
 800582e:	0c1e      	lsrs	r6, r3, #16
 8005830:	0c0b      	lsrs	r3, r1, #16
 8005832:	fb02 3306 	mla	r3, r2, r6, r3
 8005836:	b289      	uxth	r1, r1
 8005838:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800583c:	4285      	cmp	r5, r0
 800583e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005842:	f84c 1b04 	str.w	r1, [ip], #4
 8005846:	dcec      	bgt.n	8005822 <__multadd+0x12>
 8005848:	b30e      	cbz	r6, 800588e <__multadd+0x7e>
 800584a:	68a3      	ldr	r3, [r4, #8]
 800584c:	42ab      	cmp	r3, r5
 800584e:	dc19      	bgt.n	8005884 <__multadd+0x74>
 8005850:	6861      	ldr	r1, [r4, #4]
 8005852:	4638      	mov	r0, r7
 8005854:	3101      	adds	r1, #1
 8005856:	f7ff ff79 	bl	800574c <_Balloc>
 800585a:	4680      	mov	r8, r0
 800585c:	b928      	cbnz	r0, 800586a <__multadd+0x5a>
 800585e:	4602      	mov	r2, r0
 8005860:	21ba      	movs	r1, #186	@ 0xba
 8005862:	4b0c      	ldr	r3, [pc, #48]	@ (8005894 <__multadd+0x84>)
 8005864:	480c      	ldr	r0, [pc, #48]	@ (8005898 <__multadd+0x88>)
 8005866:	f000 fbb1 	bl	8005fcc <__assert_func>
 800586a:	6922      	ldr	r2, [r4, #16]
 800586c:	f104 010c 	add.w	r1, r4, #12
 8005870:	3202      	adds	r2, #2
 8005872:	0092      	lsls	r2, r2, #2
 8005874:	300c      	adds	r0, #12
 8005876:	f000 fb9b 	bl	8005fb0 <memcpy>
 800587a:	4621      	mov	r1, r4
 800587c:	4638      	mov	r0, r7
 800587e:	f7ff ffa5 	bl	80057cc <_Bfree>
 8005882:	4644      	mov	r4, r8
 8005884:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005888:	3501      	adds	r5, #1
 800588a:	615e      	str	r6, [r3, #20]
 800588c:	6125      	str	r5, [r4, #16]
 800588e:	4620      	mov	r0, r4
 8005890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005894:	080066d8 	.word	0x080066d8
 8005898:	080066e9 	.word	0x080066e9

0800589c <__hi0bits>:
 800589c:	4603      	mov	r3, r0
 800589e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80058a2:	bf3a      	itte	cc
 80058a4:	0403      	lslcc	r3, r0, #16
 80058a6:	2010      	movcc	r0, #16
 80058a8:	2000      	movcs	r0, #0
 80058aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058ae:	bf3c      	itt	cc
 80058b0:	021b      	lslcc	r3, r3, #8
 80058b2:	3008      	addcc	r0, #8
 80058b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058b8:	bf3c      	itt	cc
 80058ba:	011b      	lslcc	r3, r3, #4
 80058bc:	3004      	addcc	r0, #4
 80058be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058c2:	bf3c      	itt	cc
 80058c4:	009b      	lslcc	r3, r3, #2
 80058c6:	3002      	addcc	r0, #2
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	db05      	blt.n	80058d8 <__hi0bits+0x3c>
 80058cc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80058d0:	f100 0001 	add.w	r0, r0, #1
 80058d4:	bf08      	it	eq
 80058d6:	2020      	moveq	r0, #32
 80058d8:	4770      	bx	lr

080058da <__lo0bits>:
 80058da:	6803      	ldr	r3, [r0, #0]
 80058dc:	4602      	mov	r2, r0
 80058de:	f013 0007 	ands.w	r0, r3, #7
 80058e2:	d00b      	beq.n	80058fc <__lo0bits+0x22>
 80058e4:	07d9      	lsls	r1, r3, #31
 80058e6:	d421      	bmi.n	800592c <__lo0bits+0x52>
 80058e8:	0798      	lsls	r0, r3, #30
 80058ea:	bf49      	itett	mi
 80058ec:	085b      	lsrmi	r3, r3, #1
 80058ee:	089b      	lsrpl	r3, r3, #2
 80058f0:	2001      	movmi	r0, #1
 80058f2:	6013      	strmi	r3, [r2, #0]
 80058f4:	bf5c      	itt	pl
 80058f6:	2002      	movpl	r0, #2
 80058f8:	6013      	strpl	r3, [r2, #0]
 80058fa:	4770      	bx	lr
 80058fc:	b299      	uxth	r1, r3
 80058fe:	b909      	cbnz	r1, 8005904 <__lo0bits+0x2a>
 8005900:	2010      	movs	r0, #16
 8005902:	0c1b      	lsrs	r3, r3, #16
 8005904:	b2d9      	uxtb	r1, r3
 8005906:	b909      	cbnz	r1, 800590c <__lo0bits+0x32>
 8005908:	3008      	adds	r0, #8
 800590a:	0a1b      	lsrs	r3, r3, #8
 800590c:	0719      	lsls	r1, r3, #28
 800590e:	bf04      	itt	eq
 8005910:	091b      	lsreq	r3, r3, #4
 8005912:	3004      	addeq	r0, #4
 8005914:	0799      	lsls	r1, r3, #30
 8005916:	bf04      	itt	eq
 8005918:	089b      	lsreq	r3, r3, #2
 800591a:	3002      	addeq	r0, #2
 800591c:	07d9      	lsls	r1, r3, #31
 800591e:	d403      	bmi.n	8005928 <__lo0bits+0x4e>
 8005920:	085b      	lsrs	r3, r3, #1
 8005922:	f100 0001 	add.w	r0, r0, #1
 8005926:	d003      	beq.n	8005930 <__lo0bits+0x56>
 8005928:	6013      	str	r3, [r2, #0]
 800592a:	4770      	bx	lr
 800592c:	2000      	movs	r0, #0
 800592e:	4770      	bx	lr
 8005930:	2020      	movs	r0, #32
 8005932:	4770      	bx	lr

08005934 <__i2b>:
 8005934:	b510      	push	{r4, lr}
 8005936:	460c      	mov	r4, r1
 8005938:	2101      	movs	r1, #1
 800593a:	f7ff ff07 	bl	800574c <_Balloc>
 800593e:	4602      	mov	r2, r0
 8005940:	b928      	cbnz	r0, 800594e <__i2b+0x1a>
 8005942:	f240 1145 	movw	r1, #325	@ 0x145
 8005946:	4b04      	ldr	r3, [pc, #16]	@ (8005958 <__i2b+0x24>)
 8005948:	4804      	ldr	r0, [pc, #16]	@ (800595c <__i2b+0x28>)
 800594a:	f000 fb3f 	bl	8005fcc <__assert_func>
 800594e:	2301      	movs	r3, #1
 8005950:	6144      	str	r4, [r0, #20]
 8005952:	6103      	str	r3, [r0, #16]
 8005954:	bd10      	pop	{r4, pc}
 8005956:	bf00      	nop
 8005958:	080066d8 	.word	0x080066d8
 800595c:	080066e9 	.word	0x080066e9

08005960 <__multiply>:
 8005960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005964:	4617      	mov	r7, r2
 8005966:	690a      	ldr	r2, [r1, #16]
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	4689      	mov	r9, r1
 800596c:	429a      	cmp	r2, r3
 800596e:	bfa2      	ittt	ge
 8005970:	463b      	movge	r3, r7
 8005972:	460f      	movge	r7, r1
 8005974:	4699      	movge	r9, r3
 8005976:	693d      	ldr	r5, [r7, #16]
 8005978:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	6879      	ldr	r1, [r7, #4]
 8005980:	eb05 060a 	add.w	r6, r5, sl
 8005984:	42b3      	cmp	r3, r6
 8005986:	b085      	sub	sp, #20
 8005988:	bfb8      	it	lt
 800598a:	3101      	addlt	r1, #1
 800598c:	f7ff fede 	bl	800574c <_Balloc>
 8005990:	b930      	cbnz	r0, 80059a0 <__multiply+0x40>
 8005992:	4602      	mov	r2, r0
 8005994:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005998:	4b40      	ldr	r3, [pc, #256]	@ (8005a9c <__multiply+0x13c>)
 800599a:	4841      	ldr	r0, [pc, #260]	@ (8005aa0 <__multiply+0x140>)
 800599c:	f000 fb16 	bl	8005fcc <__assert_func>
 80059a0:	f100 0414 	add.w	r4, r0, #20
 80059a4:	4623      	mov	r3, r4
 80059a6:	2200      	movs	r2, #0
 80059a8:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80059ac:	4573      	cmp	r3, lr
 80059ae:	d320      	bcc.n	80059f2 <__multiply+0x92>
 80059b0:	f107 0814 	add.w	r8, r7, #20
 80059b4:	f109 0114 	add.w	r1, r9, #20
 80059b8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80059bc:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80059c0:	9302      	str	r3, [sp, #8]
 80059c2:	1beb      	subs	r3, r5, r7
 80059c4:	3b15      	subs	r3, #21
 80059c6:	f023 0303 	bic.w	r3, r3, #3
 80059ca:	3304      	adds	r3, #4
 80059cc:	3715      	adds	r7, #21
 80059ce:	42bd      	cmp	r5, r7
 80059d0:	bf38      	it	cc
 80059d2:	2304      	movcc	r3, #4
 80059d4:	9301      	str	r3, [sp, #4]
 80059d6:	9b02      	ldr	r3, [sp, #8]
 80059d8:	9103      	str	r1, [sp, #12]
 80059da:	428b      	cmp	r3, r1
 80059dc:	d80c      	bhi.n	80059f8 <__multiply+0x98>
 80059de:	2e00      	cmp	r6, #0
 80059e0:	dd03      	ble.n	80059ea <__multiply+0x8a>
 80059e2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d055      	beq.n	8005a96 <__multiply+0x136>
 80059ea:	6106      	str	r6, [r0, #16]
 80059ec:	b005      	add	sp, #20
 80059ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059f2:	f843 2b04 	str.w	r2, [r3], #4
 80059f6:	e7d9      	b.n	80059ac <__multiply+0x4c>
 80059f8:	f8b1 a000 	ldrh.w	sl, [r1]
 80059fc:	f1ba 0f00 	cmp.w	sl, #0
 8005a00:	d01f      	beq.n	8005a42 <__multiply+0xe2>
 8005a02:	46c4      	mov	ip, r8
 8005a04:	46a1      	mov	r9, r4
 8005a06:	2700      	movs	r7, #0
 8005a08:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005a0c:	f8d9 3000 	ldr.w	r3, [r9]
 8005a10:	fa1f fb82 	uxth.w	fp, r2
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	fb0a 330b 	mla	r3, sl, fp, r3
 8005a1a:	443b      	add	r3, r7
 8005a1c:	f8d9 7000 	ldr.w	r7, [r9]
 8005a20:	0c12      	lsrs	r2, r2, #16
 8005a22:	0c3f      	lsrs	r7, r7, #16
 8005a24:	fb0a 7202 	mla	r2, sl, r2, r7
 8005a28:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a32:	4565      	cmp	r5, ip
 8005a34:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005a38:	f849 3b04 	str.w	r3, [r9], #4
 8005a3c:	d8e4      	bhi.n	8005a08 <__multiply+0xa8>
 8005a3e:	9b01      	ldr	r3, [sp, #4]
 8005a40:	50e7      	str	r7, [r4, r3]
 8005a42:	9b03      	ldr	r3, [sp, #12]
 8005a44:	3104      	adds	r1, #4
 8005a46:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005a4a:	f1b9 0f00 	cmp.w	r9, #0
 8005a4e:	d020      	beq.n	8005a92 <__multiply+0x132>
 8005a50:	4647      	mov	r7, r8
 8005a52:	46a4      	mov	ip, r4
 8005a54:	f04f 0a00 	mov.w	sl, #0
 8005a58:	6823      	ldr	r3, [r4, #0]
 8005a5a:	f8b7 b000 	ldrh.w	fp, [r7]
 8005a5e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	fb09 220b 	mla	r2, r9, fp, r2
 8005a68:	4452      	add	r2, sl
 8005a6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a6e:	f84c 3b04 	str.w	r3, [ip], #4
 8005a72:	f857 3b04 	ldr.w	r3, [r7], #4
 8005a76:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005a7a:	f8bc 3000 	ldrh.w	r3, [ip]
 8005a7e:	42bd      	cmp	r5, r7
 8005a80:	fb09 330a 	mla	r3, r9, sl, r3
 8005a84:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005a88:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005a8c:	d8e5      	bhi.n	8005a5a <__multiply+0xfa>
 8005a8e:	9a01      	ldr	r2, [sp, #4]
 8005a90:	50a3      	str	r3, [r4, r2]
 8005a92:	3404      	adds	r4, #4
 8005a94:	e79f      	b.n	80059d6 <__multiply+0x76>
 8005a96:	3e01      	subs	r6, #1
 8005a98:	e7a1      	b.n	80059de <__multiply+0x7e>
 8005a9a:	bf00      	nop
 8005a9c:	080066d8 	.word	0x080066d8
 8005aa0:	080066e9 	.word	0x080066e9

08005aa4 <__pow5mult>:
 8005aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005aa8:	4615      	mov	r5, r2
 8005aaa:	f012 0203 	ands.w	r2, r2, #3
 8005aae:	4607      	mov	r7, r0
 8005ab0:	460e      	mov	r6, r1
 8005ab2:	d007      	beq.n	8005ac4 <__pow5mult+0x20>
 8005ab4:	4c25      	ldr	r4, [pc, #148]	@ (8005b4c <__pow5mult+0xa8>)
 8005ab6:	3a01      	subs	r2, #1
 8005ab8:	2300      	movs	r3, #0
 8005aba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005abe:	f7ff fea7 	bl	8005810 <__multadd>
 8005ac2:	4606      	mov	r6, r0
 8005ac4:	10ad      	asrs	r5, r5, #2
 8005ac6:	d03d      	beq.n	8005b44 <__pow5mult+0xa0>
 8005ac8:	69fc      	ldr	r4, [r7, #28]
 8005aca:	b97c      	cbnz	r4, 8005aec <__pow5mult+0x48>
 8005acc:	2010      	movs	r0, #16
 8005ace:	f7ff fd87 	bl	80055e0 <malloc>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	61f8      	str	r0, [r7, #28]
 8005ad6:	b928      	cbnz	r0, 8005ae4 <__pow5mult+0x40>
 8005ad8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005adc:	4b1c      	ldr	r3, [pc, #112]	@ (8005b50 <__pow5mult+0xac>)
 8005ade:	481d      	ldr	r0, [pc, #116]	@ (8005b54 <__pow5mult+0xb0>)
 8005ae0:	f000 fa74 	bl	8005fcc <__assert_func>
 8005ae4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ae8:	6004      	str	r4, [r0, #0]
 8005aea:	60c4      	str	r4, [r0, #12]
 8005aec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005af0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005af4:	b94c      	cbnz	r4, 8005b0a <__pow5mult+0x66>
 8005af6:	f240 2171 	movw	r1, #625	@ 0x271
 8005afa:	4638      	mov	r0, r7
 8005afc:	f7ff ff1a 	bl	8005934 <__i2b>
 8005b00:	2300      	movs	r3, #0
 8005b02:	4604      	mov	r4, r0
 8005b04:	f8c8 0008 	str.w	r0, [r8, #8]
 8005b08:	6003      	str	r3, [r0, #0]
 8005b0a:	f04f 0900 	mov.w	r9, #0
 8005b0e:	07eb      	lsls	r3, r5, #31
 8005b10:	d50a      	bpl.n	8005b28 <__pow5mult+0x84>
 8005b12:	4631      	mov	r1, r6
 8005b14:	4622      	mov	r2, r4
 8005b16:	4638      	mov	r0, r7
 8005b18:	f7ff ff22 	bl	8005960 <__multiply>
 8005b1c:	4680      	mov	r8, r0
 8005b1e:	4631      	mov	r1, r6
 8005b20:	4638      	mov	r0, r7
 8005b22:	f7ff fe53 	bl	80057cc <_Bfree>
 8005b26:	4646      	mov	r6, r8
 8005b28:	106d      	asrs	r5, r5, #1
 8005b2a:	d00b      	beq.n	8005b44 <__pow5mult+0xa0>
 8005b2c:	6820      	ldr	r0, [r4, #0]
 8005b2e:	b938      	cbnz	r0, 8005b40 <__pow5mult+0x9c>
 8005b30:	4622      	mov	r2, r4
 8005b32:	4621      	mov	r1, r4
 8005b34:	4638      	mov	r0, r7
 8005b36:	f7ff ff13 	bl	8005960 <__multiply>
 8005b3a:	6020      	str	r0, [r4, #0]
 8005b3c:	f8c0 9000 	str.w	r9, [r0]
 8005b40:	4604      	mov	r4, r0
 8005b42:	e7e4      	b.n	8005b0e <__pow5mult+0x6a>
 8005b44:	4630      	mov	r0, r6
 8005b46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b4a:	bf00      	nop
 8005b4c:	0800679c 	.word	0x0800679c
 8005b50:	08006669 	.word	0x08006669
 8005b54:	080066e9 	.word	0x080066e9

08005b58 <__lshift>:
 8005b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b5c:	460c      	mov	r4, r1
 8005b5e:	4607      	mov	r7, r0
 8005b60:	4691      	mov	r9, r2
 8005b62:	6923      	ldr	r3, [r4, #16]
 8005b64:	6849      	ldr	r1, [r1, #4]
 8005b66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005b6a:	68a3      	ldr	r3, [r4, #8]
 8005b6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005b70:	f108 0601 	add.w	r6, r8, #1
 8005b74:	42b3      	cmp	r3, r6
 8005b76:	db0b      	blt.n	8005b90 <__lshift+0x38>
 8005b78:	4638      	mov	r0, r7
 8005b7a:	f7ff fde7 	bl	800574c <_Balloc>
 8005b7e:	4605      	mov	r5, r0
 8005b80:	b948      	cbnz	r0, 8005b96 <__lshift+0x3e>
 8005b82:	4602      	mov	r2, r0
 8005b84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005b88:	4b27      	ldr	r3, [pc, #156]	@ (8005c28 <__lshift+0xd0>)
 8005b8a:	4828      	ldr	r0, [pc, #160]	@ (8005c2c <__lshift+0xd4>)
 8005b8c:	f000 fa1e 	bl	8005fcc <__assert_func>
 8005b90:	3101      	adds	r1, #1
 8005b92:	005b      	lsls	r3, r3, #1
 8005b94:	e7ee      	b.n	8005b74 <__lshift+0x1c>
 8005b96:	2300      	movs	r3, #0
 8005b98:	f100 0114 	add.w	r1, r0, #20
 8005b9c:	f100 0210 	add.w	r2, r0, #16
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	4553      	cmp	r3, sl
 8005ba4:	db33      	blt.n	8005c0e <__lshift+0xb6>
 8005ba6:	6920      	ldr	r0, [r4, #16]
 8005ba8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005bac:	f104 0314 	add.w	r3, r4, #20
 8005bb0:	f019 091f 	ands.w	r9, r9, #31
 8005bb4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005bb8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005bbc:	d02b      	beq.n	8005c16 <__lshift+0xbe>
 8005bbe:	468a      	mov	sl, r1
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f1c9 0e20 	rsb	lr, r9, #32
 8005bc6:	6818      	ldr	r0, [r3, #0]
 8005bc8:	fa00 f009 	lsl.w	r0, r0, r9
 8005bcc:	4310      	orrs	r0, r2
 8005bce:	f84a 0b04 	str.w	r0, [sl], #4
 8005bd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bd6:	459c      	cmp	ip, r3
 8005bd8:	fa22 f20e 	lsr.w	r2, r2, lr
 8005bdc:	d8f3      	bhi.n	8005bc6 <__lshift+0x6e>
 8005bde:	ebac 0304 	sub.w	r3, ip, r4
 8005be2:	3b15      	subs	r3, #21
 8005be4:	f023 0303 	bic.w	r3, r3, #3
 8005be8:	3304      	adds	r3, #4
 8005bea:	f104 0015 	add.w	r0, r4, #21
 8005bee:	4560      	cmp	r0, ip
 8005bf0:	bf88      	it	hi
 8005bf2:	2304      	movhi	r3, #4
 8005bf4:	50ca      	str	r2, [r1, r3]
 8005bf6:	b10a      	cbz	r2, 8005bfc <__lshift+0xa4>
 8005bf8:	f108 0602 	add.w	r6, r8, #2
 8005bfc:	3e01      	subs	r6, #1
 8005bfe:	4638      	mov	r0, r7
 8005c00:	4621      	mov	r1, r4
 8005c02:	612e      	str	r6, [r5, #16]
 8005c04:	f7ff fde2 	bl	80057cc <_Bfree>
 8005c08:	4628      	mov	r0, r5
 8005c0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c0e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005c12:	3301      	adds	r3, #1
 8005c14:	e7c5      	b.n	8005ba2 <__lshift+0x4a>
 8005c16:	3904      	subs	r1, #4
 8005c18:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c1c:	459c      	cmp	ip, r3
 8005c1e:	f841 2f04 	str.w	r2, [r1, #4]!
 8005c22:	d8f9      	bhi.n	8005c18 <__lshift+0xc0>
 8005c24:	e7ea      	b.n	8005bfc <__lshift+0xa4>
 8005c26:	bf00      	nop
 8005c28:	080066d8 	.word	0x080066d8
 8005c2c:	080066e9 	.word	0x080066e9

08005c30 <__mcmp>:
 8005c30:	4603      	mov	r3, r0
 8005c32:	690a      	ldr	r2, [r1, #16]
 8005c34:	6900      	ldr	r0, [r0, #16]
 8005c36:	b530      	push	{r4, r5, lr}
 8005c38:	1a80      	subs	r0, r0, r2
 8005c3a:	d10e      	bne.n	8005c5a <__mcmp+0x2a>
 8005c3c:	3314      	adds	r3, #20
 8005c3e:	3114      	adds	r1, #20
 8005c40:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005c44:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005c48:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005c4c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005c50:	4295      	cmp	r5, r2
 8005c52:	d003      	beq.n	8005c5c <__mcmp+0x2c>
 8005c54:	d205      	bcs.n	8005c62 <__mcmp+0x32>
 8005c56:	f04f 30ff 	mov.w	r0, #4294967295
 8005c5a:	bd30      	pop	{r4, r5, pc}
 8005c5c:	42a3      	cmp	r3, r4
 8005c5e:	d3f3      	bcc.n	8005c48 <__mcmp+0x18>
 8005c60:	e7fb      	b.n	8005c5a <__mcmp+0x2a>
 8005c62:	2001      	movs	r0, #1
 8005c64:	e7f9      	b.n	8005c5a <__mcmp+0x2a>
	...

08005c68 <__mdiff>:
 8005c68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c6c:	4689      	mov	r9, r1
 8005c6e:	4606      	mov	r6, r0
 8005c70:	4611      	mov	r1, r2
 8005c72:	4648      	mov	r0, r9
 8005c74:	4614      	mov	r4, r2
 8005c76:	f7ff ffdb 	bl	8005c30 <__mcmp>
 8005c7a:	1e05      	subs	r5, r0, #0
 8005c7c:	d112      	bne.n	8005ca4 <__mdiff+0x3c>
 8005c7e:	4629      	mov	r1, r5
 8005c80:	4630      	mov	r0, r6
 8005c82:	f7ff fd63 	bl	800574c <_Balloc>
 8005c86:	4602      	mov	r2, r0
 8005c88:	b928      	cbnz	r0, 8005c96 <__mdiff+0x2e>
 8005c8a:	f240 2137 	movw	r1, #567	@ 0x237
 8005c8e:	4b3e      	ldr	r3, [pc, #248]	@ (8005d88 <__mdiff+0x120>)
 8005c90:	483e      	ldr	r0, [pc, #248]	@ (8005d8c <__mdiff+0x124>)
 8005c92:	f000 f99b 	bl	8005fcc <__assert_func>
 8005c96:	2301      	movs	r3, #1
 8005c98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005c9c:	4610      	mov	r0, r2
 8005c9e:	b003      	add	sp, #12
 8005ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ca4:	bfbc      	itt	lt
 8005ca6:	464b      	movlt	r3, r9
 8005ca8:	46a1      	movlt	r9, r4
 8005caa:	4630      	mov	r0, r6
 8005cac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005cb0:	bfba      	itte	lt
 8005cb2:	461c      	movlt	r4, r3
 8005cb4:	2501      	movlt	r5, #1
 8005cb6:	2500      	movge	r5, #0
 8005cb8:	f7ff fd48 	bl	800574c <_Balloc>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	b918      	cbnz	r0, 8005cc8 <__mdiff+0x60>
 8005cc0:	f240 2145 	movw	r1, #581	@ 0x245
 8005cc4:	4b30      	ldr	r3, [pc, #192]	@ (8005d88 <__mdiff+0x120>)
 8005cc6:	e7e3      	b.n	8005c90 <__mdiff+0x28>
 8005cc8:	f100 0b14 	add.w	fp, r0, #20
 8005ccc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005cd0:	f109 0310 	add.w	r3, r9, #16
 8005cd4:	60c5      	str	r5, [r0, #12]
 8005cd6:	f04f 0c00 	mov.w	ip, #0
 8005cda:	f109 0514 	add.w	r5, r9, #20
 8005cde:	46d9      	mov	r9, fp
 8005ce0:	6926      	ldr	r6, [r4, #16]
 8005ce2:	f104 0e14 	add.w	lr, r4, #20
 8005ce6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005cea:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005cee:	9301      	str	r3, [sp, #4]
 8005cf0:	9b01      	ldr	r3, [sp, #4]
 8005cf2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005cf6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005cfa:	b281      	uxth	r1, r0
 8005cfc:	9301      	str	r3, [sp, #4]
 8005cfe:	fa1f f38a 	uxth.w	r3, sl
 8005d02:	1a5b      	subs	r3, r3, r1
 8005d04:	0c00      	lsrs	r0, r0, #16
 8005d06:	4463      	add	r3, ip
 8005d08:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005d0c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005d16:	4576      	cmp	r6, lr
 8005d18:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005d1c:	f849 3b04 	str.w	r3, [r9], #4
 8005d20:	d8e6      	bhi.n	8005cf0 <__mdiff+0x88>
 8005d22:	1b33      	subs	r3, r6, r4
 8005d24:	3b15      	subs	r3, #21
 8005d26:	f023 0303 	bic.w	r3, r3, #3
 8005d2a:	3415      	adds	r4, #21
 8005d2c:	3304      	adds	r3, #4
 8005d2e:	42a6      	cmp	r6, r4
 8005d30:	bf38      	it	cc
 8005d32:	2304      	movcc	r3, #4
 8005d34:	441d      	add	r5, r3
 8005d36:	445b      	add	r3, fp
 8005d38:	461e      	mov	r6, r3
 8005d3a:	462c      	mov	r4, r5
 8005d3c:	4544      	cmp	r4, r8
 8005d3e:	d30e      	bcc.n	8005d5e <__mdiff+0xf6>
 8005d40:	f108 0103 	add.w	r1, r8, #3
 8005d44:	1b49      	subs	r1, r1, r5
 8005d46:	f021 0103 	bic.w	r1, r1, #3
 8005d4a:	3d03      	subs	r5, #3
 8005d4c:	45a8      	cmp	r8, r5
 8005d4e:	bf38      	it	cc
 8005d50:	2100      	movcc	r1, #0
 8005d52:	440b      	add	r3, r1
 8005d54:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005d58:	b199      	cbz	r1, 8005d82 <__mdiff+0x11a>
 8005d5a:	6117      	str	r7, [r2, #16]
 8005d5c:	e79e      	b.n	8005c9c <__mdiff+0x34>
 8005d5e:	46e6      	mov	lr, ip
 8005d60:	f854 1b04 	ldr.w	r1, [r4], #4
 8005d64:	fa1f fc81 	uxth.w	ip, r1
 8005d68:	44f4      	add	ip, lr
 8005d6a:	0c08      	lsrs	r0, r1, #16
 8005d6c:	4471      	add	r1, lr
 8005d6e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005d72:	b289      	uxth	r1, r1
 8005d74:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005d78:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005d7c:	f846 1b04 	str.w	r1, [r6], #4
 8005d80:	e7dc      	b.n	8005d3c <__mdiff+0xd4>
 8005d82:	3f01      	subs	r7, #1
 8005d84:	e7e6      	b.n	8005d54 <__mdiff+0xec>
 8005d86:	bf00      	nop
 8005d88:	080066d8 	.word	0x080066d8
 8005d8c:	080066e9 	.word	0x080066e9

08005d90 <__d2b>:
 8005d90:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005d94:	2101      	movs	r1, #1
 8005d96:	4690      	mov	r8, r2
 8005d98:	4699      	mov	r9, r3
 8005d9a:	9e08      	ldr	r6, [sp, #32]
 8005d9c:	f7ff fcd6 	bl	800574c <_Balloc>
 8005da0:	4604      	mov	r4, r0
 8005da2:	b930      	cbnz	r0, 8005db2 <__d2b+0x22>
 8005da4:	4602      	mov	r2, r0
 8005da6:	f240 310f 	movw	r1, #783	@ 0x30f
 8005daa:	4b23      	ldr	r3, [pc, #140]	@ (8005e38 <__d2b+0xa8>)
 8005dac:	4823      	ldr	r0, [pc, #140]	@ (8005e3c <__d2b+0xac>)
 8005dae:	f000 f90d 	bl	8005fcc <__assert_func>
 8005db2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005db6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005dba:	b10d      	cbz	r5, 8005dc0 <__d2b+0x30>
 8005dbc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005dc0:	9301      	str	r3, [sp, #4]
 8005dc2:	f1b8 0300 	subs.w	r3, r8, #0
 8005dc6:	d024      	beq.n	8005e12 <__d2b+0x82>
 8005dc8:	4668      	mov	r0, sp
 8005dca:	9300      	str	r3, [sp, #0]
 8005dcc:	f7ff fd85 	bl	80058da <__lo0bits>
 8005dd0:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005dd4:	b1d8      	cbz	r0, 8005e0e <__d2b+0x7e>
 8005dd6:	f1c0 0320 	rsb	r3, r0, #32
 8005dda:	fa02 f303 	lsl.w	r3, r2, r3
 8005dde:	430b      	orrs	r3, r1
 8005de0:	40c2      	lsrs	r2, r0
 8005de2:	6163      	str	r3, [r4, #20]
 8005de4:	9201      	str	r2, [sp, #4]
 8005de6:	9b01      	ldr	r3, [sp, #4]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	bf0c      	ite	eq
 8005dec:	2201      	moveq	r2, #1
 8005dee:	2202      	movne	r2, #2
 8005df0:	61a3      	str	r3, [r4, #24]
 8005df2:	6122      	str	r2, [r4, #16]
 8005df4:	b1ad      	cbz	r5, 8005e22 <__d2b+0x92>
 8005df6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005dfa:	4405      	add	r5, r0
 8005dfc:	6035      	str	r5, [r6, #0]
 8005dfe:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005e02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e04:	6018      	str	r0, [r3, #0]
 8005e06:	4620      	mov	r0, r4
 8005e08:	b002      	add	sp, #8
 8005e0a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005e0e:	6161      	str	r1, [r4, #20]
 8005e10:	e7e9      	b.n	8005de6 <__d2b+0x56>
 8005e12:	a801      	add	r0, sp, #4
 8005e14:	f7ff fd61 	bl	80058da <__lo0bits>
 8005e18:	9b01      	ldr	r3, [sp, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	6163      	str	r3, [r4, #20]
 8005e1e:	3020      	adds	r0, #32
 8005e20:	e7e7      	b.n	8005df2 <__d2b+0x62>
 8005e22:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005e26:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005e2a:	6030      	str	r0, [r6, #0]
 8005e2c:	6918      	ldr	r0, [r3, #16]
 8005e2e:	f7ff fd35 	bl	800589c <__hi0bits>
 8005e32:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005e36:	e7e4      	b.n	8005e02 <__d2b+0x72>
 8005e38:	080066d8 	.word	0x080066d8
 8005e3c:	080066e9 	.word	0x080066e9

08005e40 <__sflush_r>:
 8005e40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e46:	0716      	lsls	r6, r2, #28
 8005e48:	4605      	mov	r5, r0
 8005e4a:	460c      	mov	r4, r1
 8005e4c:	d454      	bmi.n	8005ef8 <__sflush_r+0xb8>
 8005e4e:	684b      	ldr	r3, [r1, #4]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	dc02      	bgt.n	8005e5a <__sflush_r+0x1a>
 8005e54:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	dd48      	ble.n	8005eec <__sflush_r+0xac>
 8005e5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e5c:	2e00      	cmp	r6, #0
 8005e5e:	d045      	beq.n	8005eec <__sflush_r+0xac>
 8005e60:	2300      	movs	r3, #0
 8005e62:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005e66:	682f      	ldr	r7, [r5, #0]
 8005e68:	6a21      	ldr	r1, [r4, #32]
 8005e6a:	602b      	str	r3, [r5, #0]
 8005e6c:	d030      	beq.n	8005ed0 <__sflush_r+0x90>
 8005e6e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005e70:	89a3      	ldrh	r3, [r4, #12]
 8005e72:	0759      	lsls	r1, r3, #29
 8005e74:	d505      	bpl.n	8005e82 <__sflush_r+0x42>
 8005e76:	6863      	ldr	r3, [r4, #4]
 8005e78:	1ad2      	subs	r2, r2, r3
 8005e7a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005e7c:	b10b      	cbz	r3, 8005e82 <__sflush_r+0x42>
 8005e7e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005e80:	1ad2      	subs	r2, r2, r3
 8005e82:	2300      	movs	r3, #0
 8005e84:	4628      	mov	r0, r5
 8005e86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e88:	6a21      	ldr	r1, [r4, #32]
 8005e8a:	47b0      	blx	r6
 8005e8c:	1c43      	adds	r3, r0, #1
 8005e8e:	89a3      	ldrh	r3, [r4, #12]
 8005e90:	d106      	bne.n	8005ea0 <__sflush_r+0x60>
 8005e92:	6829      	ldr	r1, [r5, #0]
 8005e94:	291d      	cmp	r1, #29
 8005e96:	d82b      	bhi.n	8005ef0 <__sflush_r+0xb0>
 8005e98:	4a28      	ldr	r2, [pc, #160]	@ (8005f3c <__sflush_r+0xfc>)
 8005e9a:	40ca      	lsrs	r2, r1
 8005e9c:	07d6      	lsls	r6, r2, #31
 8005e9e:	d527      	bpl.n	8005ef0 <__sflush_r+0xb0>
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	6062      	str	r2, [r4, #4]
 8005ea4:	6922      	ldr	r2, [r4, #16]
 8005ea6:	04d9      	lsls	r1, r3, #19
 8005ea8:	6022      	str	r2, [r4, #0]
 8005eaa:	d504      	bpl.n	8005eb6 <__sflush_r+0x76>
 8005eac:	1c42      	adds	r2, r0, #1
 8005eae:	d101      	bne.n	8005eb4 <__sflush_r+0x74>
 8005eb0:	682b      	ldr	r3, [r5, #0]
 8005eb2:	b903      	cbnz	r3, 8005eb6 <__sflush_r+0x76>
 8005eb4:	6560      	str	r0, [r4, #84]	@ 0x54
 8005eb6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005eb8:	602f      	str	r7, [r5, #0]
 8005eba:	b1b9      	cbz	r1, 8005eec <__sflush_r+0xac>
 8005ebc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ec0:	4299      	cmp	r1, r3
 8005ec2:	d002      	beq.n	8005eca <__sflush_r+0x8a>
 8005ec4:	4628      	mov	r0, r5
 8005ec6:	f7ff fb43 	bl	8005550 <_free_r>
 8005eca:	2300      	movs	r3, #0
 8005ecc:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ece:	e00d      	b.n	8005eec <__sflush_r+0xac>
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	47b0      	blx	r6
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	1c50      	adds	r0, r2, #1
 8005eda:	d1c9      	bne.n	8005e70 <__sflush_r+0x30>
 8005edc:	682b      	ldr	r3, [r5, #0]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d0c6      	beq.n	8005e70 <__sflush_r+0x30>
 8005ee2:	2b1d      	cmp	r3, #29
 8005ee4:	d001      	beq.n	8005eea <__sflush_r+0xaa>
 8005ee6:	2b16      	cmp	r3, #22
 8005ee8:	d11d      	bne.n	8005f26 <__sflush_r+0xe6>
 8005eea:	602f      	str	r7, [r5, #0]
 8005eec:	2000      	movs	r0, #0
 8005eee:	e021      	b.n	8005f34 <__sflush_r+0xf4>
 8005ef0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ef4:	b21b      	sxth	r3, r3
 8005ef6:	e01a      	b.n	8005f2e <__sflush_r+0xee>
 8005ef8:	690f      	ldr	r7, [r1, #16]
 8005efa:	2f00      	cmp	r7, #0
 8005efc:	d0f6      	beq.n	8005eec <__sflush_r+0xac>
 8005efe:	0793      	lsls	r3, r2, #30
 8005f00:	bf18      	it	ne
 8005f02:	2300      	movne	r3, #0
 8005f04:	680e      	ldr	r6, [r1, #0]
 8005f06:	bf08      	it	eq
 8005f08:	694b      	ldreq	r3, [r1, #20]
 8005f0a:	1bf6      	subs	r6, r6, r7
 8005f0c:	600f      	str	r7, [r1, #0]
 8005f0e:	608b      	str	r3, [r1, #8]
 8005f10:	2e00      	cmp	r6, #0
 8005f12:	ddeb      	ble.n	8005eec <__sflush_r+0xac>
 8005f14:	4633      	mov	r3, r6
 8005f16:	463a      	mov	r2, r7
 8005f18:	4628      	mov	r0, r5
 8005f1a:	6a21      	ldr	r1, [r4, #32]
 8005f1c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005f20:	47e0      	blx	ip
 8005f22:	2800      	cmp	r0, #0
 8005f24:	dc07      	bgt.n	8005f36 <__sflush_r+0xf6>
 8005f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f32:	81a3      	strh	r3, [r4, #12]
 8005f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f36:	4407      	add	r7, r0
 8005f38:	1a36      	subs	r6, r6, r0
 8005f3a:	e7e9      	b.n	8005f10 <__sflush_r+0xd0>
 8005f3c:	20400001 	.word	0x20400001

08005f40 <_fflush_r>:
 8005f40:	b538      	push	{r3, r4, r5, lr}
 8005f42:	690b      	ldr	r3, [r1, #16]
 8005f44:	4605      	mov	r5, r0
 8005f46:	460c      	mov	r4, r1
 8005f48:	b913      	cbnz	r3, 8005f50 <_fflush_r+0x10>
 8005f4a:	2500      	movs	r5, #0
 8005f4c:	4628      	mov	r0, r5
 8005f4e:	bd38      	pop	{r3, r4, r5, pc}
 8005f50:	b118      	cbz	r0, 8005f5a <_fflush_r+0x1a>
 8005f52:	6a03      	ldr	r3, [r0, #32]
 8005f54:	b90b      	cbnz	r3, 8005f5a <_fflush_r+0x1a>
 8005f56:	f7fe fb95 	bl	8004684 <__sinit>
 8005f5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d0f3      	beq.n	8005f4a <_fflush_r+0xa>
 8005f62:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f64:	07d0      	lsls	r0, r2, #31
 8005f66:	d404      	bmi.n	8005f72 <_fflush_r+0x32>
 8005f68:	0599      	lsls	r1, r3, #22
 8005f6a:	d402      	bmi.n	8005f72 <_fflush_r+0x32>
 8005f6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f6e:	f7fe fc80 	bl	8004872 <__retarget_lock_acquire_recursive>
 8005f72:	4628      	mov	r0, r5
 8005f74:	4621      	mov	r1, r4
 8005f76:	f7ff ff63 	bl	8005e40 <__sflush_r>
 8005f7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f7c:	4605      	mov	r5, r0
 8005f7e:	07da      	lsls	r2, r3, #31
 8005f80:	d4e4      	bmi.n	8005f4c <_fflush_r+0xc>
 8005f82:	89a3      	ldrh	r3, [r4, #12]
 8005f84:	059b      	lsls	r3, r3, #22
 8005f86:	d4e1      	bmi.n	8005f4c <_fflush_r+0xc>
 8005f88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f8a:	f7fe fc73 	bl	8004874 <__retarget_lock_release_recursive>
 8005f8e:	e7dd      	b.n	8005f4c <_fflush_r+0xc>

08005f90 <_sbrk_r>:
 8005f90:	b538      	push	{r3, r4, r5, lr}
 8005f92:	2300      	movs	r3, #0
 8005f94:	4d05      	ldr	r5, [pc, #20]	@ (8005fac <_sbrk_r+0x1c>)
 8005f96:	4604      	mov	r4, r0
 8005f98:	4608      	mov	r0, r1
 8005f9a:	602b      	str	r3, [r5, #0]
 8005f9c:	f7fb fbc8 	bl	8001730 <_sbrk>
 8005fa0:	1c43      	adds	r3, r0, #1
 8005fa2:	d102      	bne.n	8005faa <_sbrk_r+0x1a>
 8005fa4:	682b      	ldr	r3, [r5, #0]
 8005fa6:	b103      	cbz	r3, 8005faa <_sbrk_r+0x1a>
 8005fa8:	6023      	str	r3, [r4, #0]
 8005faa:	bd38      	pop	{r3, r4, r5, pc}
 8005fac:	2000046c 	.word	0x2000046c

08005fb0 <memcpy>:
 8005fb0:	440a      	add	r2, r1
 8005fb2:	4291      	cmp	r1, r2
 8005fb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8005fb8:	d100      	bne.n	8005fbc <memcpy+0xc>
 8005fba:	4770      	bx	lr
 8005fbc:	b510      	push	{r4, lr}
 8005fbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fc2:	4291      	cmp	r1, r2
 8005fc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005fc8:	d1f9      	bne.n	8005fbe <memcpy+0xe>
 8005fca:	bd10      	pop	{r4, pc}

08005fcc <__assert_func>:
 8005fcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005fce:	4614      	mov	r4, r2
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	4b09      	ldr	r3, [pc, #36]	@ (8005ff8 <__assert_func+0x2c>)
 8005fd4:	4605      	mov	r5, r0
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68d8      	ldr	r0, [r3, #12]
 8005fda:	b14c      	cbz	r4, 8005ff0 <__assert_func+0x24>
 8005fdc:	4b07      	ldr	r3, [pc, #28]	@ (8005ffc <__assert_func+0x30>)
 8005fde:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005fe2:	9100      	str	r1, [sp, #0]
 8005fe4:	462b      	mov	r3, r5
 8005fe6:	4906      	ldr	r1, [pc, #24]	@ (8006000 <__assert_func+0x34>)
 8005fe8:	f000 f842 	bl	8006070 <fiprintf>
 8005fec:	f000 f852 	bl	8006094 <abort>
 8005ff0:	4b04      	ldr	r3, [pc, #16]	@ (8006004 <__assert_func+0x38>)
 8005ff2:	461c      	mov	r4, r3
 8005ff4:	e7f3      	b.n	8005fde <__assert_func+0x12>
 8005ff6:	bf00      	nop
 8005ff8:	20000018 	.word	0x20000018
 8005ffc:	0800674c 	.word	0x0800674c
 8006000:	08006759 	.word	0x08006759
 8006004:	08006787 	.word	0x08006787

08006008 <_calloc_r>:
 8006008:	b570      	push	{r4, r5, r6, lr}
 800600a:	fba1 5402 	umull	r5, r4, r1, r2
 800600e:	b934      	cbnz	r4, 800601e <_calloc_r+0x16>
 8006010:	4629      	mov	r1, r5
 8006012:	f7ff fb0f 	bl	8005634 <_malloc_r>
 8006016:	4606      	mov	r6, r0
 8006018:	b928      	cbnz	r0, 8006026 <_calloc_r+0x1e>
 800601a:	4630      	mov	r0, r6
 800601c:	bd70      	pop	{r4, r5, r6, pc}
 800601e:	220c      	movs	r2, #12
 8006020:	2600      	movs	r6, #0
 8006022:	6002      	str	r2, [r0, #0]
 8006024:	e7f9      	b.n	800601a <_calloc_r+0x12>
 8006026:	462a      	mov	r2, r5
 8006028:	4621      	mov	r1, r4
 800602a:	f7fe fba4 	bl	8004776 <memset>
 800602e:	e7f4      	b.n	800601a <_calloc_r+0x12>

08006030 <__ascii_mbtowc>:
 8006030:	b082      	sub	sp, #8
 8006032:	b901      	cbnz	r1, 8006036 <__ascii_mbtowc+0x6>
 8006034:	a901      	add	r1, sp, #4
 8006036:	b142      	cbz	r2, 800604a <__ascii_mbtowc+0x1a>
 8006038:	b14b      	cbz	r3, 800604e <__ascii_mbtowc+0x1e>
 800603a:	7813      	ldrb	r3, [r2, #0]
 800603c:	600b      	str	r3, [r1, #0]
 800603e:	7812      	ldrb	r2, [r2, #0]
 8006040:	1e10      	subs	r0, r2, #0
 8006042:	bf18      	it	ne
 8006044:	2001      	movne	r0, #1
 8006046:	b002      	add	sp, #8
 8006048:	4770      	bx	lr
 800604a:	4610      	mov	r0, r2
 800604c:	e7fb      	b.n	8006046 <__ascii_mbtowc+0x16>
 800604e:	f06f 0001 	mvn.w	r0, #1
 8006052:	e7f8      	b.n	8006046 <__ascii_mbtowc+0x16>

08006054 <__ascii_wctomb>:
 8006054:	4603      	mov	r3, r0
 8006056:	4608      	mov	r0, r1
 8006058:	b141      	cbz	r1, 800606c <__ascii_wctomb+0x18>
 800605a:	2aff      	cmp	r2, #255	@ 0xff
 800605c:	d904      	bls.n	8006068 <__ascii_wctomb+0x14>
 800605e:	228a      	movs	r2, #138	@ 0x8a
 8006060:	f04f 30ff 	mov.w	r0, #4294967295
 8006064:	601a      	str	r2, [r3, #0]
 8006066:	4770      	bx	lr
 8006068:	2001      	movs	r0, #1
 800606a:	700a      	strb	r2, [r1, #0]
 800606c:	4770      	bx	lr
	...

08006070 <fiprintf>:
 8006070:	b40e      	push	{r1, r2, r3}
 8006072:	b503      	push	{r0, r1, lr}
 8006074:	4601      	mov	r1, r0
 8006076:	ab03      	add	r3, sp, #12
 8006078:	4805      	ldr	r0, [pc, #20]	@ (8006090 <fiprintf+0x20>)
 800607a:	f853 2b04 	ldr.w	r2, [r3], #4
 800607e:	6800      	ldr	r0, [r0, #0]
 8006080:	9301      	str	r3, [sp, #4]
 8006082:	f000 f835 	bl	80060f0 <_vfiprintf_r>
 8006086:	b002      	add	sp, #8
 8006088:	f85d eb04 	ldr.w	lr, [sp], #4
 800608c:	b003      	add	sp, #12
 800608e:	4770      	bx	lr
 8006090:	20000018 	.word	0x20000018

08006094 <abort>:
 8006094:	2006      	movs	r0, #6
 8006096:	b508      	push	{r3, lr}
 8006098:	f000 f9fe 	bl	8006498 <raise>
 800609c:	2001      	movs	r0, #1
 800609e:	f7fb fad2 	bl	8001646 <_exit>

080060a2 <__sfputc_r>:
 80060a2:	6893      	ldr	r3, [r2, #8]
 80060a4:	b410      	push	{r4}
 80060a6:	3b01      	subs	r3, #1
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	6093      	str	r3, [r2, #8]
 80060ac:	da07      	bge.n	80060be <__sfputc_r+0x1c>
 80060ae:	6994      	ldr	r4, [r2, #24]
 80060b0:	42a3      	cmp	r3, r4
 80060b2:	db01      	blt.n	80060b8 <__sfputc_r+0x16>
 80060b4:	290a      	cmp	r1, #10
 80060b6:	d102      	bne.n	80060be <__sfputc_r+0x1c>
 80060b8:	bc10      	pop	{r4}
 80060ba:	f000 b931 	b.w	8006320 <__swbuf_r>
 80060be:	6813      	ldr	r3, [r2, #0]
 80060c0:	1c58      	adds	r0, r3, #1
 80060c2:	6010      	str	r0, [r2, #0]
 80060c4:	7019      	strb	r1, [r3, #0]
 80060c6:	4608      	mov	r0, r1
 80060c8:	bc10      	pop	{r4}
 80060ca:	4770      	bx	lr

080060cc <__sfputs_r>:
 80060cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ce:	4606      	mov	r6, r0
 80060d0:	460f      	mov	r7, r1
 80060d2:	4614      	mov	r4, r2
 80060d4:	18d5      	adds	r5, r2, r3
 80060d6:	42ac      	cmp	r4, r5
 80060d8:	d101      	bne.n	80060de <__sfputs_r+0x12>
 80060da:	2000      	movs	r0, #0
 80060dc:	e007      	b.n	80060ee <__sfputs_r+0x22>
 80060de:	463a      	mov	r2, r7
 80060e0:	4630      	mov	r0, r6
 80060e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060e6:	f7ff ffdc 	bl	80060a2 <__sfputc_r>
 80060ea:	1c43      	adds	r3, r0, #1
 80060ec:	d1f3      	bne.n	80060d6 <__sfputs_r+0xa>
 80060ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080060f0 <_vfiprintf_r>:
 80060f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060f4:	460d      	mov	r5, r1
 80060f6:	4614      	mov	r4, r2
 80060f8:	4698      	mov	r8, r3
 80060fa:	4606      	mov	r6, r0
 80060fc:	b09d      	sub	sp, #116	@ 0x74
 80060fe:	b118      	cbz	r0, 8006108 <_vfiprintf_r+0x18>
 8006100:	6a03      	ldr	r3, [r0, #32]
 8006102:	b90b      	cbnz	r3, 8006108 <_vfiprintf_r+0x18>
 8006104:	f7fe fabe 	bl	8004684 <__sinit>
 8006108:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800610a:	07d9      	lsls	r1, r3, #31
 800610c:	d405      	bmi.n	800611a <_vfiprintf_r+0x2a>
 800610e:	89ab      	ldrh	r3, [r5, #12]
 8006110:	059a      	lsls	r2, r3, #22
 8006112:	d402      	bmi.n	800611a <_vfiprintf_r+0x2a>
 8006114:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006116:	f7fe fbac 	bl	8004872 <__retarget_lock_acquire_recursive>
 800611a:	89ab      	ldrh	r3, [r5, #12]
 800611c:	071b      	lsls	r3, r3, #28
 800611e:	d501      	bpl.n	8006124 <_vfiprintf_r+0x34>
 8006120:	692b      	ldr	r3, [r5, #16]
 8006122:	b99b      	cbnz	r3, 800614c <_vfiprintf_r+0x5c>
 8006124:	4629      	mov	r1, r5
 8006126:	4630      	mov	r0, r6
 8006128:	f000 f938 	bl	800639c <__swsetup_r>
 800612c:	b170      	cbz	r0, 800614c <_vfiprintf_r+0x5c>
 800612e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006130:	07dc      	lsls	r4, r3, #31
 8006132:	d504      	bpl.n	800613e <_vfiprintf_r+0x4e>
 8006134:	f04f 30ff 	mov.w	r0, #4294967295
 8006138:	b01d      	add	sp, #116	@ 0x74
 800613a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800613e:	89ab      	ldrh	r3, [r5, #12]
 8006140:	0598      	lsls	r0, r3, #22
 8006142:	d4f7      	bmi.n	8006134 <_vfiprintf_r+0x44>
 8006144:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006146:	f7fe fb95 	bl	8004874 <__retarget_lock_release_recursive>
 800614a:	e7f3      	b.n	8006134 <_vfiprintf_r+0x44>
 800614c:	2300      	movs	r3, #0
 800614e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006150:	2320      	movs	r3, #32
 8006152:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006156:	2330      	movs	r3, #48	@ 0x30
 8006158:	f04f 0901 	mov.w	r9, #1
 800615c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006160:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800630c <_vfiprintf_r+0x21c>
 8006164:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006168:	4623      	mov	r3, r4
 800616a:	469a      	mov	sl, r3
 800616c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006170:	b10a      	cbz	r2, 8006176 <_vfiprintf_r+0x86>
 8006172:	2a25      	cmp	r2, #37	@ 0x25
 8006174:	d1f9      	bne.n	800616a <_vfiprintf_r+0x7a>
 8006176:	ebba 0b04 	subs.w	fp, sl, r4
 800617a:	d00b      	beq.n	8006194 <_vfiprintf_r+0xa4>
 800617c:	465b      	mov	r3, fp
 800617e:	4622      	mov	r2, r4
 8006180:	4629      	mov	r1, r5
 8006182:	4630      	mov	r0, r6
 8006184:	f7ff ffa2 	bl	80060cc <__sfputs_r>
 8006188:	3001      	adds	r0, #1
 800618a:	f000 80a7 	beq.w	80062dc <_vfiprintf_r+0x1ec>
 800618e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006190:	445a      	add	r2, fp
 8006192:	9209      	str	r2, [sp, #36]	@ 0x24
 8006194:	f89a 3000 	ldrb.w	r3, [sl]
 8006198:	2b00      	cmp	r3, #0
 800619a:	f000 809f 	beq.w	80062dc <_vfiprintf_r+0x1ec>
 800619e:	2300      	movs	r3, #0
 80061a0:	f04f 32ff 	mov.w	r2, #4294967295
 80061a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061a8:	f10a 0a01 	add.w	sl, sl, #1
 80061ac:	9304      	str	r3, [sp, #16]
 80061ae:	9307      	str	r3, [sp, #28]
 80061b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80061b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80061b6:	4654      	mov	r4, sl
 80061b8:	2205      	movs	r2, #5
 80061ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061be:	4853      	ldr	r0, [pc, #332]	@ (800630c <_vfiprintf_r+0x21c>)
 80061c0:	f7fe fb59 	bl	8004876 <memchr>
 80061c4:	9a04      	ldr	r2, [sp, #16]
 80061c6:	b9d8      	cbnz	r0, 8006200 <_vfiprintf_r+0x110>
 80061c8:	06d1      	lsls	r1, r2, #27
 80061ca:	bf44      	itt	mi
 80061cc:	2320      	movmi	r3, #32
 80061ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061d2:	0713      	lsls	r3, r2, #28
 80061d4:	bf44      	itt	mi
 80061d6:	232b      	movmi	r3, #43	@ 0x2b
 80061d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061dc:	f89a 3000 	ldrb.w	r3, [sl]
 80061e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80061e2:	d015      	beq.n	8006210 <_vfiprintf_r+0x120>
 80061e4:	4654      	mov	r4, sl
 80061e6:	2000      	movs	r0, #0
 80061e8:	f04f 0c0a 	mov.w	ip, #10
 80061ec:	9a07      	ldr	r2, [sp, #28]
 80061ee:	4621      	mov	r1, r4
 80061f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061f4:	3b30      	subs	r3, #48	@ 0x30
 80061f6:	2b09      	cmp	r3, #9
 80061f8:	d94b      	bls.n	8006292 <_vfiprintf_r+0x1a2>
 80061fa:	b1b0      	cbz	r0, 800622a <_vfiprintf_r+0x13a>
 80061fc:	9207      	str	r2, [sp, #28]
 80061fe:	e014      	b.n	800622a <_vfiprintf_r+0x13a>
 8006200:	eba0 0308 	sub.w	r3, r0, r8
 8006204:	fa09 f303 	lsl.w	r3, r9, r3
 8006208:	4313      	orrs	r3, r2
 800620a:	46a2      	mov	sl, r4
 800620c:	9304      	str	r3, [sp, #16]
 800620e:	e7d2      	b.n	80061b6 <_vfiprintf_r+0xc6>
 8006210:	9b03      	ldr	r3, [sp, #12]
 8006212:	1d19      	adds	r1, r3, #4
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	9103      	str	r1, [sp, #12]
 8006218:	2b00      	cmp	r3, #0
 800621a:	bfbb      	ittet	lt
 800621c:	425b      	neglt	r3, r3
 800621e:	f042 0202 	orrlt.w	r2, r2, #2
 8006222:	9307      	strge	r3, [sp, #28]
 8006224:	9307      	strlt	r3, [sp, #28]
 8006226:	bfb8      	it	lt
 8006228:	9204      	strlt	r2, [sp, #16]
 800622a:	7823      	ldrb	r3, [r4, #0]
 800622c:	2b2e      	cmp	r3, #46	@ 0x2e
 800622e:	d10a      	bne.n	8006246 <_vfiprintf_r+0x156>
 8006230:	7863      	ldrb	r3, [r4, #1]
 8006232:	2b2a      	cmp	r3, #42	@ 0x2a
 8006234:	d132      	bne.n	800629c <_vfiprintf_r+0x1ac>
 8006236:	9b03      	ldr	r3, [sp, #12]
 8006238:	3402      	adds	r4, #2
 800623a:	1d1a      	adds	r2, r3, #4
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	9203      	str	r2, [sp, #12]
 8006240:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006244:	9305      	str	r3, [sp, #20]
 8006246:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006310 <_vfiprintf_r+0x220>
 800624a:	2203      	movs	r2, #3
 800624c:	4650      	mov	r0, sl
 800624e:	7821      	ldrb	r1, [r4, #0]
 8006250:	f7fe fb11 	bl	8004876 <memchr>
 8006254:	b138      	cbz	r0, 8006266 <_vfiprintf_r+0x176>
 8006256:	2240      	movs	r2, #64	@ 0x40
 8006258:	9b04      	ldr	r3, [sp, #16]
 800625a:	eba0 000a 	sub.w	r0, r0, sl
 800625e:	4082      	lsls	r2, r0
 8006260:	4313      	orrs	r3, r2
 8006262:	3401      	adds	r4, #1
 8006264:	9304      	str	r3, [sp, #16]
 8006266:	f814 1b01 	ldrb.w	r1, [r4], #1
 800626a:	2206      	movs	r2, #6
 800626c:	4829      	ldr	r0, [pc, #164]	@ (8006314 <_vfiprintf_r+0x224>)
 800626e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006272:	f7fe fb00 	bl	8004876 <memchr>
 8006276:	2800      	cmp	r0, #0
 8006278:	d03f      	beq.n	80062fa <_vfiprintf_r+0x20a>
 800627a:	4b27      	ldr	r3, [pc, #156]	@ (8006318 <_vfiprintf_r+0x228>)
 800627c:	bb1b      	cbnz	r3, 80062c6 <_vfiprintf_r+0x1d6>
 800627e:	9b03      	ldr	r3, [sp, #12]
 8006280:	3307      	adds	r3, #7
 8006282:	f023 0307 	bic.w	r3, r3, #7
 8006286:	3308      	adds	r3, #8
 8006288:	9303      	str	r3, [sp, #12]
 800628a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800628c:	443b      	add	r3, r7
 800628e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006290:	e76a      	b.n	8006168 <_vfiprintf_r+0x78>
 8006292:	460c      	mov	r4, r1
 8006294:	2001      	movs	r0, #1
 8006296:	fb0c 3202 	mla	r2, ip, r2, r3
 800629a:	e7a8      	b.n	80061ee <_vfiprintf_r+0xfe>
 800629c:	2300      	movs	r3, #0
 800629e:	f04f 0c0a 	mov.w	ip, #10
 80062a2:	4619      	mov	r1, r3
 80062a4:	3401      	adds	r4, #1
 80062a6:	9305      	str	r3, [sp, #20]
 80062a8:	4620      	mov	r0, r4
 80062aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062ae:	3a30      	subs	r2, #48	@ 0x30
 80062b0:	2a09      	cmp	r2, #9
 80062b2:	d903      	bls.n	80062bc <_vfiprintf_r+0x1cc>
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d0c6      	beq.n	8006246 <_vfiprintf_r+0x156>
 80062b8:	9105      	str	r1, [sp, #20]
 80062ba:	e7c4      	b.n	8006246 <_vfiprintf_r+0x156>
 80062bc:	4604      	mov	r4, r0
 80062be:	2301      	movs	r3, #1
 80062c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80062c4:	e7f0      	b.n	80062a8 <_vfiprintf_r+0x1b8>
 80062c6:	ab03      	add	r3, sp, #12
 80062c8:	9300      	str	r3, [sp, #0]
 80062ca:	462a      	mov	r2, r5
 80062cc:	4630      	mov	r0, r6
 80062ce:	4b13      	ldr	r3, [pc, #76]	@ (800631c <_vfiprintf_r+0x22c>)
 80062d0:	a904      	add	r1, sp, #16
 80062d2:	f7fd fd8f 	bl	8003df4 <_printf_float>
 80062d6:	4607      	mov	r7, r0
 80062d8:	1c78      	adds	r0, r7, #1
 80062da:	d1d6      	bne.n	800628a <_vfiprintf_r+0x19a>
 80062dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80062de:	07d9      	lsls	r1, r3, #31
 80062e0:	d405      	bmi.n	80062ee <_vfiprintf_r+0x1fe>
 80062e2:	89ab      	ldrh	r3, [r5, #12]
 80062e4:	059a      	lsls	r2, r3, #22
 80062e6:	d402      	bmi.n	80062ee <_vfiprintf_r+0x1fe>
 80062e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80062ea:	f7fe fac3 	bl	8004874 <__retarget_lock_release_recursive>
 80062ee:	89ab      	ldrh	r3, [r5, #12]
 80062f0:	065b      	lsls	r3, r3, #25
 80062f2:	f53f af1f 	bmi.w	8006134 <_vfiprintf_r+0x44>
 80062f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80062f8:	e71e      	b.n	8006138 <_vfiprintf_r+0x48>
 80062fa:	ab03      	add	r3, sp, #12
 80062fc:	9300      	str	r3, [sp, #0]
 80062fe:	462a      	mov	r2, r5
 8006300:	4630      	mov	r0, r6
 8006302:	4b06      	ldr	r3, [pc, #24]	@ (800631c <_vfiprintf_r+0x22c>)
 8006304:	a904      	add	r1, sp, #16
 8006306:	f7fe f813 	bl	8004330 <_printf_i>
 800630a:	e7e4      	b.n	80062d6 <_vfiprintf_r+0x1e6>
 800630c:	08006788 	.word	0x08006788
 8006310:	0800678e 	.word	0x0800678e
 8006314:	08006792 	.word	0x08006792
 8006318:	08003df5 	.word	0x08003df5
 800631c:	080060cd 	.word	0x080060cd

08006320 <__swbuf_r>:
 8006320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006322:	460e      	mov	r6, r1
 8006324:	4614      	mov	r4, r2
 8006326:	4605      	mov	r5, r0
 8006328:	b118      	cbz	r0, 8006332 <__swbuf_r+0x12>
 800632a:	6a03      	ldr	r3, [r0, #32]
 800632c:	b90b      	cbnz	r3, 8006332 <__swbuf_r+0x12>
 800632e:	f7fe f9a9 	bl	8004684 <__sinit>
 8006332:	69a3      	ldr	r3, [r4, #24]
 8006334:	60a3      	str	r3, [r4, #8]
 8006336:	89a3      	ldrh	r3, [r4, #12]
 8006338:	071a      	lsls	r2, r3, #28
 800633a:	d501      	bpl.n	8006340 <__swbuf_r+0x20>
 800633c:	6923      	ldr	r3, [r4, #16]
 800633e:	b943      	cbnz	r3, 8006352 <__swbuf_r+0x32>
 8006340:	4621      	mov	r1, r4
 8006342:	4628      	mov	r0, r5
 8006344:	f000 f82a 	bl	800639c <__swsetup_r>
 8006348:	b118      	cbz	r0, 8006352 <__swbuf_r+0x32>
 800634a:	f04f 37ff 	mov.w	r7, #4294967295
 800634e:	4638      	mov	r0, r7
 8006350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006352:	6823      	ldr	r3, [r4, #0]
 8006354:	6922      	ldr	r2, [r4, #16]
 8006356:	b2f6      	uxtb	r6, r6
 8006358:	1a98      	subs	r0, r3, r2
 800635a:	6963      	ldr	r3, [r4, #20]
 800635c:	4637      	mov	r7, r6
 800635e:	4283      	cmp	r3, r0
 8006360:	dc05      	bgt.n	800636e <__swbuf_r+0x4e>
 8006362:	4621      	mov	r1, r4
 8006364:	4628      	mov	r0, r5
 8006366:	f7ff fdeb 	bl	8005f40 <_fflush_r>
 800636a:	2800      	cmp	r0, #0
 800636c:	d1ed      	bne.n	800634a <__swbuf_r+0x2a>
 800636e:	68a3      	ldr	r3, [r4, #8]
 8006370:	3b01      	subs	r3, #1
 8006372:	60a3      	str	r3, [r4, #8]
 8006374:	6823      	ldr	r3, [r4, #0]
 8006376:	1c5a      	adds	r2, r3, #1
 8006378:	6022      	str	r2, [r4, #0]
 800637a:	701e      	strb	r6, [r3, #0]
 800637c:	6962      	ldr	r2, [r4, #20]
 800637e:	1c43      	adds	r3, r0, #1
 8006380:	429a      	cmp	r2, r3
 8006382:	d004      	beq.n	800638e <__swbuf_r+0x6e>
 8006384:	89a3      	ldrh	r3, [r4, #12]
 8006386:	07db      	lsls	r3, r3, #31
 8006388:	d5e1      	bpl.n	800634e <__swbuf_r+0x2e>
 800638a:	2e0a      	cmp	r6, #10
 800638c:	d1df      	bne.n	800634e <__swbuf_r+0x2e>
 800638e:	4621      	mov	r1, r4
 8006390:	4628      	mov	r0, r5
 8006392:	f7ff fdd5 	bl	8005f40 <_fflush_r>
 8006396:	2800      	cmp	r0, #0
 8006398:	d0d9      	beq.n	800634e <__swbuf_r+0x2e>
 800639a:	e7d6      	b.n	800634a <__swbuf_r+0x2a>

0800639c <__swsetup_r>:
 800639c:	b538      	push	{r3, r4, r5, lr}
 800639e:	4b29      	ldr	r3, [pc, #164]	@ (8006444 <__swsetup_r+0xa8>)
 80063a0:	4605      	mov	r5, r0
 80063a2:	6818      	ldr	r0, [r3, #0]
 80063a4:	460c      	mov	r4, r1
 80063a6:	b118      	cbz	r0, 80063b0 <__swsetup_r+0x14>
 80063a8:	6a03      	ldr	r3, [r0, #32]
 80063aa:	b90b      	cbnz	r3, 80063b0 <__swsetup_r+0x14>
 80063ac:	f7fe f96a 	bl	8004684 <__sinit>
 80063b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063b4:	0719      	lsls	r1, r3, #28
 80063b6:	d422      	bmi.n	80063fe <__swsetup_r+0x62>
 80063b8:	06da      	lsls	r2, r3, #27
 80063ba:	d407      	bmi.n	80063cc <__swsetup_r+0x30>
 80063bc:	2209      	movs	r2, #9
 80063be:	602a      	str	r2, [r5, #0]
 80063c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063c4:	f04f 30ff 	mov.w	r0, #4294967295
 80063c8:	81a3      	strh	r3, [r4, #12]
 80063ca:	e033      	b.n	8006434 <__swsetup_r+0x98>
 80063cc:	0758      	lsls	r0, r3, #29
 80063ce:	d512      	bpl.n	80063f6 <__swsetup_r+0x5a>
 80063d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80063d2:	b141      	cbz	r1, 80063e6 <__swsetup_r+0x4a>
 80063d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80063d8:	4299      	cmp	r1, r3
 80063da:	d002      	beq.n	80063e2 <__swsetup_r+0x46>
 80063dc:	4628      	mov	r0, r5
 80063de:	f7ff f8b7 	bl	8005550 <_free_r>
 80063e2:	2300      	movs	r3, #0
 80063e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80063e6:	89a3      	ldrh	r3, [r4, #12]
 80063e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80063ec:	81a3      	strh	r3, [r4, #12]
 80063ee:	2300      	movs	r3, #0
 80063f0:	6063      	str	r3, [r4, #4]
 80063f2:	6923      	ldr	r3, [r4, #16]
 80063f4:	6023      	str	r3, [r4, #0]
 80063f6:	89a3      	ldrh	r3, [r4, #12]
 80063f8:	f043 0308 	orr.w	r3, r3, #8
 80063fc:	81a3      	strh	r3, [r4, #12]
 80063fe:	6923      	ldr	r3, [r4, #16]
 8006400:	b94b      	cbnz	r3, 8006416 <__swsetup_r+0x7a>
 8006402:	89a3      	ldrh	r3, [r4, #12]
 8006404:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006408:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800640c:	d003      	beq.n	8006416 <__swsetup_r+0x7a>
 800640e:	4621      	mov	r1, r4
 8006410:	4628      	mov	r0, r5
 8006412:	f000 f882 	bl	800651a <__smakebuf_r>
 8006416:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800641a:	f013 0201 	ands.w	r2, r3, #1
 800641e:	d00a      	beq.n	8006436 <__swsetup_r+0x9a>
 8006420:	2200      	movs	r2, #0
 8006422:	60a2      	str	r2, [r4, #8]
 8006424:	6962      	ldr	r2, [r4, #20]
 8006426:	4252      	negs	r2, r2
 8006428:	61a2      	str	r2, [r4, #24]
 800642a:	6922      	ldr	r2, [r4, #16]
 800642c:	b942      	cbnz	r2, 8006440 <__swsetup_r+0xa4>
 800642e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006432:	d1c5      	bne.n	80063c0 <__swsetup_r+0x24>
 8006434:	bd38      	pop	{r3, r4, r5, pc}
 8006436:	0799      	lsls	r1, r3, #30
 8006438:	bf58      	it	pl
 800643a:	6962      	ldrpl	r2, [r4, #20]
 800643c:	60a2      	str	r2, [r4, #8]
 800643e:	e7f4      	b.n	800642a <__swsetup_r+0x8e>
 8006440:	2000      	movs	r0, #0
 8006442:	e7f7      	b.n	8006434 <__swsetup_r+0x98>
 8006444:	20000018 	.word	0x20000018

08006448 <_raise_r>:
 8006448:	291f      	cmp	r1, #31
 800644a:	b538      	push	{r3, r4, r5, lr}
 800644c:	4605      	mov	r5, r0
 800644e:	460c      	mov	r4, r1
 8006450:	d904      	bls.n	800645c <_raise_r+0x14>
 8006452:	2316      	movs	r3, #22
 8006454:	6003      	str	r3, [r0, #0]
 8006456:	f04f 30ff 	mov.w	r0, #4294967295
 800645a:	bd38      	pop	{r3, r4, r5, pc}
 800645c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800645e:	b112      	cbz	r2, 8006466 <_raise_r+0x1e>
 8006460:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006464:	b94b      	cbnz	r3, 800647a <_raise_r+0x32>
 8006466:	4628      	mov	r0, r5
 8006468:	f000 f830 	bl	80064cc <_getpid_r>
 800646c:	4622      	mov	r2, r4
 800646e:	4601      	mov	r1, r0
 8006470:	4628      	mov	r0, r5
 8006472:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006476:	f000 b817 	b.w	80064a8 <_kill_r>
 800647a:	2b01      	cmp	r3, #1
 800647c:	d00a      	beq.n	8006494 <_raise_r+0x4c>
 800647e:	1c59      	adds	r1, r3, #1
 8006480:	d103      	bne.n	800648a <_raise_r+0x42>
 8006482:	2316      	movs	r3, #22
 8006484:	6003      	str	r3, [r0, #0]
 8006486:	2001      	movs	r0, #1
 8006488:	e7e7      	b.n	800645a <_raise_r+0x12>
 800648a:	2100      	movs	r1, #0
 800648c:	4620      	mov	r0, r4
 800648e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006492:	4798      	blx	r3
 8006494:	2000      	movs	r0, #0
 8006496:	e7e0      	b.n	800645a <_raise_r+0x12>

08006498 <raise>:
 8006498:	4b02      	ldr	r3, [pc, #8]	@ (80064a4 <raise+0xc>)
 800649a:	4601      	mov	r1, r0
 800649c:	6818      	ldr	r0, [r3, #0]
 800649e:	f7ff bfd3 	b.w	8006448 <_raise_r>
 80064a2:	bf00      	nop
 80064a4:	20000018 	.word	0x20000018

080064a8 <_kill_r>:
 80064a8:	b538      	push	{r3, r4, r5, lr}
 80064aa:	2300      	movs	r3, #0
 80064ac:	4d06      	ldr	r5, [pc, #24]	@ (80064c8 <_kill_r+0x20>)
 80064ae:	4604      	mov	r4, r0
 80064b0:	4608      	mov	r0, r1
 80064b2:	4611      	mov	r1, r2
 80064b4:	602b      	str	r3, [r5, #0]
 80064b6:	f7fb f8b6 	bl	8001626 <_kill>
 80064ba:	1c43      	adds	r3, r0, #1
 80064bc:	d102      	bne.n	80064c4 <_kill_r+0x1c>
 80064be:	682b      	ldr	r3, [r5, #0]
 80064c0:	b103      	cbz	r3, 80064c4 <_kill_r+0x1c>
 80064c2:	6023      	str	r3, [r4, #0]
 80064c4:	bd38      	pop	{r3, r4, r5, pc}
 80064c6:	bf00      	nop
 80064c8:	2000046c 	.word	0x2000046c

080064cc <_getpid_r>:
 80064cc:	f7fb b8a4 	b.w	8001618 <_getpid>

080064d0 <__swhatbuf_r>:
 80064d0:	b570      	push	{r4, r5, r6, lr}
 80064d2:	460c      	mov	r4, r1
 80064d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064d8:	4615      	mov	r5, r2
 80064da:	2900      	cmp	r1, #0
 80064dc:	461e      	mov	r6, r3
 80064de:	b096      	sub	sp, #88	@ 0x58
 80064e0:	da0c      	bge.n	80064fc <__swhatbuf_r+0x2c>
 80064e2:	89a3      	ldrh	r3, [r4, #12]
 80064e4:	2100      	movs	r1, #0
 80064e6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80064ea:	bf14      	ite	ne
 80064ec:	2340      	movne	r3, #64	@ 0x40
 80064ee:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80064f2:	2000      	movs	r0, #0
 80064f4:	6031      	str	r1, [r6, #0]
 80064f6:	602b      	str	r3, [r5, #0]
 80064f8:	b016      	add	sp, #88	@ 0x58
 80064fa:	bd70      	pop	{r4, r5, r6, pc}
 80064fc:	466a      	mov	r2, sp
 80064fe:	f000 f849 	bl	8006594 <_fstat_r>
 8006502:	2800      	cmp	r0, #0
 8006504:	dbed      	blt.n	80064e2 <__swhatbuf_r+0x12>
 8006506:	9901      	ldr	r1, [sp, #4]
 8006508:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800650c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006510:	4259      	negs	r1, r3
 8006512:	4159      	adcs	r1, r3
 8006514:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006518:	e7eb      	b.n	80064f2 <__swhatbuf_r+0x22>

0800651a <__smakebuf_r>:
 800651a:	898b      	ldrh	r3, [r1, #12]
 800651c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800651e:	079d      	lsls	r5, r3, #30
 8006520:	4606      	mov	r6, r0
 8006522:	460c      	mov	r4, r1
 8006524:	d507      	bpl.n	8006536 <__smakebuf_r+0x1c>
 8006526:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800652a:	6023      	str	r3, [r4, #0]
 800652c:	6123      	str	r3, [r4, #16]
 800652e:	2301      	movs	r3, #1
 8006530:	6163      	str	r3, [r4, #20]
 8006532:	b003      	add	sp, #12
 8006534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006536:	466a      	mov	r2, sp
 8006538:	ab01      	add	r3, sp, #4
 800653a:	f7ff ffc9 	bl	80064d0 <__swhatbuf_r>
 800653e:	9f00      	ldr	r7, [sp, #0]
 8006540:	4605      	mov	r5, r0
 8006542:	4639      	mov	r1, r7
 8006544:	4630      	mov	r0, r6
 8006546:	f7ff f875 	bl	8005634 <_malloc_r>
 800654a:	b948      	cbnz	r0, 8006560 <__smakebuf_r+0x46>
 800654c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006550:	059a      	lsls	r2, r3, #22
 8006552:	d4ee      	bmi.n	8006532 <__smakebuf_r+0x18>
 8006554:	f023 0303 	bic.w	r3, r3, #3
 8006558:	f043 0302 	orr.w	r3, r3, #2
 800655c:	81a3      	strh	r3, [r4, #12]
 800655e:	e7e2      	b.n	8006526 <__smakebuf_r+0xc>
 8006560:	89a3      	ldrh	r3, [r4, #12]
 8006562:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006566:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800656a:	81a3      	strh	r3, [r4, #12]
 800656c:	9b01      	ldr	r3, [sp, #4]
 800656e:	6020      	str	r0, [r4, #0]
 8006570:	b15b      	cbz	r3, 800658a <__smakebuf_r+0x70>
 8006572:	4630      	mov	r0, r6
 8006574:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006578:	f000 f81e 	bl	80065b8 <_isatty_r>
 800657c:	b128      	cbz	r0, 800658a <__smakebuf_r+0x70>
 800657e:	89a3      	ldrh	r3, [r4, #12]
 8006580:	f023 0303 	bic.w	r3, r3, #3
 8006584:	f043 0301 	orr.w	r3, r3, #1
 8006588:	81a3      	strh	r3, [r4, #12]
 800658a:	89a3      	ldrh	r3, [r4, #12]
 800658c:	431d      	orrs	r5, r3
 800658e:	81a5      	strh	r5, [r4, #12]
 8006590:	e7cf      	b.n	8006532 <__smakebuf_r+0x18>
	...

08006594 <_fstat_r>:
 8006594:	b538      	push	{r3, r4, r5, lr}
 8006596:	2300      	movs	r3, #0
 8006598:	4d06      	ldr	r5, [pc, #24]	@ (80065b4 <_fstat_r+0x20>)
 800659a:	4604      	mov	r4, r0
 800659c:	4608      	mov	r0, r1
 800659e:	4611      	mov	r1, r2
 80065a0:	602b      	str	r3, [r5, #0]
 80065a2:	f7fb f89f 	bl	80016e4 <_fstat>
 80065a6:	1c43      	adds	r3, r0, #1
 80065a8:	d102      	bne.n	80065b0 <_fstat_r+0x1c>
 80065aa:	682b      	ldr	r3, [r5, #0]
 80065ac:	b103      	cbz	r3, 80065b0 <_fstat_r+0x1c>
 80065ae:	6023      	str	r3, [r4, #0]
 80065b0:	bd38      	pop	{r3, r4, r5, pc}
 80065b2:	bf00      	nop
 80065b4:	2000046c 	.word	0x2000046c

080065b8 <_isatty_r>:
 80065b8:	b538      	push	{r3, r4, r5, lr}
 80065ba:	2300      	movs	r3, #0
 80065bc:	4d05      	ldr	r5, [pc, #20]	@ (80065d4 <_isatty_r+0x1c>)
 80065be:	4604      	mov	r4, r0
 80065c0:	4608      	mov	r0, r1
 80065c2:	602b      	str	r3, [r5, #0]
 80065c4:	f7fb f89d 	bl	8001702 <_isatty>
 80065c8:	1c43      	adds	r3, r0, #1
 80065ca:	d102      	bne.n	80065d2 <_isatty_r+0x1a>
 80065cc:	682b      	ldr	r3, [r5, #0]
 80065ce:	b103      	cbz	r3, 80065d2 <_isatty_r+0x1a>
 80065d0:	6023      	str	r3, [r4, #0]
 80065d2:	bd38      	pop	{r3, r4, r5, pc}
 80065d4:	2000046c 	.word	0x2000046c

080065d8 <_init>:
 80065d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065da:	bf00      	nop
 80065dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065de:	bc08      	pop	{r3}
 80065e0:	469e      	mov	lr, r3
 80065e2:	4770      	bx	lr

080065e4 <_fini>:
 80065e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065e6:	bf00      	nop
 80065e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065ea:	bc08      	pop	{r3}
 80065ec:	469e      	mov	lr, r3
 80065ee:	4770      	bx	lr
