# rv32i_ca
Starting project to implement a 5-stage RISCV32I processor
