

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'
================================================================
* Date:           Mon Nov 18 11:50:33 2024

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.021 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      7|        -|        -|     -|
|Expression           |        -|      -|        0|      357|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      5|        0|      210|     -|
|Memory               |       12|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|      593|      160|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       12|     12|      593|      727|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_27ns_19s_46_1_1_U1  |mul_27ns_19s_46_1_1  |        0|   1|  0|  42|    0|
    |mul_27ns_19s_46_1_1_U2  |mul_27ns_19s_46_1_1  |        0|   1|  0|  42|    0|
    |mul_27ns_19s_46_1_1_U3  |mul_27ns_19s_46_1_1  |        0|   1|  0|  42|    0|
    |mul_27ns_19s_46_1_1_U4  |mul_27ns_19s_46_1_1  |        0|   1|  0|  42|    0|
    |mul_27ns_19s_46_1_1_U5  |mul_27ns_19s_46_1_1  |        0|   1|  0|  42|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   5|  0| 210|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_12ns_19s_31_1_1_U6   |mul_mul_12ns_19s_31_1_1  |  i0 * i1  |
    |mul_mul_12ns_19s_31_1_1_U12  |mul_mul_12ns_19s_31_1_1  |  i0 * i1  |
    |mul_mul_19s_19s_32_1_1_U7    |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U8    |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U9    |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U10   |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    |mul_mul_19s_19s_32_1_1_U11   |mul_mul_19s_19s_32_1_1   |  i0 * i0  |
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |invert_sqr_table_U  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb  |       12|  0|   0|    0|  8192|   27|     1|       221184|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                                                                  |       12|  0|   0|    0|  8192|   27|     1|       221184|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln703_1_fu_149_p2        |     +    |   0|  0|  19|          19|          19|
    |add_ln703_2_fu_155_p2        |     +    |   0|  0|  19|          19|          19|
    |add_ln703_3_fu_161_p2        |     +    |   0|  0|  19|          19|          19|
    |add_ln703_4_fu_285_p2        |     +    |   0|  0|  19|          19|          19|
    |add_ln703_5_fu_273_p2        |     +    |   0|  0|  19|          19|          19|
    |add_ln703_6_fu_279_p2        |     +    |   0|  0|  19|          19|          19|
    |add_ln703_7_fu_289_p2        |     +    |   0|  0|  19|          19|          19|
    |add_ln703_fu_143_p2          |     +    |   0|  0|  19|          19|          19|
    |ret_V_fu_310_p2              |     +    |   0|  0|  26|           4|          19|
    |sub_ln703_1_fu_201_p2        |     -    |   0|  0|  26|          19|          19|
    |sub_ln703_2_fu_219_p2        |     -    |   0|  0|  26|          19|          19|
    |sub_ln703_3_fu_237_p2        |     -    |   0|  0|  26|          19|          19|
    |sub_ln703_4_fu_255_p2        |     -    |   0|  0|  26|          19|          19|
    |sub_ln703_fu_183_p2          |     -    |   0|  0|  26|          19|          19|
    |ap_block_pp0_stage0_11001    |    and   |   0|  0|   2|           1|           1|
    |icmp_ln144_fu_346_p2         |   icmp   |   0|  0|  11|           6|           1|
    |ap_block_pp0_stage0_subdone  |    or    |   0|  0|   2|           1|           1|
    |index_1_fu_324_p3            |  select  |   0|  0|  19|           1|           1|
    |index_2_fu_352_p3            |  select  |   0|  0|  13|           1|           2|
    |ap_enable_pp0                |    xor   |   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 357|         262|         274|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln703_6_reg_608      |  19|   0|   19|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |mean_V_reg_568           |  18|   0|   18|          0|
    |shl_ln728_1_reg_548      |  16|   0|   19|          3|
    |shl_ln728_2_reg_553      |  16|   0|   19|          3|
    |shl_ln728_3_reg_558      |  16|   0|   19|          3|
    |shl_ln728_4_reg_563      |  16|   0|   19|          3|
    |shl_ln_reg_543           |  16|   0|   19|          3|
    |sub_ln703_1_reg_583      |  19|   0|   19|          0|
    |sub_ln703_2_reg_593      |  19|   0|   19|          0|
    |sub_ln703_3_reg_598      |  19|   0|   19|          0|
    |sub_ln703_4_reg_603      |  19|   0|   19|          0|
    |sub_ln703_reg_573        |  19|   0|   19|          0|
    |trunc_ln708_1_reg_588    |  19|   0|   19|          0|
    |trunc_ln_reg_578         |  19|   0|   19|          0|
    |var_V_reg_613            |  18|   0|   18|          0|
    |sub_ln703_1_reg_583      |  64|  32|   19|          0|
    |sub_ln703_2_reg_593      |  64|  32|   19|          0|
    |sub_ln703_3_reg_598      |  64|  32|   19|          0|
    |sub_ln703_4_reg_603      |  64|  32|   19|          0|
    |sub_ln703_reg_573        |  64|  32|   19|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 593| 160|  383|         15|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_start     |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_done      | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_idle      | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_ready     | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_0  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_1  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_2  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_3  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_4  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|p_read       |  in |   16|   ap_none  |                                   p_read                                   |    scalar    |
|p_read1      |  in |   16|   ap_none  |                                   p_read1                                  |    scalar    |
|p_read2      |  in |   16|   ap_none  |                                   p_read2                                  |    scalar    |
|p_read3      |  in |   16|   ap_none  |                                   p_read3                                  |    scalar    |
|p_read4      |  in |   16|   ap_none  |                                   p_read4                                  |    scalar    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

