--------------------------------------------------------------------------
-- LSFR based pseudo random number generator with seven Segment display
-- generates random hex value 0 - 255 and dispays on seven segment display
-- 
--	Nathan Tipton Copyright 2018
--
--
-- inputs:
-- clock - system clock
-- reset - revert back to seed value, also change seed
-- go - generate new random number
-- SW - seed for generator based on switches (10 bits)
--
-- outputs:
-- random - pseudo random 8 bit number
-- LEDR - outputs seed on LEDS
--
--
--
--
--
---------------------------------------------------------------------------

entity randomNumGen is
	port(
		MAX10_CLK1_50	:in std_logic;
		reset				:in std_logic;
		go					:in std_logic;
		SW					:in unsigned(9 downto 0);
		LEDR				:out unsigned(9 downto 0);
		HEX0				:out unsigned(7 downto 0);
		HEX1				:out unsigned(7 downto 0)
	
	
		
	);
end randomNumGen

architecture RTL of randomNumGen is

component lfsr is
	port(	
			clk						in: std_logic;
			reset_btn 				in: std_logic;
			go_btn					in: std_logic;
			seedSW					in: unsigned(9 downto 0);
			random					out: unsigned (7 downto 0)
		
		);
end component lfsr;


component sevenSeg is
	port(
		num_in	:in	unsigned(4 downto 0);
		seg_out	:out	unsigned(7 downto 0);
		dec		:in	std_logic

	);
end component sevenSeg;

end architecture RTL;