#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x178bf60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x178c0f0 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x177b9e0 .functor NOT 1, L_0x17be8d0, C4<0>, C4<0>, C4<0>;
L_0x17be630 .functor XOR 4, L_0x17be4d0, L_0x17be590, C4<0000>, C4<0000>;
L_0x17be7c0 .functor XOR 4, L_0x17be630, L_0x17be6f0, C4<0000>, C4<0000>;
v0x17bbf20_0 .net *"_ivl_10", 3 0, L_0x17be6f0;  1 drivers
v0x17bc020_0 .net *"_ivl_12", 3 0, L_0x17be7c0;  1 drivers
v0x17bc100_0 .net *"_ivl_2", 3 0, L_0x17be430;  1 drivers
v0x17bc1c0_0 .net *"_ivl_4", 3 0, L_0x17be4d0;  1 drivers
v0x17bc2a0_0 .net *"_ivl_6", 3 0, L_0x17be590;  1 drivers
v0x17bc3d0_0 .net *"_ivl_8", 3 0, L_0x17be630;  1 drivers
v0x17bc4b0_0 .net "c", 0 0, v0x17ba330_0;  1 drivers
v0x17bc550_0 .var "clk", 0 0;
v0x17bc5f0_0 .net "d", 0 0, v0x17ba470_0;  1 drivers
v0x17bc690_0 .net "mux_in_dut", 3 0, L_0x17bdaf0;  1 drivers
v0x17bc730_0 .net "mux_in_ref", 3 0, L_0x17bcf20;  1 drivers
v0x17bc7d0_0 .var/2u "stats1", 159 0;
v0x17bc890_0 .var/2u "strobe", 0 0;
v0x17bc950_0 .net "tb_match", 0 0, L_0x17be8d0;  1 drivers
v0x17bca10_0 .net "tb_mismatch", 0 0, L_0x177b9e0;  1 drivers
v0x17bcad0_0 .net "wavedrom_enable", 0 0, v0x17ba510_0;  1 drivers
v0x17bcba0_0 .net "wavedrom_title", 511 0, v0x17ba5b0_0;  1 drivers
L_0x17be430 .concat [ 4 0 0 0], L_0x17bcf20;
L_0x17be4d0 .concat [ 4 0 0 0], L_0x17bcf20;
L_0x17be590 .concat [ 4 0 0 0], L_0x17bdaf0;
L_0x17be6f0 .concat [ 4 0 0 0], L_0x17bcf20;
L_0x17be8d0 .cmp/eeq 4, L_0x17be430, L_0x17be7c0;
S_0x1790430 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x178c0f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x177bce0 .functor OR 1, v0x17ba330_0, v0x17ba470_0, C4<0>, C4<0>;
L_0x177c020 .functor NOT 1, v0x17ba470_0, C4<0>, C4<0>, C4<0>;
L_0x1790ec0 .functor AND 1, v0x17ba330_0, v0x17ba470_0, C4<1>, C4<1>;
v0x1786800_0 .net *"_ivl_10", 0 0, L_0x177c020;  1 drivers
v0x17868a0_0 .net *"_ivl_15", 0 0, L_0x1790ec0;  1 drivers
v0x177b7a0_0 .net *"_ivl_2", 0 0, L_0x177bce0;  1 drivers
L_0x7fc788ec5018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x177bab0_0 .net/2s *"_ivl_6", 0 0, L_0x7fc788ec5018;  1 drivers
v0x177bdf0_0 .net "c", 0 0, v0x17ba330_0;  alias, 1 drivers
v0x177c130_0 .net "d", 0 0, v0x17ba470_0;  alias, 1 drivers
v0x17b99e0_0 .net "mux_in", 3 0, L_0x17bcf20;  alias, 1 drivers
L_0x17bcf20 .concat8 [ 1 1 1 1], L_0x177bce0, L_0x7fc788ec5018, L_0x177c020, L_0x1790ec0;
S_0x17b9b40 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x178c0f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x17ba330_0 .var "c", 0 0;
v0x17ba3d0_0 .net "clk", 0 0, v0x17bc550_0;  1 drivers
v0x17ba470_0 .var "d", 0 0;
v0x17ba510_0 .var "wavedrom_enable", 0 0;
v0x17ba5b0_0 .var "wavedrom_title", 511 0;
E_0x178ab40/0 .event negedge, v0x17ba3d0_0;
E_0x178ab40/1 .event posedge, v0x17ba3d0_0;
E_0x178ab40 .event/or E_0x178ab40/0, E_0x178ab40/1;
E_0x178adb0 .event negedge, v0x17ba3d0_0;
E_0x178b150 .event posedge, v0x17ba3d0_0;
S_0x17b9e30 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x17b9b40;
 .timescale -12 -12;
v0x17ba030_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17ba130 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x17b9b40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17ba760 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x178c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1786600 .functor NOT 1, v0x17ba330_0, C4<0>, C4<0>, C4<0>;
L_0x17bd0b0 .functor NOT 1, v0x17ba470_0, C4<0>, C4<0>, C4<0>;
L_0x17bd140 .functor AND 1, L_0x1786600, L_0x17bd0b0, C4<1>, C4<1>;
L_0x17bd250 .functor NOT 1, v0x17ba470_0, C4<0>, C4<0>, C4<0>;
L_0x17bd400 .functor AND 1, v0x17ba330_0, L_0x17bd250, C4<1>, C4<1>;
L_0x17bd4c0 .functor OR 1, L_0x17bd140, L_0x17bd400, C4<0>, C4<0>;
L_0x17bd610 .functor AND 1, v0x17ba330_0, v0x17ba470_0, C4<1>, C4<1>;
L_0x17bd790 .functor OR 1, L_0x17bd4c0, L_0x17bd610, C4<0>, C4<0>;
L_0x17bd8f0 .functor NOT 1, v0x17ba330_0, C4<0>, C4<0>, C4<0>;
L_0x17bd960 .functor AND 1, L_0x17bd8f0, v0x17ba470_0, C4<1>, C4<1>;
L_0x17bda80 .functor AND 1, v0x17ba330_0, v0x17ba470_0, C4<1>, C4<1>;
L_0x17bdc80 .functor NOT 1, v0x17ba330_0, C4<0>, C4<0>, C4<0>;
L_0x17bdd60 .functor AND 1, L_0x17bdc80, v0x17ba470_0, C4<1>, C4<1>;
L_0x17bde20 .functor NOT 1, v0x17ba330_0, C4<0>, C4<0>, C4<0>;
L_0x17bdcf0 .functor NOT 1, v0x17ba470_0, C4<0>, C4<0>, C4<0>;
L_0x17bdf10 .functor AND 1, L_0x17bde20, L_0x17bdcf0, C4<1>, C4<1>;
L_0x17be0b0 .functor OR 1, L_0x17bdd60, L_0x17bdf10, C4<0>, C4<0>;
L_0x17be1c0 .functor AND 1, v0x17ba330_0, v0x17ba470_0, C4<1>, C4<1>;
L_0x17be2d0 .functor OR 1, L_0x17be0b0, L_0x17be1c0, C4<0>, C4<0>;
v0x17ba940_0 .net *"_ivl_10", 0 0, L_0x17bd400;  1 drivers
v0x17baa40_0 .net *"_ivl_12", 0 0, L_0x17bd4c0;  1 drivers
v0x17bab20_0 .net *"_ivl_14", 0 0, L_0x17bd610;  1 drivers
v0x17babe0_0 .net *"_ivl_16", 0 0, L_0x17bd790;  1 drivers
v0x17bacc0_0 .net *"_ivl_2", 0 0, L_0x1786600;  1 drivers
v0x17badf0_0 .net *"_ivl_20", 0 0, L_0x17bd8f0;  1 drivers
v0x17baed0_0 .net *"_ivl_22", 0 0, L_0x17bd960;  1 drivers
v0x17bafb0_0 .net *"_ivl_26", 0 0, L_0x17bda80;  1 drivers
v0x17bb090_0 .net *"_ivl_31", 0 0, L_0x17bdc80;  1 drivers
v0x17bb170_0 .net *"_ivl_33", 0 0, L_0x17bdd60;  1 drivers
v0x17bb250_0 .net *"_ivl_35", 0 0, L_0x17bde20;  1 drivers
v0x17bb330_0 .net *"_ivl_37", 0 0, L_0x17bdcf0;  1 drivers
v0x17bb410_0 .net *"_ivl_39", 0 0, L_0x17bdf10;  1 drivers
v0x17bb4f0_0 .net *"_ivl_4", 0 0, L_0x17bd0b0;  1 drivers
v0x17bb5d0_0 .net *"_ivl_41", 0 0, L_0x17be0b0;  1 drivers
v0x17bb6b0_0 .net *"_ivl_43", 0 0, L_0x17be1c0;  1 drivers
v0x17bb790_0 .net *"_ivl_45", 0 0, L_0x17be2d0;  1 drivers
v0x17bb870_0 .net *"_ivl_6", 0 0, L_0x17bd140;  1 drivers
v0x17bb950_0 .net *"_ivl_8", 0 0, L_0x17bd250;  1 drivers
v0x17bba30_0 .net "c", 0 0, v0x17ba330_0;  alias, 1 drivers
v0x17bbad0_0 .net "d", 0 0, v0x17ba470_0;  alias, 1 drivers
v0x17bbbc0_0 .net "mux_in", 3 0, L_0x17bdaf0;  alias, 1 drivers
L_0x17bdaf0 .concat8 [ 1 1 1 1], L_0x17bd790, L_0x17bd960, L_0x17bda80, L_0x17be2d0;
S_0x17bbd20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x178c0f0;
 .timescale -12 -12;
E_0x17759f0 .event anyedge, v0x17bc890_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17bc890_0;
    %nor/r;
    %assign/vec4 v0x17bc890_0, 0;
    %wait E_0x17759f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17b9b40;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x17ba470_0, 0;
    %assign/vec4 v0x17ba330_0, 0;
    %wait E_0x178adb0;
    %wait E_0x178b150;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x17ba470_0, 0;
    %assign/vec4 v0x17ba330_0, 0;
    %wait E_0x178b150;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x17ba470_0, 0;
    %assign/vec4 v0x17ba330_0, 0;
    %wait E_0x178b150;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x17ba470_0, 0;
    %assign/vec4 v0x17ba330_0, 0;
    %wait E_0x178b150;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x17ba470_0, 0;
    %assign/vec4 v0x17ba330_0, 0;
    %wait E_0x178adb0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17ba130;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x178ab40;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x17ba470_0, 0;
    %assign/vec4 v0x17ba330_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x178c0f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17bc550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17bc890_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x178c0f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17bc550_0;
    %inv;
    %store/vec4 v0x17bc550_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x178c0f0;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17ba3d0_0, v0x17bca10_0, v0x17bc4b0_0, v0x17bc5f0_0, v0x17bc730_0, v0x17bc690_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x178c0f0;
T_7 ;
    %load/vec4 v0x17bc7d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17bc7d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17bc7d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17bc7d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17bc7d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17bc7d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17bc7d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x178c0f0;
T_8 ;
    %wait E_0x178ab40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bc7d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bc7d0_0, 4, 32;
    %load/vec4 v0x17bc950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17bc7d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bc7d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bc7d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bc7d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17bc730_0;
    %load/vec4 v0x17bc730_0;
    %load/vec4 v0x17bc690_0;
    %xor;
    %load/vec4 v0x17bc730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17bc7d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bc7d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17bc7d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bc7d0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2014_q3/iter4/response0/top_module.sv";
