{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1449997473288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1449997473382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 11:04:32 2015 " "Processing started: Sun Dec 13 11:04:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1449997473382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997473382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimonSays -c SimonSays " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimonSays -c SimonSays" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997473382 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1449997477118 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oneHZClk.v(8) " "Verilog HDL information at oneHZClk.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "oneHZClk.v" "" { Text "C:/Users/a7med/Downloads/Project/oneHZClk.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1449997512137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onehzclk.v 1 1 " "Found 1 design units, including 1 entities, in source file onehzclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneHZClk " "Found entity 1: oneHZClk" {  } { { "oneHZClk.v" "" { Text "C:/Users/a7med/Downloads/Project/oneHZClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1449997512168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997512168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simonsays.v 1 1 " "Found 1 design units, including 1 entities, in source file simonsays.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimonSays " "Found entity 1: SimonSays" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1449997512184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997512184 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "digitaltimer.v(22) " "Verilog HDL warning at digitaltimer.v(22): extended using \"x\" or \"z\"" {  } { { "digitaltimer.v" "" { Text "C:/Users/a7med/Downloads/Project/digitaltimer.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1449997512184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitaltimer.v 1 1 " "Found 1 design units, including 1 entities, in source file digitaltimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitaltimer " "Found entity 1: digitaltimer" {  } { { "digitaltimer.v" "" { Text "C:/Users/a7med/Downloads/Project/digitaltimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1449997512184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997512184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 Random " "Found entity 1: Random" {  } { { "Random.v" "" { Text "C:/Users/a7med/Downloads/Project/Random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1449997512231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997512231 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimonSays.v(4) " "Verilog HDL Instantiation warning at SimonSays.v(4): instance has no name" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1449997512231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimonSays " "Elaborating entity \"SimonSays\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1449997512903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready SimonSays.v(6) " "Verilog HDL or VHDL warning at SimonSays.v(6): object \"ready\" assigned a value but never read" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1449997512966 "|SimonSays"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_code2 SimonSays.v(51) " "Verilog HDL Always Construct warning at SimonSays.v(51): variable \"led_code2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1449997513028 "|SimonSays"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lc SimonSays.v(61) " "Verilog HDL Always Construct warning at SimonSays.v(61): variable \"lc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1449997513028 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SimonSays.v(66) " "Verilog HDL assignment warning at SimonSays.v(66): truncated value with size 32 to match size of target (6)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1449997513044 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "track_seq SimonSays.v(27) " "Verilog HDL Always Construct warning at SimonSays.v(27): inferring latch(es) for variable \"track_seq\", which holds its previous value in one or more paths through the always construct" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1449997513044 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sc2 SimonSays.v(27) " "Verilog HDL Always Construct warning at SimonSays.v(27): inferring latch(es) for variable \"sc2\", which holds its previous value in one or more paths through the always construct" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1449997513044 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrong SimonSays.v(27) " "Verilog HDL Always Construct warning at SimonSays.v(27): inferring latch(es) for variable \"wrong\", which holds its previous value in one or more paths through the always construct" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1449997513044 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "correct SimonSays.v(27) " "Verilog HDL Always Construct warning at SimonSays.v(27): inferring latch(es) for variable \"correct\", which holds its previous value in one or more paths through the always construct" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1449997513044 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SimonSays.v(86) " "Verilog HDL assignment warning at SimonSays.v(86): truncated value with size 32 to match size of target (6)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1449997513044 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SimonSays.v(94) " "Verilog HDL assignment warning at SimonSays.v(94): truncated value with size 32 to match size of target (6)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1449997513044 "|SimonSays"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isPlayer SimonSays.v(102) " "Verilog HDL Always Construct warning at SimonSays.v(102): variable \"isPlayer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1449997513044 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SimonSays.v(103) " "Verilog HDL Case Statement warning at SimonSays.v(103): incomplete case statement has no default case item" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 103 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1449997513044 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "leds SimonSays.v(100) " "Verilog HDL Always Construct warning at SimonSays.v(100): inferring latch(es) for variable \"leds\", which holds its previous value in one or more paths through the always construct" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1449997513044 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\] SimonSays.v(110) " "Inferred latch for \"leds\[0\]\" at SimonSays.v(110)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\] SimonSays.v(110) " "Inferred latch for \"leds\[1\]\" at SimonSays.v(110)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\] SimonSays.v(110) " "Inferred latch for \"leds\[2\]\" at SimonSays.v(110)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\] SimonSays.v(110) " "Inferred latch for \"leds\[3\]\" at SimonSays.v(110)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrong SimonSays.v(39) " "Inferred latch for \"wrong\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc2\[0\] SimonSays.v(39) " "Inferred latch for \"sc2\[0\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc2\[1\] SimonSays.v(39) " "Inferred latch for \"sc2\[1\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc2\[2\] SimonSays.v(39) " "Inferred latch for \"sc2\[2\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc2\[3\] SimonSays.v(39) " "Inferred latch for \"sc2\[3\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc2\[4\] SimonSays.v(39) " "Inferred latch for \"sc2\[4\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc2\[5\] SimonSays.v(39) " "Inferred latch for \"sc2\[5\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "correct SimonSays.v(39) " "Inferred latch for \"correct\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "track_seq\[0\] SimonSays.v(39) " "Inferred latch for \"track_seq\[0\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "track_seq\[1\] SimonSays.v(39) " "Inferred latch for \"track_seq\[1\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "track_seq\[2\] SimonSays.v(39) " "Inferred latch for \"track_seq\[2\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "track_seq\[3\] SimonSays.v(39) " "Inferred latch for \"track_seq\[3\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997513059 "|SimonSays"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneHZClk oneHZClk:comb_3 " "Elaborating entity \"oneHZClk\" for hierarchy \"oneHZClk:comb_3\"" {  } { { "SimonSays.v" "comb_3" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1449997513638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Random Random:r " "Elaborating entity \"Random\" for hierarchy \"Random:r\"" {  } { { "SimonSays.v" "r" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1449997513684 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "seq " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"seq\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1449997513716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitaltimer digitaltimer:d1 " "Elaborating entity \"digitaltimer\" for hierarchy \"digitaltimer:d1\"" {  } { { "SimonSays.v" "d1" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1449997513731 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1449997517888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wrong\$latch " "Latch wrong\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449997518185 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449997518185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "correct\$latch " "Latch correct\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449997518185 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449997518185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "track_seq\[0\]\$latch " "Latch track_seq\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0 " "Ports D and ENA on the latch are fed by the same signal s0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449997518185 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449997518185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "track_seq\[1\]\$latch " "Latch track_seq\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449997518185 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449997518185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "track_seq\[2\]\$latch " "Latch track_seq\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s2 " "Ports D and ENA on the latch are fed by the same signal s2" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449997518185 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449997518185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "track_seq\[3\]\$latch " "Latch track_seq\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s3 " "Ports D and ENA on the latch are fed by the same signal s3" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449997518185 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449997518185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc2\[4\] " "Latch sc2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449997518185 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449997518185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc2\[5\] " "Latch sc2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449997518185 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449997518185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc2\[0\] " "Latch sc2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449997518185 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449997518185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc2\[1\] " "Latch sc2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449997518185 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449997518185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc2\[2\] " "Latch sc2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449997518185 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449997518185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc2\[3\] " "Latch sc2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449997518185 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449997518185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1449997518763 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a7med/Downloads/Project/output_files/SimonSays.map.smsg " "Generated suppressed messages file C:/Users/a7med/Downloads/Project/output_files/SimonSays.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997521451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1449997522483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1449997522483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1449997524265 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1449997524265 ""} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Implemented 214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1449997524265 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1449997524265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "814 " "Peak virtual memory: 814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1449997524343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 11:05:24 2015 " "Processing ended: Sun Dec 13 11:05:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1449997524343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1449997524343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1449997524343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1449997524343 ""}
