# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do TEST_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/32bit_reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:49 on Apr 24,2019
# vcom -reportprogress 300 -93 -work work C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/32bit_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture behavioral of register_file
# End time: 13:05:49 on Apr 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/subtractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:49 on Apr 24,2019
# vcom -reportprogress 300 -93 -work work C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/subtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SUBTRACTOR_SOURCE
# -- Compiling architecture dataflow of SUBTRACTOR_SOURCE
# End time: 13:05:49 on Apr 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Mux_2_to_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:49 on Apr 24,2019
# vcom -reportprogress 300 -93 -work work C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Mux_2_to_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux_2_To_1
# -- Compiling architecture RTL of Mux_2_To_1
# End time: 13:05:49 on Apr 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:49 on Apr 24,2019
# vcom -reportprogress 300 -93 -work work C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_constant0_lpm_constant_r09
# -- Compiling architecture RTL of lpm_constant0_lpm_constant_r09
# -- Compiling entity lpm_constant0
# -- Compiling architecture RTL of lpm_constant0
# End time: 13:05:49 on Apr 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator_2bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:49 on Apr 24,2019
# vcom -reportprogress 300 -93 -work work C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator_2bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VHDL_twobit_Binary_Comparator
# -- Compiling architecture bhv of VHDL_twobit_Binary_Comparator
# End time: 13:05:49 on Apr 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:49 on Apr 24,2019
# vcom -reportprogress 300 -93 -work work C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VHDL_Binary_Comparator
# -- Compiling architecture bhv of VHDL_Binary_Comparator
# End time: 13:05:50 on Apr 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.mux_2_to_1
# vsim work.mux_2_to_1 
# Start time: 13:06:12 on Apr 24,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux_2_to_1(rtl)
vsim work.lpm_constant0 work.lpm_constant0_lpm_constant_r09 work.mux_2_to_1 work.register_file work.subtractor_source work.vhdl_binary_comparator work.vhdl_twobit_binary_comparator
# End time: 13:06:55 on Apr 24,2019, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# vsim work.lpm_constant0 work.lpm_constant0_lpm_constant_r09 work.mux_2_to_1 work.register_file work.subtractor_source work.vhdl_binary_comparator work.vhdl_twobit_binary_comparator 
# Start time: 13:06:55 on Apr 24,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lpm_constant0(rtl)
# Loading work.lpm_constant0_lpm_constant_r09(rtl)
# Loading work.mux_2_to_1(rtl)
# Loading ieee.numeric_std(body)
# Loading work.register_file(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.subtractor_source(dataflow)
# Loading work.vhdl_binary_comparator(bhv)
# Loading work.vhdl_twobit_binary_comparator(bhv)
# End time: 13:07:51 on Apr 24,2019, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
