GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/DSP.v'
Analyzing Verilog file '/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/driver.v'
Analyzing Verilog file '/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/fifo_buffer.v'
Analyzing Verilog file '/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/gowin_rpll/gowin_rpll.v'
Analyzing Verilog file '/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/top.v'
Analyzing Verilog file '/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/uart.v'
Compiling module 'top'("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/top.v":1)
Compiling module 'uart'("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/uart.v":1)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/uart.v":45)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/uart.v":48)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/uart.v":56)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/uart.v":63)
Compiling module 'DSP'("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/DSP.v":1)
Extracting RAM for identifier 'fifo'("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/DSP.v":11)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/DSP.v":23)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/DSP.v":24)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/DSP.v":30)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/DSP.v":31)
WARN  (EX3073) : Port 'clkout' remains unconnected for this instance("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/driver.v":45)
Compiling module 'driver'("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/driver.v":1)
Compiling module 'Gowin_rPLL'("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/gowin_rpll/gowin_rpll.v":10)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/driver.v":60)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/tallguydesi/Documents/Low_Res_DAC_UART-main/impl/gwsynthesis/USART.vg" completed
[100%] Generate report file "/home/tallguydesi/Documents/Low_Res_DAC_UART-main/impl/gwsynthesis/USART_syn.rpt.html" completed
GowinSynthesis finish
