<stg><name>read_data</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="8">
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="63">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="6" to="7">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="7" to="2">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %r = phi i4 [ 0, %0 ], [ %tmp_mid2_v_v, %.reset ]

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %c = phi i4 [ 0, %0 ], [ %c_2, %.reset ]

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %2, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:0  %r_2 = add i4 1, %r

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:3  %exitcond5 = icmp eq i4 %c, -8

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset:4  %c_mid2 = select i1 %exitcond5, i4 0, i4 %c

]]></Node>
<StgValue><ssdm name="c_mid2"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset:5  %tmp_mid2_v_v = select i1 %exitcond5, i4 %r_2, i4 %r

]]></Node>
<StgValue><ssdm name="tmp_mid2_v_v"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
.reset:6  %tmp = trunc i4 %tmp_mid2_v_v to i3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="4">
<![CDATA[
.reset:8  %tmp_7_mid2 = zext i4 %tmp_mid2_v_v to i64

]]></Node>
<StgValue><ssdm name="tmp_7_mid2"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:17  %buf_addr = getelementptr [8 x i128]* %buf_r, i64 0, i64 %tmp_7_mid2

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="4">
<![CDATA[
.reset:19  %tmp_4 = trunc i4 %c_mid2 to i3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:7  %tmp_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="4">
<![CDATA[
.reset:9  %c_cast2 = zext i4 %c_mid2 to i6

]]></Node>
<StgValue><ssdm name="c_cast2"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:13  %tmp_9 = add i6 %c_cast2, %tmp_mid2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="6">
<![CDATA[
.reset:14  %tmp_s = zext i6 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:15  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="6">
<![CDATA[
.reset:16  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:46  %c_2 = add i4 1, %c_mid2

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="6">
<![CDATA[
.reset:16  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.reset:20  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_4, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:21  %tmp_3 = or i7 %tmp_2, 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:22  %tmp_5 = icmp ugt i7 %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="7">
<![CDATA[
.reset:23  %tmp_6 = zext i7 %tmp_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="7">
<![CDATA[
.reset:24  %tmp_7 = zext i7 %tmp_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:27  %tmp_11 = select i1 %tmp_5, i8 %tmp_6, i8 %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:28  %tmp_12 = select i1 %tmp_5, i8 %tmp_7, i8 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:30  %tmp_14 = xor i8 %tmp_11, 127

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="8">
<![CDATA[
.reset:32  %tmp_16 = zext i8 %tmp_12 to i128

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="8">
<![CDATA[
.reset:33  %tmp_17 = zext i8 %tmp_14 to i128

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.reset:37  %tmp_21 = shl i128 -1, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.reset:38  %tmp_22 = lshr i128 -1, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.reset:39  %p_demorgan = and i128 %tmp_21, %tmp_22

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="3">
<![CDATA[
.reset:18  %buf_load = load i128* %buf_addr, align 8

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="16">
<![CDATA[
.reset:25  %tmp_8 = zext i16 %input_load to i128

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:26  %tmp_10 = xor i8 %tmp_6, 127

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:29  %tmp_13 = select i1 %tmp_5, i8 %tmp_10, i8 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="128" op_0_bw="8">
<![CDATA[
.reset:31  %tmp_15 = zext i8 %tmp_13 to i128

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.reset:34  %tmp_18 = shl i128 %tmp_8, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:10  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:11  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="3">
<![CDATA[
.reset:18  %buf_load = load i128* %buf_addr, align 8

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:35  %tmp_19 = call i128 @llvm.part.select.i128(i128 %tmp_18, i32 127, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
.reset:36  %tmp_20 = select i1 %tmp_5, i128 %tmp_19, i128 %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.reset:40  %tmp_23 = xor i128 %p_demorgan, -1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.reset:41  %tmp_24 = and i128 %buf_load, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.reset:42  %tmp_25 = and i128 %tmp_20, %p_demorgan

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.reset:43  %tmp_26 = or i128 %tmp_24, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="128" op_1_bw="3">
<![CDATA[
.reset:44  store i128 %tmp_26, i128* %buf_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:45  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.reset:47  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
