

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Wed Apr 28 10:25:03 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.842 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       83|       83|  0.830 us|  0.830 us|   84|   84|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 84
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_7_addr = getelementptr i64 %p_7, i64 0, i64 1" [dfg_199.c:14]   --->   Operation 85 'getelementptr' 'p_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (2.32ns)   --->   "%p_7_load = load i3 %p_7_addr" [dfg_199.c:14]   --->   Operation 86 'load' 'p_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_7_addr_1 = getelementptr i64 %p_7, i64 0, i64 0" [dfg_199.c:20]   --->   Operation 87 'getelementptr' 'p_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (2.32ns)   --->   "%p_7_load_1 = load i3 %p_7_addr_1" [dfg_199.c:20]   --->   Operation 88 'load' 'p_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 5.84>
ST_2 : Operation 89 [1/2] (2.32ns)   --->   "%p_7_load = load i3 %p_7_addr" [dfg_199.c:14]   --->   Operation 89 'load' 'p_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%v_5 = trunc i64 %p_7_load" [dfg_199.c:14]   --->   Operation 90 'trunc' 'v_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/2] (2.32ns)   --->   "%p_7_load_1 = load i3 %p_7_addr_1" [dfg_199.c:20]   --->   Operation 91 'load' 'p_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 92 [1/1] (3.52ns)   --->   "%add_ln20 = add i64 %p_7_load_1, i64 421" [dfg_199.c:20]   --->   Operation 92 'add' 'add_ln20' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i8 %v_5" [dfg_199.c:20]   --->   Operation 93 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [13/13] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sext_ln20, i64 %add_ln20" [dfg_199.c:20]   --->   Operation 94 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 95 [12/13] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sext_ln20, i64 %add_ln20" [dfg_199.c:20]   --->   Operation 95 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 96 [11/13] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sext_ln20, i64 %add_ln20" [dfg_199.c:20]   --->   Operation 96 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 97 [10/13] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sext_ln20, i64 %add_ln20" [dfg_199.c:20]   --->   Operation 97 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 98 [9/13] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sext_ln20, i64 %add_ln20" [dfg_199.c:20]   --->   Operation 98 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 99 [8/13] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sext_ln20, i64 %add_ln20" [dfg_199.c:20]   --->   Operation 99 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 100 [7/13] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sext_ln20, i64 %add_ln20" [dfg_199.c:20]   --->   Operation 100 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 101 [6/13] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sext_ln20, i64 %add_ln20" [dfg_199.c:20]   --->   Operation 101 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 102 [5/13] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sext_ln20, i64 %add_ln20" [dfg_199.c:20]   --->   Operation 102 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 103 [4/13] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sext_ln20, i64 %add_ln20" [dfg_199.c:20]   --->   Operation 103 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 104 [3/13] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sext_ln20, i64 %add_ln20" [dfg_199.c:20]   --->   Operation 104 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 105 [2/13] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sext_ln20, i64 %add_ln20" [dfg_199.c:20]   --->   Operation 105 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 106 [1/13] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sext_ln20, i64 %add_ln20" [dfg_199.c:20]   --->   Operation 106 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.30>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:7]   --->   Operation 107 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln20_1 = add i64 %sdiv_ln20, i64 %p_read" [dfg_199.c:20]   --->   Operation 108 'add' 'add_ln20_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 109 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%sub_ln19 = sub i64 0, i64 %add_ln20_1" [dfg_199.c:19]   --->   Operation 109 'sub' 'sub_ln19' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 110 [68/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 110 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 111 [67/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 111 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 112 [66/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 112 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 113 [65/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 113 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 114 [64/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 114 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 115 [63/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 115 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 116 [62/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 116 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 117 [61/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 117 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 118 [60/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 118 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 119 [59/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 119 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 120 [58/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 120 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 121 [57/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 121 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 122 [56/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 122 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 123 [55/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 123 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 124 [54/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 124 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 125 [53/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 125 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 126 [52/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 126 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 127 [51/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 127 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 128 [50/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 128 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 129 [49/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 129 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 130 [48/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 130 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 131 [47/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 131 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 132 [46/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 132 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 133 [45/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 133 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 134 [44/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 134 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 135 [43/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 135 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 136 [42/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 136 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 137 [41/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 137 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 138 [40/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 138 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 139 [39/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 139 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 140 [38/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 140 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 141 [37/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 141 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 142 [36/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 142 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 143 [35/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 143 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 144 [34/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 144 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 145 [33/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 145 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 146 [32/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 146 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 147 [31/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 147 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 148 [30/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 148 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 149 [29/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 149 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 150 [28/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 150 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 151 [27/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 151 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 152 [26/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 152 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 153 [25/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 153 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 154 [24/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 154 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 155 [23/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 155 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 156 [22/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 156 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 157 [21/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 157 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 158 [20/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 158 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 159 [19/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 159 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 160 [18/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 160 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 161 [17/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 161 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 162 [16/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 162 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 163 [15/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 163 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 164 [14/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 164 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 165 [13/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 165 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 166 [12/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 166 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 167 [11/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 167 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 168 [10/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 168 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 169 [9/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 169 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 170 [8/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 170 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 171 [7/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 171 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 172 [6/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 172 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 173 [5/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 173 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 174 [4/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 174 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 175 [3/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 175 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.07>
ST_83 : Operation 176 [2/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 176 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 178 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 178 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 182 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_7"   --->   Operation 182 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_13"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 185 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_15"   --->   Operation 185 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 187 [1/68] (5.07ns)   --->   "%srem_ln20 = srem i64 %sub_ln19, i64 985109264" [dfg_199.c:20]   --->   Operation 187 'srem' 'srem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 188 [1/1] (0.00ns)   --->   "%result = trunc i8 %srem_ln20" [dfg_199.c:19]   --->   Operation 188 'trunc' 'result' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 189 [1/1] (0.00ns)   --->   "%ret_ln22 = ret i8 %result" [dfg_199.c:22]   --->   Operation 189 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_13]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_15]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_7_addr          (getelementptr) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_7_addr_1        (getelementptr) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_7_load          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_5               (trunc        ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_7_load_1        (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln20          (add          ) [ 0001111111111111000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln20         (sext         ) [ 0000111111111111000000000000000000000000000000000000000000000000000000000000000000000]
sdiv_ln20         (sdiv         ) [ 0000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
p_read            (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln20_1        (add          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln19          (sub          ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
srem_ln20         (srem         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result            (trunc        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln22          (ret          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="p_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="64" slack="0"/>
<pin id="40" dir="0" index="1" bw="64" slack="0"/>
<pin id="41" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/16 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_7_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="64" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_7_addr/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="3" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="0" slack="0"/>
<pin id="57" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="58" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="59" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="64" slack="0"/>
<pin id="60" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_7_load/1 p_7_load_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_7_addr_1_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_7_addr_1/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="v_5_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_5/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="add_ln20_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="64" slack="0"/>
<pin id="77" dir="0" index="1" bw="10" slack="0"/>
<pin id="78" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sext_ln20_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="1"/>
<pin id="83" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="9" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="1"/>
<pin id="87" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln20/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="add_ln20_1_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="1"/>
<pin id="91" dir="0" index="1" bw="64" slack="0"/>
<pin id="92" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/16 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sub_ln19_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19/16 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="1"/>
<pin id="102" dir="0" index="1" bw="31" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln20/17 "/>
</bind>
</comp>

<comp id="105" class="1004" name="result_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="result/84 "/>
</bind>
</comp>

<comp id="109" class="1005" name="p_7_addr_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="1"/>
<pin id="111" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_7_addr "/>
</bind>
</comp>

<comp id="114" class="1005" name="p_7_addr_1_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="1"/>
<pin id="116" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_7_addr_1 "/>
</bind>
</comp>

<comp id="119" class="1005" name="v_5_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="1"/>
<pin id="121" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v_5 "/>
</bind>
</comp>

<comp id="124" class="1005" name="add_ln20_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="1"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="129" class="1005" name="sext_ln20_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="1"/>
<pin id="131" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln20 "/>
</bind>
</comp>

<comp id="134" class="1005" name="sdiv_ln20_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="1"/>
<pin id="136" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln20 "/>
</bind>
</comp>

<comp id="139" class="1005" name="sub_ln19_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="1"/>
<pin id="141" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="61"><net_src comp="44" pin="3"/><net_sink comp="52" pin=2"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="70"><net_src comp="62" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="74"><net_src comp="52" pin="7"/><net_sink comp="71" pin=0"/></net>

<net id="79"><net_src comp="52" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="88"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="38" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="89" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="108"><net_src comp="100" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="44" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="117"><net_src comp="62" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="122"><net_src comp="71" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="127"><net_src comp="75" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="132"><net_src comp="81" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="137"><net_src comp="84" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="142"><net_src comp="94" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="100" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {16 }
	Port: fn1 : p_7 | {1 2 }
  - Chain level:
	State 1
		p_7_load : 1
		p_7_load_1 : 1
	State 2
		v_5 : 1
		add_ln20 : 1
	State 3
		sdiv_ln20 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		sub_ln19 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
		result : 1
		ret_ln22 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   sdiv   |     grp_fu_84     |   779   |   469   |
|----------|-------------------|---------|---------|
|   srem   |     grp_fu_100    |   779   |   469   |
|----------|-------------------|---------|---------|
|    add   |   add_ln20_fu_75  |    0    |    71   |
|          |  add_ln20_1_fu_89 |    0    |    64   |
|----------|-------------------|---------|---------|
|    sub   |   sub_ln19_fu_94  |    0    |    64   |
|----------|-------------------|---------|---------|
|   read   | p_read_read_fu_38 |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  |     v_5_fu_71     |    0    |    0    |
|          |   result_fu_105   |    0    |    0    |
|----------|-------------------|---------|---------|
|   sext   |  sext_ln20_fu_81  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |   1558  |   1137  |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln20_reg_124 |   64   |
|p_7_addr_1_reg_114|    3   |
| p_7_addr_reg_109 |    3   |
| sdiv_ln20_reg_134|   64   |
| sext_ln20_reg_129|   64   |
| sub_ln19_reg_139 |   64   |
|    v_5_reg_119   |    8   |
+------------------+--------+
|       Total      |   270  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_52 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_52 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_84    |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1558  |  1137  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   270  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |  1828  |  1164  |
+-----------+--------+--------+--------+
