Analysis & Synthesis report for toplvl
Mon Jan 24 11:01:42 2005
Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Hierarchy
  5. Analysis & Synthesis Resource Utilization by Entity
  6. Analysis & Synthesis Equations
  7. Analysis & Synthesis Source Files Read
  8. Analysis & Synthesis Resource Usage Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. WYSIWYG Cells
 11. General Register Statistics
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Mon Jan 24 11:01:42 2005        ;
; Quartus II Version            ; 4.1 Build 208 09/10/2004 SP 2 SJ Web Edition ;
; Revision Name                 ; toplvl                                       ;
; Top-level Entity Name         ; toplvl                                       ;
; Family                        ; Cyclone II                                   ;
; Total combinational functions ; 0                                            ;
; Total registers               ; 10                                           ;
; Total pins                    ; 51                                           ;
; Total memory bits             ; 0                                            ;
; DSP block 9-bit elements      ; 4                                            ;
; Total PLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                     ;
+--------------------------------------------------------------------+--------------+---------------+
; Option                                                             ; Setting      ; Default Value ;
+--------------------------------------------------------------------+--------------+---------------+
; Device                                                             ; EP2C50F484C7 ;               ;
; Family name                                                        ; Cyclone II   ; Stratix       ;
; Restructure Multiplexers                                           ; Auto         ; Auto          ;
; Create Debugging Nodes for IP Cores                                ; off          ; off           ;
; Disk space/compilation speed tradeoff                              ; Normal       ; Normal        ;
; Preserve fewer node names                                          ; On           ; On            ;
; Disable OpenCore Plus hardware evaluation                          ; Off          ; Off           ;
; Verilog Version                                                    ; Verilog_2001 ; Verilog_2001  ;
; VHDL Version                                                       ; VHDL93       ; VHDL93        ;
; Top-level entity name                                              ; toplvl       ; toplvl        ;
; State Machine Processing                                           ; Auto         ; Auto          ;
; DSP Block Balancing                                                ; Auto         ; Auto          ;
; NOT Gate Push-Back                                                 ; On           ; On            ;
; Power-Up Don't Care                                                ; On           ; On            ;
; Remove Redundant Logic Cells                                       ; Off          ; Off           ;
; Remove Duplicate Registers                                         ; On           ; On            ;
; Ignore CARRY Buffers                                               ; Off          ; Off           ;
; Ignore CASCADE Buffers                                             ; Off          ; Off           ;
; Ignore GLOBAL Buffers                                              ; Off          ; Off           ;
; Ignore ROW GLOBAL Buffers                                          ; Off          ; Off           ;
; Ignore LCELL Buffers                                               ; Off          ; Off           ;
; Ignore SOFT Buffers                                                ; On           ; On            ;
; Limit AHDL Integers to 32 Bits                                     ; Off          ; Off           ;
; Optimization Technique -- Cyclone II                               ; Balanced     ; Balanced      ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70           ; 70            ;
; Auto Carry Chains                                                  ; On           ; On            ;
; Auto Open-Drain Pins                                               ; On           ; On            ;
; Remove Duplicate Logic                                             ; On           ; On            ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off          ; Off           ;
; Perform gate-level register retiming                               ; Off          ; Off           ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On           ; On            ;
; Auto ROM Replacement                                               ; On           ; On            ;
; Auto RAM Replacement                                               ; On           ; On            ;
; Auto Shift Register Replacement                                    ; On           ; On            ;
; Auto Clock Enable Replacement                                      ; On           ; On            ;
; Allows Synchronous Control Signal Usage in Normal Mode Logic Cells ; On           ; On            ;
; Auto Resource Sharing                                              ; Off          ; Off           ;
; Allow Any RAM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any ROM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any Shift Register Size For Recognition                      ; Off          ; Off           ;
+--------------------------------------------------------------------+--------------+---------------+


+-----------+
; Hierarchy ;
+-----------+
toplvl
 |-- mult:u1
      |-- lpm_mult:lpm_mult_component
           |-- mult_0ho:auto_generated
 |-- mult10:u2
      |-- lpm_mult:lpm_mult_component
           |-- mult_b4s:auto_generated


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                     ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+
; Compilation Hierarchy Node          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                   ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+
; |toplvl                             ; 0 (0)             ; 10 (10)      ; 0           ; 4            ; 0       ; 2         ; 51   ; 0            ; |toplvl                                                               ;
;    |mult10:u2|                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplvl|mult10:u2                                                     ;
;       |lpm_mult:lpm_mult_component| ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplvl|mult10:u2|lpm_mult:lpm_mult_component                         ;
;          |mult_b4s:auto_generated|  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplvl|mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated ;
;    |mult:u1|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplvl|mult:u1                                                       ;
;       |lpm_mult:lpm_mult_component| ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplvl|mult:u1|lpm_mult:lpm_mult_component                           ;
;          |mult_0ho:auto_generated|  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplvl|mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated   ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in F:/HD_SD_Gen/VHDL/temp/mult/toplvl.map.eqn.


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                    ;
+-------------------------------------------------------------------------+-----------------+
; File Name                                                               ; Used in Netlist ;
+-------------------------------------------------------------------------+-----------------+
; F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd                                  ; yes             ;
; F:/HD_SD_Gen/VHDL/temp/mult/mult.vhd                                    ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_mult.tdf  ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/aglobal41.inc ; yes             ;
; F:/HD_SD_Gen/VHDL/temp/mult/db/mult_0ho.tdf                             ; yes             ;
; F:/HD_SD_Gen/VHDL/temp/mult/mult10.vhd                                  ; yes             ;
; F:/HD_SD_Gen/VHDL/temp/mult/db/mult_b4s.tdf                             ; yes             ;
+-------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                        ;
+--------------------------------------------+-----------------------------------------------------------------------+
; Resource                                   ; Usage                                                                 ;
+--------------------------------------------+-----------------------------------------------------------------------+
; Total combinational functions              ; 0                                                                     ;
; Logic element usage by number of inputs    ;                                                                       ;
;     -- 4 input functions                   ; 0                                                                     ;
;     -- 3 input functions                   ; 0                                                                     ;
;     -- <=2 input functions                 ; 0                                                                     ;
;         -- Combinational cells for routing ; 0                                                                     ;
; Logic elements by mode                     ;                                                                       ;
;     -- normal mode                         ; 0                                                                     ;
;     -- arithmetic mode                     ; 0                                                                     ;
; Total registers                            ; 10                                                                    ;
; I/O pins                                   ; 51                                                                    ;
; DSP block 9-bit elements                   ; 4                                                                     ;
; Maximum fan-out node                       ; mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|result[0] ;
; Maximum fan-out                            ; 20                                                                    ;
; Total fan-out                              ; 92                                                                    ;
; Average fan-out                            ; 1.42                                                                  ;
+--------------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-----------------------------+----------------+
; Statistic                   ; Number Used    ;
+-----------------------------+----------------+
; Simple Multipliers (9-bit)  ; 0              ;
; Simple Multipliers (18-bit) ; 2              ;
; DSP Blocks                  ; 0              ;
; DSP Block 9-bit Elements    ; 4              ;
+-----------------------------+----------------+


+----------------------------------------------------------------+
; WYSIWYG Cells                                                  ;
+--------------------------------------------------------+-------+
; Statistic                                              ; Value ;
+--------------------------------------------------------+-------+
; Number of WYSIWYG cells                                ; 0     ;
; Number of synthesis-generated cells                    ; 10    ;
; Number of WYSIWYG LUTs                                 ; 0     ;
; Number of synthesis-generated LUTs                     ; 0     ;
; Number of WYSIWYG registers                            ; 0     ;
; Number of synthesis-generated registers                ; 10    ;
; Number of cells with combinational logic only          ; 0     ;
; Number of cells with registers only                    ; 10    ;
; Number of cells with combinational logic and registers ; 0     ;
+--------------------------------------------------------+-------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Output Enable      ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jan 24 11:01:38 2005
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off toplvl -c toplvl
Info: Using design file toplvl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: toplvl-Behavioral
    Info: Found entity 1: toplvl
Info: Using design file mult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mult-SYN
    Info: Found entity 1: mult
Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_mult.tdf
    Info: Found entity 1: lpm_mult
Info: Found 1 design units, including 1 entities, in source file db/mult_0ho.tdf
    Info: Found entity 1: mult_0ho
Info: Using design file mult10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mult10-SYN
    Info: Found entity 1: mult10
Info: Found 1 design units, including 1 entities, in source file db/mult_b4s.tdf
    Info: Found entity 1: mult_b4s
Warning: Feature Netlist Optimizations is not available with your current license
Info: Implemented 65 device resources after synthesis - the final resource count might be different
    Info: Implemented 21 input pins
    Info: Implemented 30 output pins
    Info: Implemented 10 logic cells
    Info: Implemented 4 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Processing ended: Mon Jan 24 11:01:42 2005
    Info: Elapsed time: 00:00:04


