INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adria/OneDrive/Pota/DE1/Digitalelectronics-1/04-Seven-segment/project_1display/project_1display.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
