// Seed: 1680708731
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2
);
  logic id_3;
  logic id_4;
  logic id_5 = id_4;
  assign id_5 = id_0;
  type_9(
      1'b0 ^ id_2, 1, 1, 1, id_3, 1, 1 - id_2, id_1
  );
endmodule
