#! /home/mathieu/embedded_system_design/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555555ee8d50 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale -12 -12;
v0x555555f1b340_0 .var "clock", 0 0;
v0x555555f1b450_0 .net "done", 0 0, L_0x555555f2ca10;  1 drivers
v0x555555f1b510_0 .net "result", 31 0, L_0x555555f2cc50;  1 drivers
v0x555555f1b5e0_0 .var "s_ciN", 7 0;
v0x555555f1b6b0_0 .var "s_reset", 0 0;
v0x555555f1b7a0_0 .var "s_start", 0 0;
v0x555555f1b870_0 .var "s_valueA", 31 0;
v0x555555f1b940_0 .var "s_valueB", 31 0;
E_0x555555ef24e0 .event negedge, v0x555555ef86a0_0;
S_0x555555ee8ee0 .scope module, "DUT" "ramDmaCi" 2 20, 3 1 0, S_0x555555ee8d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
P_0x555555ee9070 .param/l "customId" 0 3 2, C4<00001110>;
L_0x555555ef7050 .functor AND 1, L_0x555555f1bba0, L_0x555555f2bfa0, C4<1>, C4<1>;
L_0x555555ef7af0 .functor AND 1, L_0x555555ef7050, L_0x555555f2be30, C4<1>, C4<1>;
L_0x555555ef8590 .functor AND 1, L_0x555555f1bba0, L_0x555555f2c2b0, C4<1>, C4<1>;
L_0x555555ef9030 .functor AND 1, L_0x555555ef8590, L_0x555555f2be30, C4<1>, C4<1>;
L_0x555555edbf20 .functor AND 1, L_0x555555f1bba0, L_0x555555f2be30, C4<1>, C4<1>;
L_0x555555f2c7f0 .functor OR 1, v0x555555f1a480_0, L_0x555555ef7af0, C4<0>, C4<0>;
L_0x555555f2c9a0 .functor AND 1, L_0x555555f1bba0, L_0x555555f2c8a0, C4<1>, C4<1>;
L_0x555555f2ca10 .functor OR 1, L_0x555555f2c7f0, L_0x555555f2c9a0, C4<0>, C4<0>;
L_0x7c448566d018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x555555f19130_0 .net/2u *"_ivl_0", 7 0, L_0x7c448566d018;  1 drivers
L_0x7c448566d0a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f19230_0 .net/2u *"_ivl_10", 21 0, L_0x7c448566d0a8;  1 drivers
v0x555555f19310_0 .net *"_ivl_15", 0 0, L_0x555555f2bfa0;  1 drivers
v0x555555f193d0_0 .net *"_ivl_16", 0 0, L_0x555555ef7050;  1 drivers
v0x555555f194b0_0 .net *"_ivl_2", 0 0, L_0x555555f1ba30;  1 drivers
v0x555555f19570_0 .net *"_ivl_21", 0 0, L_0x555555f2c1d0;  1 drivers
v0x555555f19650_0 .net *"_ivl_23", 0 0, L_0x555555f2c2b0;  1 drivers
v0x555555f19710_0 .net *"_ivl_24", 0 0, L_0x555555ef8590;  1 drivers
v0x555555f197f0_0 .net *"_ivl_28", 0 0, L_0x555555edbf20;  1 drivers
v0x555555f19960_0 .net *"_ivl_31", 8 0, L_0x555555f2c540;  1 drivers
L_0x7c448566d0f0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f19a40_0 .net/2u *"_ivl_32", 8 0, L_0x7c448566d0f0;  1 drivers
L_0x7c448566d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555f19b20_0 .net/2u *"_ivl_4", 0 0, L_0x7c448566d060;  1 drivers
v0x555555f19c00_0 .net *"_ivl_44", 0 0, L_0x555555f2c7f0;  1 drivers
v0x555555f19ce0_0 .net *"_ivl_47", 0 0, L_0x555555f2c8a0;  1 drivers
v0x555555f19da0_0 .net *"_ivl_48", 0 0, L_0x555555f2c9a0;  1 drivers
L_0x7c448566d258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f19e80_0 .net/2u *"_ivl_52", 31 0, L_0x7c448566d258;  1 drivers
v0x555555f19f60_0 .net *"_ivl_9", 21 0, L_0x555555f1bd30;  1 drivers
v0x555555f1a040_0 .net "active", 0 0, L_0x555555f1bba0;  1 drivers
v0x555555f1a100_0 .net "address_A", 8 0, L_0x555555f2c630;  1 drivers
v0x555555f1a1c0_0 .net "address_A_valid", 0 0, L_0x555555f2be30;  1 drivers
v0x555555f1a260_0 .net "ciN", 7 0, v0x555555f1b5e0_0;  1 drivers
v0x555555f1a340_0 .net "clock", 0 0, v0x555555f1b340_0;  1 drivers
v0x555555f1a3e0_0 .net "data_out_A", 31 0, v0x555555f18b90_0;  1 drivers
v0x555555f1a480_0 .var "data_ready", 0 0;
v0x555555f1a520_0 .net "done", 0 0, L_0x555555f2ca10;  alias, 1 drivers
v0x555555f1a5e0_0 .net "read_enable", 0 0, L_0x555555ef9030;  1 drivers
v0x555555f1a6a0_0 .net "reset", 0 0, v0x555555f1b6b0_0;  1 drivers
v0x555555f1a760_0 .net "result", 31 0, L_0x555555f2cc50;  alias, 1 drivers
v0x555555f1a840_0 .net "start", 0 0, v0x555555f1b7a0_0;  1 drivers
v0x555555f1a900_0 .net "valueA", 31 0, v0x555555f1b870_0;  1 drivers
v0x555555f1a9e0_0 .net "valueB", 31 0, v0x555555f1b940_0;  1 drivers
v0x555555f1aaa0_0 .net "write_enable", 0 0, L_0x555555ef7af0;  1 drivers
L_0x555555f1ba30 .cmp/eq 8, v0x555555f1b5e0_0, L_0x7c448566d018;
L_0x555555f1bba0 .functor MUXZ 1, L_0x7c448566d060, v0x555555f1b7a0_0, L_0x555555f1ba30, C4<>;
L_0x555555f1bd30 .part v0x555555f1b870_0, 10, 22;
L_0x555555f2be30 .cmp/eq 22, L_0x555555f1bd30, L_0x7c448566d0a8;
L_0x555555f2bfa0 .part v0x555555f1b870_0, 9, 1;
L_0x555555f2c1d0 .part v0x555555f1b870_0, 9, 1;
L_0x555555f2c2b0 .reduce/nor L_0x555555f2c1d0;
L_0x555555f2c540 .part v0x555555f1b870_0, 0, 9;
L_0x555555f2c630 .functor MUXZ 9, L_0x7c448566d0f0, L_0x555555f2c540, L_0x555555edbf20, C4<>;
L_0x555555f2c8a0 .reduce/nor L_0x555555f2be30;
L_0x555555f2cc50 .functor MUXZ 32, L_0x7c448566d258, v0x555555f18b90_0, v0x555555f1a480_0, C4<>;
S_0x555555ea5cf0 .scope module, "ssram" "dualPortSSRAM" 3 27, 4 1 0, S_0x555555ee8ee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x555555eb7a30 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x555555eb7a70 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
P_0x555555eb7ab0 .param/l "readAfterWrite" 0 4 4, +C4<00000000000000000000000000000000>;
v0x555555ef7160_0 .net "addressA", 8 0, L_0x555555f2c630;  alias, 1 drivers
L_0x7c448566d1c8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555555ef7c00_0 .net "addressB", 8 0, L_0x7c448566d1c8;  1 drivers
v0x555555ef86a0_0 .net "clockA", 0 0, v0x555555f1b340_0;  alias, 1 drivers
L_0x7c448566d138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555ef9140_0 .net "clockB", 0 0, L_0x7c448566d138;  1 drivers
v0x555555edc030_0 .net "dataInA", 31 0, v0x555555f1b940_0;  alias, 1 drivers
L_0x7c448566d210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f18ab0_0 .net "dataInB", 31 0, L_0x7c448566d210;  1 drivers
v0x555555f18b90_0 .var "dataOutA", 31 0;
v0x555555f18c70_0 .var "dataOutB", 31 0;
v0x555555f18d50 .array "memoryContent", 511 0, 31 0;
v0x555555f18e10_0 .net "writeEnableA", 0 0, L_0x555555ef7af0;  alias, 1 drivers
L_0x7c448566d180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555f18ed0_0 .net "writeEnableB", 0 0, L_0x7c448566d180;  1 drivers
E_0x555555ef2b10 .event posedge, v0x555555ef9140_0;
E_0x555555ef0950 .event posedge, v0x555555ef86a0_0;
S_0x555555f1ac30 .scope autotask, "test" "test" 2 31, 2 31 0, S_0x555555ee8d50;
 .timescale -12 -12;
v0x555555f1ade0_0 .var "ciN", 7 0;
v0x555555f1aec0_0 .var "expDone", 0 0;
v0x555555f1af80_0 .var "expRes", 31 0;
v0x555555f1b070_0 .var "start", 0 0;
v0x555555f1b130_0 .var "valA", 31 0;
v0x555555f1b260_0 .var "valB", 31 0;
TD_ramDmaCi_tb.test ;
    %load/vec4 v0x555555f1b070_0;
    %store/vec4 v0x555555f1b7a0_0, 0, 1;
    %load/vec4 v0x555555f1ade0_0;
    %store/vec4 v0x555555f1b5e0_0, 0, 8;
    %load/vec4 v0x555555f1b130_0;
    %store/vec4 v0x555555f1b870_0, 0, 32;
    %load/vec4 v0x555555f1b260_0;
    %store/vec4 v0x555555f1b940_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x555555f1b450_0;
    %load/vec4 v0x555555f1aec0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x555555f1b510_0;
    %load/vec4 v0x555555f1af80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 44 "$write", "\033[1;32m" {0 0 0};
    %vpi_call 2 45 "$display", "[PASSED] start=%b, ciN=%0d, valueA=%0h, valueB=%0h => done=%b (exp %b), result=%0h (exp %0h)", v0x555555f1b7a0_0, v0x555555f1b5e0_0, v0x555555f1b870_0, v0x555555f1b940_0, v0x555555f1b450_0, v0x555555f1aec0_0, v0x555555f1b510_0, v0x555555f1af80_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 49 "$write", "\033[1;31m" {0 0 0};
    %vpi_call 2 50 "$display", "[FAILED] start=%b, ciN=%0d, valueA=%0h, valueB=%0h => done=%b (exp %b), result=%0h (exp %0h)", v0x555555f1b7a0_0, v0x555555f1b5e0_0, v0x555555f1b870_0, v0x555555f1b940_0, v0x555555f1b450_0, v0x555555f1aec0_0, v0x555555f1b510_0, v0x555555f1af80_0 {0 0 0};
T_0.1 ;
    %vpi_call 2 54 "$write", "\033[0m" {0 0 0};
    %end;
    .scope S_0x555555ea5cf0;
T_1 ;
    %wait E_0x555555ef0950;
    %load/vec4 v0x555555ef7160_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555555f18d50, 4;
    %assign/vec4 v0x555555f18b90_0, 0;
    %load/vec4 v0x555555f18e10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x555555edc030_0;
    %load/vec4 v0x555555ef7160_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555555f18d50, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555555ea5cf0;
T_2 ;
    %wait E_0x555555ef2b10;
    %load/vec4 v0x555555ef7c00_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555555f18d50, 4;
    %assign/vec4 v0x555555f18c70_0, 0;
    %load/vec4 v0x555555f18ed0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x555555f18ab0_0;
    %load/vec4 v0x555555ef7c00_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555555f18d50, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555555ee8ee0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f1a480_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x555555ee8ee0;
T_4 ;
    %wait E_0x555555ef0950;
    %load/vec4 v0x555555f1a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f1a480_0, 0;
T_4.0 ;
    %load/vec4 v0x555555f1a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f1a480_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555555ee8d50;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f1b340_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x555555f1b340_0;
    %inv;
    %store/vec4 v0x555555f1b340_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x555555ee8d50;
T_6 ;
    %alloc S_0x555555f1ac30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f1b070_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x555555f1ade0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1b130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1b260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f1aec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1af80_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555f1ac30;
    %join;
    %free S_0x555555f1ac30;
    %alloc S_0x555555f1ac30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555f1b070_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x555555f1ade0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1b130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1b260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f1aec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1af80_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555f1ac30;
    %join;
    %free S_0x555555f1ac30;
    %alloc S_0x555555f1ac30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f1b070_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555f1ade0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1b130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1b260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f1aec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1af80_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555f1ac30;
    %join;
    %free S_0x555555f1ac30;
    %alloc S_0x555555f1ac30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555f1b070_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555f1ade0_0, 0, 8;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x555555f1b130_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x555555f1b260_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555f1aec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1af80_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555f1ac30;
    %join;
    %free S_0x555555f1ac30;
    %wait E_0x555555ef24e0;
    %alloc S_0x555555f1ac30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555f1b070_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555f1ade0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1b130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1b260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f1aec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1af80_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555f1ac30;
    %join;
    %free S_0x555555f1ac30;
    %wait E_0x555555ef24e0;
    %alloc S_0x555555f1ac30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f1b070_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555f1ade0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1b130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1b260_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555f1aec0_0, 0, 1;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x555555f1af80_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555f1ac30;
    %join;
    %free S_0x555555f1ac30;
    %wait E_0x555555ef24e0;
    %alloc S_0x555555f1ac30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555f1b070_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555f1ade0_0, 0, 8;
    %pushi/vec4 567, 0, 32;
    %store/vec4 v0x555555f1b130_0, 0, 32;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x555555f1b260_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555f1aec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1af80_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555f1ac30;
    %join;
    %free S_0x555555f1ac30;
    %wait E_0x555555ef24e0;
    %alloc S_0x555555f1ac30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555f1b070_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555f1ade0_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x555555f1b130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1b260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f1aec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1af80_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555f1ac30;
    %join;
    %free S_0x555555f1ac30;
    %wait E_0x555555ef24e0;
    %alloc S_0x555555f1ac30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f1b070_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555f1ade0_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x555555f1b130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1b260_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555f1aec0_0, 0, 1;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x555555f1af80_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555f1ac30;
    %join;
    %free S_0x555555f1ac30;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
