// Seed: 2257962097
module module_0 (
    output wire id_0,
    input  wand id_1
);
  wire id_3;
  always @(posedge id_1);
  always @(1 or posedge 1);
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri id_6,
    output wor id_7,
    input wand id_8,
    output supply0 id_9,
    input wor id_10,
    input wand id_11
);
  logic [7:0] id_13;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  time id_14;
  supply1 id_15;
  id_16 :
  assert property (@(!1) 1'b0)
  else begin : LABEL_0
    wait (1);
    $display((1 & 1'h0), 1);
  end
  id_17(
      .id_0(1'b0 && 1 && id_1),
      .id_1(),
      .id_2(id_13[""]),
      .id_3(id_6 + id_15),
      .id_4(1),
      .id_5(id_0),
      .id_6((1)),
      .id_7()
  );
endmodule
