
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Sat Nov 11 17:58:35 2023
| Design       : multimedia_video_processor
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                               
******************************************************************************************************************************************************************************************************************************
                                                                             Clock   Non-clock                                                                                                                                
 Clock                    Period       Waveform       Type                   Loads       Loads  Sources                                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 clk                      20.000       {0 10}         Declared                   0           7  {clk}                                                                                                                         
   clk_50m                20.000       {0 10}         Generated (clk)         2517           0  {u_sys_pll/u_pll_e3/goppll/CLKOUT0}                                                                                           
   clk_200m               5.000        {0 2.5}        Generated (clk)          825           5  {u_sys_pll/u_pll_e3/goppll/CLKOUT1}                                                                                           
     ddrphy_clkin         10.000       {0 5}          Generated (clk_200m)    5464           0  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                                                 
     ioclk0               2.500        {0 1.25}       Generated (clk_200m)      11           0  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT}                                                               
     ioclk1               2.500        {0 1.25}       Generated (clk_200m)      27           1  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT}                                                               
     ioclk2               2.500        {0 1.25}       Generated (clk_200m)       2           0  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate/OUT}                                                               
     ioclk_gate_clk       10.000       {0 5}          Generated (clk_200m)       1           0  {u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg/CLKOUT}                                                              
   clk_100m               10.000       {0 5}          Generated (clk)            0           0  {u_sys_pll/u_pll_e3/goppll/CLKOUT2}                                                                                           
   clk_25m                40.000       {0 20}         Generated (clk)           26           2  {u_sys_pll/u_pll_e3/goppll/CLKOUT3}                                                                                           
     clk_20k              50000.000    {0 25000}      Generated (clk_25m)       38           0  {u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT} 
   clk_10m                100.000      {0 50}         Generated (clk)          235           0  {u_sys_pll/u_pll_e3/goppll/CLKOUT4}                                                                                           
   clk_1080p60Hz          6.737        {0 3.368}      Generated (clk)            0           0  {U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0}                                                                                          
   clk_720p60Hz           13.474       {0 6.736}      Generated (clk)         1635           1  {U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1}                                                                                          
 cmos1_pclk               11.900       {0 5.95}       Declared                 118           0  {cmos1_pclk}                                                                                                                  
 cmos2_pclk               11.900       {0 5.95}       Declared                 118           0  {cmos2_pclk}                                                                                                                  
 hdmi_in_clk              6.666        {0 3.333}      Declared                 167           0  {hdmi_in_clk}                                                                                                                 
 eth_rxc                  8.000        {0 4}          Declared                1861           1  {eth_rxc}                                                                                                                     
==============================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 clk_200m                      asynchronous               clk_200m                                  
 clk_100m                      asynchronous               clk_100m                                  
 clk_50m                       asynchronous               clk_50m                                   
 clk_10m                       asynchronous               clk_10m                                   
 clk_1080p60Hz                 asynchronous               clk_1080p60Hz                             
 clk_720p60Hz                  asynchronous               clk_720p60Hz                              
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 hdmi_in_clk                   asynchronous               hdmi_in_clk                               
 eth_rxc                       asynchronous               eth_rxc                                   
 clk_25m                       asynchronous               clk_20k  clk_25m                          
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 cmos1_pclk                  84.034 MHz     161.186 MHz         11.900          6.204          5.696
 cmos2_pclk                  84.034 MHz     131.423 MHz         11.900          7.609          4.291
 hdmi_in_clk                150.015 MHz     180.636 MHz          6.666          5.536          1.130
 eth_rxc                    125.000 MHz     144.446 MHz          8.000          6.923          1.077
 clk_50m                     50.000 MHz     109.349 MHz         20.000          9.145         10.855
 clk_200m                   200.000 MHz     172.771 MHz          5.000          5.788         -0.788
 clk_25m                     25.000 MHz     218.293 MHz         40.000          4.581         35.419
 clk_10m                     10.000 MHz     171.644 MHz        100.000          5.826         94.174
 clk_720p60Hz                74.219 MHz     124.635 MHz         13.474          8.023          5.450
 clk_20k                      0.020 MHz     201.939 MHz      50000.000          4.952      49995.048
 ddrphy_clkin               100.000 MHz     103.605 MHz         10.000          9.652          0.348
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk             cmos1_pclk                   5.696       0.000              0            251
 cmos2_pclk             cmos2_pclk                   4.291       0.000              0            251
 hdmi_in_clk            hdmi_in_clk                  1.130       0.000              0            311
 eth_rxc                eth_rxc                      1.077       0.000              0           5907
 clk_50m                clk_50m                     10.855       0.000              0           9498
 clk_200m               clk_200m                    -0.788     -18.651             44           3769
 clk_25m                clk_25m                     35.419       0.000              0             30
 clk_10m                clk_10m                     94.174       0.000              0           1099
 clk_720p60Hz           clk_720p60Hz                 5.450       0.000              0           4786
 clk_20k                clk_20k                  49995.048       0.000              0            181
 ddrphy_clkin           ddrphy_clkin                 0.348       0.000              0          18193
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk             cmos1_pclk                   0.199       0.000              0            251
 cmos2_pclk             cmos2_pclk                   0.415       0.000              0            251
 hdmi_in_clk            hdmi_in_clk                  0.191       0.000              0            311
 eth_rxc                eth_rxc                      0.381       0.000              0           5907
 clk_50m                clk_50m                      0.182       0.000              0           9498
 clk_200m               clk_200m                     0.241       0.000              0           3769
 clk_25m                clk_25m                      0.575       0.000              0             30
 clk_10m                clk_10m                      0.314       0.000              0           1099
 clk_720p60Hz           clk_720p60Hz                 0.313       0.000              0           4786
 clk_20k                clk_20k                      0.376       0.000              0            181
 ddrphy_clkin           ddrphy_clkin                 0.149       0.000              0          18193
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     16.039       0.000              0            192
 clk_200m               clk_200m                     1.103       0.000              0            175
 clk_10m                clk_10m                     97.793       0.000              0              1
 clk_720p60Hz           clk_720p60Hz                 8.580       0.000              0            717
 ddrphy_clkin           ddrphy_clkin                 5.474       0.000              0           2569
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.555       0.000              0            192
 clk_200m               clk_200m                     0.554       0.000              0            175
 clk_10m                clk_10m                      1.312       0.000              0              1
 clk_720p60Hz           clk_720p60Hz                 1.244       0.000              0            717
 ddrphy_clkin           ddrphy_clkin                 0.779       0.000              0           2569
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk                                          5.052       0.000              0            118
 cmos2_pclk                                          5.052       0.000              0            118
 hdmi_in_clk                                         2.435       0.000              0            167
 eth_rxc                                             2.483       0.000              0           1861
 clk_50m                                             8.862       0.000              0           2517
 clk_200m                                            1.362       0.000              0            825
 clk_25m                                            19.580       0.000              0             26
 clk_10m                                            49.102       0.000              0            235
 clk_720p60Hz                                        5.598       0.000              0           1635
 clk_20k                                         24999.102       0.000              0             38
 ddrphy_clkin                                        3.100       0.000              0           5464
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk             cmos1_pclk                   6.761       0.000              0            251
 cmos2_pclk             cmos2_pclk                   6.092       0.000              0            251
 hdmi_in_clk            hdmi_in_clk                  2.618       0.000              0            311
 eth_rxc                eth_rxc                      3.025       0.000              0           5907
 clk_50m                clk_50m                     13.413       0.000              0           9498
 clk_200m               clk_200m                     0.707       0.000              0           3769
 clk_25m                clk_25m                     36.725       0.000              0             30
 clk_10m                clk_10m                     95.894       0.000              0           1099
 clk_720p60Hz           clk_720p60Hz                 7.848       0.000              0           4786
 clk_20k                clk_20k                  49996.400       0.000              0            181
 ddrphy_clkin           ddrphy_clkin                 3.245       0.000              0          18193
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk             cmos1_pclk                   0.108       0.000              0            251
 cmos2_pclk             cmos2_pclk                   0.254       0.000              0            251
 hdmi_in_clk            hdmi_in_clk                  0.106       0.000              0            311
 eth_rxc                eth_rxc                      0.252       0.000              0           5907
 clk_50m                clk_50m                      0.139       0.000              0           9498
 clk_200m               clk_200m                     0.196       0.000              0           3769
 clk_25m                clk_25m                      0.406       0.000              0             30
 clk_10m                clk_10m                      0.232       0.000              0           1099
 clk_720p60Hz           clk_720p60Hz                 0.251       0.000              0           4786
 clk_20k                clk_20k                      0.269       0.000              0            181
 ddrphy_clkin           ddrphy_clkin                 0.111       0.000              0          18193
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     17.096       0.000              0            192
 clk_200m               clk_200m                     2.157       0.000              0            175
 clk_10m                clk_10m                     98.359       0.000              0              1
 clk_720p60Hz           clk_720p60Hz                 9.915       0.000              0            717
 ddrphy_clkin           ddrphy_clkin                 6.770       0.000              0           2569
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.418       0.000              0            192
 clk_200m               clk_200m                     0.452       0.000              0            175
 clk_10m                clk_10m                      0.915       0.000              0              1
 clk_720p60Hz           clk_720p60Hz                 0.851       0.000              0            717
 ddrphy_clkin           ddrphy_clkin                 0.555       0.000              0           2569
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk                                          5.232       0.000              0            118
 cmos2_pclk                                          5.232       0.000              0            118
 hdmi_in_clk                                         2.615       0.000              0            167
 eth_rxc                                             2.787       0.000              0           1861
 clk_50m                                             9.090       0.000              0           2517
 clk_200m                                            1.590       0.000              0            825
 clk_25m                                            19.664       0.000              0             26
 clk_10m                                            49.282       0.000              0            235
 clk_720p60Hz                                        5.826       0.000              0           1635
 clk_20k                                         24999.282       0.000              0             38
 ddrphy_clkin                                        3.480       0.000              0           5464
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : cmos1_data[5] (port)
Endpoint    : u_ov5640/cmos1_d_d0[5]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 AB11                                                    0.000       1.000 r       cmos1_data[5] (port)
                                   net (fanout=1)        0.077       1.077         cmos1_data[5]    
 IOBS_TB_156_0/DIN                 td                    2.166       3.243 r       cmos1_data_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       3.243         cmos1_data_ibuf[5]/ntD
 IOL_159_5/RX_DATA_DD              td                    0.126       3.369 r       cmos1_data_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        2.329       5.698         nt_cmos1_data[5] 
 CLMS_322_9/Y6CD                   td                    0.149       5.847 r       CLKROUTE_0/Z     
                                   net (fanout=1)        5.216      11.063         ntR3901          
 CLMS_146_9/M0                                                             r       u_ov5640/cmos1_d_d0[5]/opit_0/D

 Data arrival time                                                  11.063         Logic Levels: 3  
                                                                                   Logic: 2.441ns(24.257%), Route: 7.622ns(75.743%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N64             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.088         ntclkbufg_5      
 CLMS_146_9/CLK                                                            r       u_ov5640/cmos1_d_d0[5]/opit_0/CLK
 clock pessimism                                         0.000      17.088                          
 clock uncertainty                                      -0.250      16.838                          

 Setup time                                             -0.079      16.759                          

 Data required time                                                 16.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.759                          
 Data arrival time                                                  11.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.696                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[4] (port)
Endpoint    : u_ov5640/cmos1_d_d0[4]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 W11                                                     0.000       1.000 r       cmos1_data[4] (port)
                                   net (fanout=1)        0.041       1.041         cmos1_data[4]    
 IOBS_TB_132_0/DIN                 td                    2.166       3.207 r       cmos1_data_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       3.207         cmos1_data_ibuf[4]/ntD
 IOL_135_5/RX_DATA_DD              td                    0.126       3.333 r       cmos1_data_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        7.830      11.163         nt_cmos1_data[4] 
 CLMS_134_13/AD                                                            r       u_ov5640/cmos1_d_d0[4]/opit_0/D

 Data arrival time                                                  11.163         Logic Levels: 2  
                                                                                   Logic: 2.292ns(22.552%), Route: 7.871ns(77.448%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N64             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.088         ntclkbufg_5      
 CLMS_134_13/CLK                                                           r       u_ov5640/cmos1_d_d0[4]/opit_0/CLK
 clock pessimism                                         0.000      17.088                          
 clock uncertainty                                      -0.250      16.838                          

 Setup time                                              0.029      16.867                          

 Data required time                                                 16.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.867                          
 Data arrival time                                                  11.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.704                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href (port)
Endpoint    : u_ov5640/cmos1_href_d0/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB10                                                    0.000       1.000 f       cmos1_href (port)
                                   net (fanout=1)        0.063       1.063         cmos1_href       
 IOBR_TB_148_0/DIN                 td                    1.367       2.430 f       cmos1_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.430         cmos1_href_ibuf/ntD
 IOL_151_5/RX_DATA_DD              td                    0.127       2.557 f       cmos1_href_ibuf/opit_1/OUT
                                   net (fanout=1)        8.583      11.140         nt_cmos1_href    
 CLMS_146_9/AD                                                             f       u_ov5640/cmos1_href_d0/opit_0/D

 Data arrival time                                                  11.140         Logic Levels: 2  
                                                                                   Logic: 1.494ns(14.734%), Route: 8.646ns(85.266%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N64             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.088         ntclkbufg_5      
 CLMS_146_9/CLK                                                            r       u_ov5640/cmos1_href_d0/opit_0/CLK
 clock pessimism                                         0.000      17.088                          
 clock uncertainty                                      -0.250      16.838                          

 Setup time                                              0.029      16.867                          

 Data required time                                                 16.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.867                          
 Data arrival time                                                  11.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.727                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.188         ntclkbufg_5      
 CLMA_138_36/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_138_36/Q3                    tco                   0.221       5.409 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.098       5.507         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wfull
 CLMA_138_36/B0                                                            f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.507         Logic Levels: 0  
                                                                                   Logic: 0.221ns(69.279%), Route: 0.098ns(30.721%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       5.521         ntclkbufg_5      
 CLMA_138_36/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.080       5.308                          

 Data required time                                                  5.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.308                          
 Data arrival time                                                   5.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/cnt0_h[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/cnt0_h[0]/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.188         ntclkbufg_5      
 CLMA_154_28/CLK                                                           r       u_ov5640/u_mix_image/cnt0_h[0]/opit_0_L5Q_perm/CLK

 CLMA_154_28/Q0                    tco                   0.222       5.410 f       u_ov5640/u_mix_image/cnt0_h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.495         u_ov5640/u_mix_image/cnt0_h [0]
 CLMA_154_28/A0                                                            f       u_ov5640/u_mix_image/cnt0_h[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       5.521         ntclkbufg_5      
 CLMA_154_28/CLK                                                           r       u_ov5640/u_mix_image/cnt0_h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.094       5.294                          

 Data required time                                                  5.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.294                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/image1_en/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/image1_en/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.188         ntclkbufg_5      
 CLMA_150_28/CLK                                                           r       u_ov5640/u_mix_image/image1_en/opit_0_L5Q_perm/CLK

 CLMA_150_28/Q0                    tco                   0.222       5.410 f       u_ov5640/u_mix_image/image1_en/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.495         u_ov5640/u_mix_image/image1_en
 CLMA_150_28/A0                                                            f       u_ov5640/u_mix_image/image1_en/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       5.521         ntclkbufg_5      
 CLMA_150_28/CLK                                                           r       u_ov5640/u_mix_image/image1_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.094       5.294                          

 Data required time                                                  5.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.294                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[7] (port)
Endpoint    : u_ov5640/cmos2_d_d0[7]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.551
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 AB9                                                     0.000       1.000 r       cmos2_data[7] (port)
                                   net (fanout=1)        0.080       1.080         cmos2_data[7]    
 IOBS_TB_128_0/DIN                 td                    2.166       3.246 r       cmos2_data_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       3.246         cmos2_data_ibuf[7]/ntD
 IOL_131_5/RX_DATA_DD              td                    0.126       3.372 r       cmos2_data_ibuf[7]/opit_1/OUT
                                   net (fanout=1)        9.459      12.831         nt_cmos2_data[7] 
 CLMS_130_37/M2                                                            r       u_ov5640/cmos2_d_d0[7]/opit_0/D

 Data arrival time                                                  12.831         Logic Levels: 2  
                                                                                   Logic: 2.292ns(19.373%), Route: 9.539ns(80.627%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.820      15.920         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      15.920 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.451         ntclkbufg_6      
 CLMS_130_37/CLK                                                           r       u_ov5640/cmos2_d_d0[7]/opit_0/CLK
 clock pessimism                                         0.000      17.451                          
 clock uncertainty                                      -0.250      17.201                          

 Setup time                                             -0.079      17.122                          

 Data required time                                                 17.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.122                          
 Data arrival time                                                  12.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.291                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[2] (port)
Endpoint    : u_ov5640/cmos2_d_d0[2]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.551
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 T8                                                      0.000       1.000 r       cmos2_data[2] (port)
                                   net (fanout=1)        0.057       1.057         cmos2_data[2]    
 IOBD_61_0/DIN                     td                    2.166       3.223 r       cmos2_data_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       3.223         cmos2_data_ibuf[2]/ntD
 IOL_63_6/RX_DATA_DD               td                    0.126       3.349 r       cmos2_data_ibuf[2]/opit_1/OUT
                                   net (fanout=1)        8.903      12.252         nt_cmos2_data[2] 
 CLMA_134_40/M3                                                            r       u_ov5640/cmos2_d_d0[2]/opit_0/D

 Data arrival time                                                  12.252         Logic Levels: 2  
                                                                                   Logic: 2.292ns(20.370%), Route: 8.960ns(79.630%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.820      15.920         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      15.920 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.451         ntclkbufg_6      
 CLMA_134_40/CLK                                                           r       u_ov5640/cmos2_d_d0[2]/opit_0/CLK
 clock pessimism                                         0.000      17.451                          
 clock uncertainty                                      -0.250      17.201                          

 Setup time                                             -0.079      17.122                          

 Data required time                                                 17.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.122                          
 Data arrival time                                                  12.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.870                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[5] (port)
Endpoint    : u_ov5640/cmos2_d_d0[5]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.551
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB8                                                     0.000       1.000 f       cmos2_data[5] (port)
                                   net (fanout=1)        0.084       1.084         cmos2_data[5]    
 IOBS_TB_116_0/DIN                 td                    1.513       2.597 f       cmos2_data_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       2.597         cmos2_data_ibuf[5]/ntD
 IOL_119_5/RX_DATA_DD              td                    0.127       2.724 f       cmos2_data_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        9.489      12.213         nt_cmos2_data[5] 
 CLMA_134_40/M0                                                            f       u_ov5640/cmos2_d_d0[5]/opit_0/D

 Data arrival time                                                  12.213         Logic Levels: 2  
                                                                                   Logic: 1.640ns(14.626%), Route: 9.573ns(85.374%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.820      15.920         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      15.920 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.451         ntclkbufg_6      
 CLMA_134_40/CLK                                                           r       u_ov5640/cmos2_d_d0[5]/opit_0/CLK
 clock pessimism                                         0.000      17.451                          
 clock uncertainty                                      -0.250      17.201                          

 Setup time                                             -0.088      17.113                          

 Data required time                                                 17.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.113                          
 Data arrival time                                                  12.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.900                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos2_8_16bit/image_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/cnt1_w[0]/opit_0_L5Q/CE
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.202
  Launch Clock Delay      :  5.551
  Clock Pessimism Removal :  -0.615

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.820       4.020         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.020 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.551         ntclkbufg_6      
 CLMS_150_41/CLK                                                           r       u_ov5640/cmos2_8_16bit/image_data_valid0/opit_0_L5Q_perm/CLK

 CLMS_150_41/Q0                    tco                   0.222       5.773 f       u_ov5640/cmos2_8_16bit/image_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.209       5.982         u_ov5640/cmos2_href_16bit
 CLMA_154_37/CE                                                            f       u_ov5640/u_mix_image/cnt1_w[0]/opit_0_L5Q/CE

 Data arrival time                                                   5.982         Logic Levels: 0  
                                                                                   Logic: 0.222ns(51.508%), Route: 0.209ns(48.492%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.166       4.617         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.617 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.202         ntclkbufg_6      
 CLMA_154_37/CLK                                                           r       u_ov5640/u_mix_image/cnt1_w[0]/opit_0_L5Q/CLK
 clock pessimism                                        -0.615       5.587                          
 clock uncertainty                                       0.200       5.787                          

 Hold time                                              -0.220       5.567                          

 Data required time                                                  5.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.567                          
 Data arrival time                                                   5.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L2
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.202
  Launch Clock Delay      :  5.551
  Clock Pessimism Removal :  -0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.820       4.020         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.020 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.551         ntclkbufg_6      
 CLMA_150_52/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_150_52/Q3                    tco                   0.221       5.772 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.192       5.964         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/wr_addr [7]
 CLMS_150_53/C2                                                            f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.964         Logic Levels: 0  
                                                                                   Logic: 0.221ns(53.511%), Route: 0.192ns(46.489%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.166       4.617         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.617 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.202         ntclkbufg_6      
 CLMS_150_53/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.622       5.580                          
 clock uncertainty                                       0.200       5.780                          

 Hold time                                              -0.235       5.545                          

 Data required time                                                  5.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.545                          
 Data arrival time                                                   5.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/L2
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.202
  Launch Clock Delay      :  5.551
  Clock Pessimism Removal :  -0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.820       4.020         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.020 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.551         ntclkbufg_6      
 CLMA_150_48/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_150_48/Q1                    tco                   0.224       5.775 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.194       5.969         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/wr_addr [1]
 CLMS_150_49/A2                                                            f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.969         Logic Levels: 0  
                                                                                   Logic: 0.224ns(53.589%), Route: 0.194ns(46.411%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.166       4.617         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.617 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.202         ntclkbufg_6      
 CLMS_150_49/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.622       5.580                          
 clock uncertainty                                       0.200       5.780                          

 Hold time                                              -0.235       5.545                          

 Data required time                                                  5.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.545                          
 Data arrival time                                                   5.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_in_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_4      
 CLMA_146_68/CLK                                                           r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_146_68/Q0                    tco                   0.287       6.722 f       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.542       8.264         wr1_data_in_valid
                                   td                    0.288       8.552 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.552         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16001
 CLMA_70_96/Y3                     td                    0.501       9.053 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.417       9.470         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [3]
 CLMA_66_88/Y2                     td                    0.487       9.957 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=1)        0.455      10.412         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wwptr [3]
                                   td                    0.474      10.886 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.886         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.co [2]
 CLMA_66_100/COUT                  td                    0.058      10.944 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.944         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.co [6]
 CLMA_66_104/Y1                    td                    0.498      11.442 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.120      11.562         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158
 CLMA_66_104/C4                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.562         Logic Levels: 4  
                                                                                   Logic: 2.593ns(50.575%), Route: 2.534ns(49.425%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       8.552 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.552         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.600 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.086         _N37             
 USCM_84_111/CLK_USCM              td                    0.000      11.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.531      12.617         ntclkbufg_4      
 CLMA_66_104/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.448      13.065                          
 clock uncertainty                                      -0.250      12.815                          

 Setup time                                             -0.123      12.692                          

 Data required time                                                 12.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.692                          
 Data arrival time                                                  11.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.130                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : hdmi_in_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_4      
 CLMA_146_68/CLK                                                           r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_146_68/Q0                    tco                   0.287       6.722 f       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.542       8.264         wr1_data_in_valid
                                   td                    0.288       8.552 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.552         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16001
 CLMA_70_96/COUT                   td                    0.058       8.610 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.610         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16003
                                   td                    0.058       8.668 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.668         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16005
 CLMA_70_100/COUT                  td                    0.058       8.726 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.726         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16007
                                   td                    0.058       8.784 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.784         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16009
 CLMA_70_104/Y3                    td                    0.501       9.285 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.413       9.698         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_66_104/C0                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   9.698         Logic Levels: 3  
                                                                                   Logic: 1.308ns(40.086%), Route: 1.955ns(59.914%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       8.552 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.552         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.600 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.086         _N37             
 USCM_84_111/CLK_USCM              td                    0.000      11.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.531      12.617         ntclkbufg_4      
 CLMA_66_104/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.448      13.065                          
 clock uncertainty                                      -0.250      12.815                          

 Setup time                                             -0.196      12.619                          

 Data required time                                                 12.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.619                          
 Data arrival time                                                   9.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.921                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4
Path Group  : hdmi_in_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_4      
 CLMA_146_68/CLK                                                           r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_146_68/Q0                    tco                   0.287       6.722 f       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.542       8.264         wr1_data_in_valid
                                   td                    0.288       8.552 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.552         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16001
 CLMA_70_96/COUT                   td                    0.058       8.610 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.610         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16003
                                   td                    0.058       8.668 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.668         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16005
 CLMA_70_100/COUT                  td                    0.058       8.726 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.726         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16007
                                   td                    0.058       8.784 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.784         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16009
 CLMA_70_104/Y3                    td                    0.501       9.285 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.413       9.698         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMS_66_105/C4                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.698         Logic Levels: 3  
                                                                                   Logic: 1.308ns(40.086%), Route: 1.955ns(59.914%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       8.552 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.552         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.600 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.086         _N37             
 USCM_84_111/CLK_USCM              td                    0.000      11.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.531      12.617         ntclkbufg_4      
 CLMS_66_105/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.448      13.065                          
 clock uncertainty                                      -0.250      12.815                          

 Setup time                                             -0.123      12.692                          

 Data required time                                                 12.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.692                          
 Data arrival time                                                   9.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.994                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_vs_flag/opit_0_L5Q_perm/L0
Path Group  : hdmi_in_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       1.886 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.531       5.951         ntclkbufg_4      
 CLMA_110_85/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[2]/opit_0_L5Q_perm/CLK

 CLMA_110_85/Q2                    tco                   0.224       6.175 f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[2]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       6.263         u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg [2]
 CLMA_110_85/D0                                                            f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_vs_flag/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.263         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_4      
 CLMA_110_85/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_vs_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.079       6.072                          

 Data required time                                                  6.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.072                          
 Data arrival time                                                   6.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L0
Path Group  : hdmi_in_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       1.886 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.531       5.951         ntclkbufg_4      
 CLMA_66_104/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_66_104/Q2                    tco                   0.224       6.175 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.100       6.275         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wfull
 CLMA_66_104/D0                                                            f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.275         Logic Levels: 0  
                                                                                   Logic: 0.224ns(69.136%), Route: 0.100ns(30.864%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_4      
 CLMA_66_104/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.079       6.072                          

 Data required time                                                  6.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.072                          
 Data arrival time                                                   6.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[0]/opit_0_L5Q_perm/L0
Path Group  : hdmi_in_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       1.886 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.531       5.951         ntclkbufg_4      
 CLMA_110_85/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[0]/opit_0_L5Q_perm/CLK

 CLMA_110_85/Q0                    tco                   0.222       6.173 f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[0]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.090       6.263         u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg [0]
 CLMA_110_85/A0                                                            f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.263         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.154%), Route: 0.090ns(28.846%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_4      
 CLMA_110_85/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.094       6.057                          

 Data required time                                                  6.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.057                          
 Data arrival time                                                   6.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.206                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[0]/opit_0_L5Q_perm/CE
Path Group  : eth_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     1.585      10.030         gmii_clk         
 CLMA_202_140/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/CLK

 CLMA_202_140/Q2                   tco                   0.290      10.320 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/Q
                                   net (fanout=2)        0.494      10.814         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num [2]
                                   td                    0.474      11.288 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.288         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [2]
 CLMA_214_140/COUT                 td                    0.058      11.346 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.346         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [4]
                                   td                    0.058      11.404 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.404         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [6]
 CLMA_214_144/COUT                 td                    0.058      11.462 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.462         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [8]
                                   td                    0.058      11.520 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.520         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [10]
 CLMA_214_148/COUT                 td                    0.058      11.578 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.578         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [12]
 CLMA_214_152/Y0                   td                    0.269      11.847 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_13/gateop_A2/Y0
                                   net (fanout=1)        0.713      12.560         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276 [13]
 CLMA_210_141/Y3                   td                    0.612      13.172 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N277.eq_6/gateop_A2/Y1
                                   net (fanout=18)       0.777      13.949         _N79             
 CLMS_186_153/Y2                   td                    0.487      14.436 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_pkt_done/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.502      14.938         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N323
 CLMA_194_160/Y1                   td                    0.316      15.254 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N839/gateop_perm/Z
                                   net (fanout=16)       0.796      16.050         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N839
 CLMA_214_136/CE                                                           f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.050         Logic Levels: 7  
                                                                                   Logic: 2.738ns(45.482%), Route: 3.282ns(54.518%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       9.788         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      12.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      14.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     1.531      16.446         gmii_clk         
 CLMA_214_136/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.548      17.994                          
 clock uncertainty                                      -0.250      17.744                          

 Setup time                                             -0.617      17.127                          

 Data required time                                                 17.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.127                          
 Data arrival time                                                  16.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.077                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[2]/opit_0_L5Q_perm/CE
Path Group  : eth_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     1.585      10.030         gmii_clk         
 CLMA_202_140/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/CLK

 CLMA_202_140/Q2                   tco                   0.290      10.320 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/Q
                                   net (fanout=2)        0.494      10.814         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num [2]
                                   td                    0.474      11.288 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.288         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [2]
 CLMA_214_140/COUT                 td                    0.058      11.346 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.346         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [4]
                                   td                    0.058      11.404 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.404         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [6]
 CLMA_214_144/COUT                 td                    0.058      11.462 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.462         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [8]
                                   td                    0.058      11.520 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.520         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [10]
 CLMA_214_148/COUT                 td                    0.058      11.578 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.578         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [12]
 CLMA_214_152/Y0                   td                    0.269      11.847 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_13/gateop_A2/Y0
                                   net (fanout=1)        0.713      12.560         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276 [13]
 CLMA_210_141/Y3                   td                    0.612      13.172 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N277.eq_6/gateop_A2/Y1
                                   net (fanout=18)       0.777      13.949         _N79             
 CLMS_186_153/Y2                   td                    0.487      14.436 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_pkt_done/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.502      14.938         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N323
 CLMA_194_160/Y1                   td                    0.316      15.254 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N839/gateop_perm/Z
                                   net (fanout=16)       0.796      16.050         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N839
 CLMA_214_136/CE                                                           f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.050         Logic Levels: 7  
                                                                                   Logic: 2.738ns(45.482%), Route: 3.282ns(54.518%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       9.788         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      12.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      14.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     1.531      16.446         gmii_clk         
 CLMA_214_136/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.548      17.994                          
 clock uncertainty                                      -0.250      17.744                          

 Setup time                                             -0.617      17.127                          

 Data required time                                                 17.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.127                          
 Data arrival time                                                  16.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.077                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[5]/opit_0_L5Q_perm/CE
Path Group  : eth_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     1.585      10.030         gmii_clk         
 CLMA_202_140/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/CLK

 CLMA_202_140/Q2                   tco                   0.290      10.320 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/Q
                                   net (fanout=2)        0.494      10.814         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num [2]
                                   td                    0.474      11.288 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.288         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [2]
 CLMA_214_140/COUT                 td                    0.058      11.346 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.346         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [4]
                                   td                    0.058      11.404 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.404         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [6]
 CLMA_214_144/COUT                 td                    0.058      11.462 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.462         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [8]
                                   td                    0.058      11.520 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.520         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [10]
 CLMA_214_148/COUT                 td                    0.058      11.578 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.578         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [12]
 CLMA_214_152/Y0                   td                    0.269      11.847 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_13/gateop_A2/Y0
                                   net (fanout=1)        0.713      12.560         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276 [13]
 CLMA_210_141/Y3                   td                    0.612      13.172 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N277.eq_6/gateop_A2/Y1
                                   net (fanout=18)       0.777      13.949         _N79             
 CLMS_186_153/Y2                   td                    0.487      14.436 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_pkt_done/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.502      14.938         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N323
 CLMA_194_160/Y1                   td                    0.316      15.254 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N839/gateop_perm/Z
                                   net (fanout=16)       0.796      16.050         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N839
 CLMA_214_136/CE                                                           f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[5]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.050         Logic Levels: 7  
                                                                                   Logic: 2.738ns(45.482%), Route: 3.282ns(54.518%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       9.788         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      12.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      14.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     1.531      16.446         gmii_clk         
 CLMA_214_136/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.548      17.994                          
 clock uncertainty                                      -0.250      17.744                          

 Setup time                                             -0.617      17.127                          

 Data required time                                                 17.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.127                          
 Data arrival time                                                  16.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.077                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/cur_state_reg[3]/opit_0_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/cur_state_reg[4]/opit_0_L6Q_perm/A3
Path Group  : eth_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     1.531       8.446         gmii_clk         
 CLMS_162_225/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/cur_state_reg[3]/opit_0_L5Q_perm/CLK

 CLMS_162_225/Q2                   tco                   0.224       8.670 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/cur_state_reg[3]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       8.758         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/cur_state_reg [3]
 CLMS_162_225/A3                                                           f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/cur_state_reg[4]/opit_0_L6Q_perm/A3

 Data arrival time                                                   8.758         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     1.585      10.030         gmii_clk         
 CLMS_162_225/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/cur_state_reg[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -1.584       8.446                          
 clock uncertainty                                       0.200       8.646                          

 Hold time                                              -0.269       8.377                          

 Data required time                                                  8.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.377                          
 Data arrival time                                                   8.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.381                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/total_length[12]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/icmp_data_length[14]/opit_0_A2Q21/Cin
Path Group  : eth_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     1.531       8.446         gmii_clk         
 CLMS_186_213/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/total_length[12]/opit_0/CLK

 CLMS_186_213/Q3                   tco                   0.221       8.667 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/total_length[12]/opit_0/Q
                                   net (fanout=2)        0.187       8.854         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/total_length [12]
                                   td                    0.136       8.990 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/icmp_data_length[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.990         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/N168_1.co [10]
                                                                           f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/icmp_data_length[14]/opit_0_A2Q21/Cin

 Data arrival time                                                   8.990         Logic Levels: 0  
                                                                                   Logic: 0.357ns(65.625%), Route: 0.187ns(34.375%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     1.585      10.030         gmii_clk         
 CLMA_186_212/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/icmp_data_length[14]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.200       8.675                          

 Hold time                                              -0.071       8.604                          

 Data required time                                                  8.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.604                          
 Data arrival time                                                   8.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.386                          
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/modify_H_flags_ff1/opit_0/CLK
Endpoint    : param_manager_inst/modify_H_load/opit_0_L5Q_perm/L2
Path Group  : eth_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     1.531       8.446         gmii_clk         
 CLMS_214_137/CLK                                                          r       param_manager_inst/modify_H_flags_ff1/opit_0/CLK

 CLMS_214_137/Y2                   tco                   0.284       8.730 f       param_manager_inst/modify_H_flags_ff1/opit_0/Q
                                   net (fanout=1)        0.086       8.816         param_manager_inst/modify_H_flags_ff1
 CLMS_214_137/B2                                                           f       param_manager_inst/modify_H_load/opit_0_L5Q_perm/L2

 Data arrival time                                                   8.816         Logic Levels: 0  
                                                                                   Logic: 0.284ns(76.757%), Route: 0.086ns(23.243%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     1.585      10.030         gmii_clk         
 CLMS_214_137/CLK                                                          r       param_manager_inst/modify_H_load/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.584       8.446                          
 clock uncertainty                                       0.200       8.646                          

 Hold time                                              -0.221       8.425                          

 Data required time                                                  8.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.425                          
 Data arrival time                                                   8.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.930
  Clock Pessimism Removal :  0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.642       5.930         ntclkbufg_1      
 DRM_82_4/CLKB[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QB0[0]                   tco                   2.307       8.237 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=6)        1.382       9.619         u_rotate_image/dout [0]
 CLMS_74_73/Y1                     td                    0.197       9.816 f       u_rotate_image/addr_fifo_valid/opit_0_L5Q_perm/Z
                                   net (fanout=3)        1.147      10.963         u_rotate_image/addr_fifo_rd_en
                                   td                    0.288      11.251 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.251         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16637
 CLMS_78_9/Y3                      td                    0.501      11.752 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.401      12.153         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11 [3]
 CLMS_74_13/Y3                     td                    0.210      12.363 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N12[3]/gateop_perm/Z
                                   net (fanout=3)        0.766      13.129         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/rrptr [3]
                                   td                    0.477      13.606 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.606         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.co [2]
 CLMA_90_20/COUT                   td                    0.058      13.664 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.664         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.co [6]
 CLMA_90_24/Y1                     td                    0.498      14.162 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.547      14.709         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21
 CLMA_94_16/C4                                                             r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  14.709         Logic Levels: 5  
                                                                                   Logic: 4.536ns(51.669%), Route: 4.243ns(48.331%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.531      25.378         ntclkbufg_1      
 CLMA_94_16/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.459      25.837                          
 clock uncertainty                                      -0.150      25.687                          

 Setup time                                             -0.123      25.564                          

 Data required time                                                 25.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.564                          
 Data arrival time                                                  14.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.855                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.930
  Clock Pessimism Removal :  0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.642       5.930         ntclkbufg_1      
 DRM_82_4/CLKB[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QB0[0]                   tco                   2.307       8.237 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=6)        1.130       9.367         u_rotate_image/dout [0]
 CLMS_74_73/Y3                     td                    0.465       9.832 f       u_rotate_image/fifo_data_valid/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.774      10.606         u_rotate_image/N170
                                   td                    0.288      10.894 f       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.894         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/_N16662
 CLMA_58_92/Y3                     td                    0.501      11.395 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.268      11.663         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11 [3]
 CLMA_58_89/Y3                     td                    0.459      12.122 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N12[3]/gateop_perm/Z
                                   net (fanout=1)        0.735      12.857         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/rrptr [3]
                                   td                    0.477      13.334 f       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N24.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.334         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N24.co [2]
 CLMS_50_93/COUT                   td                    0.058      13.392 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.392         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N24.co [6]
 CLMS_50_97/Y0                     td                    0.159      13.551 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.257      13.808         _N70             
 CLMS_50_97/C4                                                             r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.808         Logic Levels: 5  
                                                                                   Logic: 4.714ns(59.838%), Route: 3.164ns(40.162%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.531      25.378         ntclkbufg_1      
 CLMS_50_97/CLK                                                            r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.459      25.837                          
 clock uncertainty                                      -0.150      25.687                          

 Setup time                                             -0.123      25.564                          

 Data required time                                                 25.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.564                          
 Data arrival time                                                  13.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.930
  Clock Pessimism Removal :  0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.642       5.930         ntclkbufg_1      
 DRM_82_4/CLKB[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QB0[0]                   tco                   2.307       8.237 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=6)        1.382       9.619         u_rotate_image/dout [0]
 CLMS_74_73/Y1                     td                    0.197       9.816 f       u_rotate_image/addr_fifo_valid/opit_0_L5Q_perm/Z
                                   net (fanout=3)        1.147      10.963         u_rotate_image/addr_fifo_rd_en
                                   td                    0.288      11.251 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.251         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16637
 CLMS_78_9/COUT                    td                    0.058      11.309 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.309         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16639
                                   td                    0.058      11.367 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.367         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16641
 CLMS_78_13/Y3                     td                    0.501      11.868 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.395      12.263         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11 [7]
 CLMS_74_13/Y1                     td                    0.212      12.475 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N12[7]/gateop_perm/Z
                                   net (fanout=3)        0.492      12.967         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_94_12/COUT                   td                    0.515      13.482 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.482         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N24.co [6]
 CLMA_94_16/CIN                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  13.482         Logic Levels: 5  
                                                                                   Logic: 4.136ns(54.767%), Route: 3.416ns(45.233%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.531      25.378         ntclkbufg_1      
 CLMA_94_16/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.459      25.837                          
 clock uncertainty                                      -0.150      25.687                          

 Setup time                                             -0.357      25.330                          

 Data required time                                                 25.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.330                          
 Data arrival time                                                  13.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[8]
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.088  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.925
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.531       5.378         ntclkbufg_1      
 CLMA_90_12/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_90_12/Q2                     tco                   0.224       5.602 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.256       5.858         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/wr_addr [6]
 DRM_82_4/ADA0[8]                                                          f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[8]

 Data arrival time                                                   5.858         Logic Levels: 0  
                                                                                   Logic: 0.224ns(46.667%), Route: 0.256ns(53.333%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.637       5.925         ntclkbufg_1      
 DRM_82_4/CLKA[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.459       5.466                          
 clock uncertainty                                       0.000       5.466                          

 Hold time                                               0.210       5.676                          

 Data required time                                                  5.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.676                          
 Data arrival time                                                   5.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/u_rdata3_fifo/U_ipml_fifo_rdata3_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
Endpoint    : u_axi_ddr_top/u_rdata3_fifo/U_ipml_fifo_rdata3_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.899
  Launch Clock Delay      :  5.403
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.556       5.403         ntclkbufg_1      
 CLMA_58_88/CLK                                                            r       u_axi_ddr_top/u_rdata3_fifo/U_ipml_fifo_rdata3_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK

 CLMA_58_88/Q3                     tco                   0.221       5.624 f       u_axi_ddr_top/u_rdata3_fifo/U_ipml_fifo_rdata3_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/Q
                                   net (fanout=1)        0.084       5.708         u_axi_ddr_top/u_rdata3_fifo/U_ipml_fifo_rdata3_fifo/U_ipml_fifo_ctrl/rwptr1 [8]
 CLMA_58_89/AD                                                             f       u_axi_ddr_top/u_rdata3_fifo/U_ipml_fifo_rdata3_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D

 Data arrival time                                                   5.708         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.611       5.899         ntclkbufg_1      
 CLMA_58_89/CLK                                                            r       u_axi_ddr_top/u_rdata3_fifo/U_ipml_fifo_rdata3_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                        -0.466       5.433                          
 clock uncertainty                                       0.000       5.433                          

 Hold time                                               0.053       5.486                          

 Data required time                                                  5.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.486                          
 Data arrival time                                                   5.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst2/hybrid_filter_inst/pixel_ff[27]/opit_0/CLK
Endpoint    : image_filiter_inst2/hybrid_filter_inst/pixel_ff[43]/opit_0/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.531       5.378         ntclkbufg_1      
 CLMA_98_148/CLK                                                           r       image_filiter_inst2/hybrid_filter_inst/pixel_ff[27]/opit_0/CLK

 CLMA_98_148/Q3                    tco                   0.221       5.599 f       image_filiter_inst2/hybrid_filter_inst/pixel_ff[27]/opit_0/Q
                                   net (fanout=1)        0.084       5.683         image_filiter_inst2/hybrid_filter_inst/pixel_ff [27]
 CLMA_98_148/AD                                                            f       image_filiter_inst2/hybrid_filter_inst/pixel_ff[43]/opit_0/D

 Data arrival time                                                   5.683         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.585       5.873         ntclkbufg_1      
 CLMA_98_148/CLK                                                           r       image_filiter_inst2/hybrid_filter_inst/pixel_ff[43]/opit_0/CLK
 clock pessimism                                        -0.495       5.378                          
 clock uncertainty                                       0.000       5.378                          

 Hold time                                               0.053       5.431                          

 Data required time                                                  5.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.431                          
 Data arrival time                                                   5.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/data_out_valid2/opit_0/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_L6Q_perm/B3
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       4.282 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.585       5.867         ntR3909          
 CLMA_242_124/CLK                                                          r       u_zoom_image/data_out_valid2/opit_0/CLK

 CLMA_242_124/Q0                   tco                   0.289       6.156 r       u_zoom_image/data_out_valid2/opit_0/Q
                                   net (fanout=34)       0.630       6.786         zoom_data_out_valid
                                   td                    0.288       7.074 f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.074         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/_N16324
 CLMA_242_96/COUT                  td                    0.058       7.132 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.132         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/_N16326
 CLMA_242_100/Y1                   td                    0.475       7.607 f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        1.345       8.952         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N2 [5]
 CLMA_246_176/Y2                   td                    0.210       9.162 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=3)        0.417       9.579         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wwptr [5]
                                   td                    0.474      10.053 f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.053         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [6]
 CLMS_242_169/COUT                 td                    0.058      10.111 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.111         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.co [8]
 CLMS_242_173/Y1                   td                    0.498      10.609 r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/N336_7.fsub_9/gateop_A2/Y1
                                   net (fanout=2)        0.416      11.025         u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/nb6 [9]
 CLMA_246_180/D3                                                           r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_L6Q_perm/B3

 Data arrival time                                                  11.025         Logic Levels: 5  
                                                                                   Logic: 2.350ns(45.560%), Route: 2.808ns(54.440%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.843 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.531      10.374         ntR3909          
 CLMA_246_180/CLK                                                          r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.439      10.813                          
 clock uncertainty                                      -0.150      10.663                          

 Setup time                                             -0.426      10.237                          

 Data required time                                                 10.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.237                          
 Data arrival time                                                  11.025                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra0_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_r0_0/N2/gopapm/X[0]
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.495
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       4.282 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.585       5.867         ntR3909          
 APM_206_140/CLK                                                           r       u_zoom_image/mult_fra0_0/N2/gopapm/CLK

 APM_206_140/P[31]                 tco                   1.067       6.934 f       u_zoom_image/mult_fra0_0/N2/gopapm/P[7]
                                   net (fanout=3)        2.395       9.329         u_zoom_image/coe_mult_p0_0 [7]
 APM_206_328/X[0]                                                          f       u_zoom_image/mult_image_r0_0/N2/gopapm/X[0]

 Data arrival time                                                   9.329         Logic Levels: 0  
                                                                                   Logic: 1.067ns(30.820%), Route: 2.395ns(69.180%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.843 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.652      10.495         ntR3909          
 APM_206_328/CLK                                                           r       u_zoom_image/mult_image_r0_0/N2/gopapm/CLK
 clock pessimism                                         0.439      10.934                          
 clock uncertainty                                      -0.150      10.784                          

 Setup time                                             -2.243       8.541                          

 Data required time                                                  8.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.541                          
 Data arrival time                                                   9.329                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra0_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_r0_0/N2/gopapm/X[3]
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.495
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       4.282 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.585       5.867         ntR3909          
 APM_206_140/CLK                                                           r       u_zoom_image/mult_fra0_0/N2/gopapm/CLK

 APM_206_140/P[34]                 tco                   1.067       6.934 f       u_zoom_image/mult_fra0_0/N2/gopapm/P[10]
                                   net (fanout=3)        2.347       9.281         u_zoom_image/coe_mult_p0_0 [10]
 APM_206_328/X[3]                                                          f       u_zoom_image/mult_image_r0_0/N2/gopapm/X[3]

 Data arrival time                                                   9.281         Logic Levels: 0  
                                                                                   Logic: 1.067ns(31.254%), Route: 2.347ns(68.746%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.843 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.652      10.495         ntR3909          
 APM_206_328/CLK                                                           r       u_zoom_image/mult_image_r0_0/N2/gopapm/CLK
 clock pessimism                                         0.439      10.934                          
 clock uncertainty                                      -0.150      10.784                          

 Setup time                                             -2.243       8.541                          

 Data required time                                                  8.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.541                          
 Data arrival time                                                   9.281                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_image_g0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_g1/N2/gopapm/PI[0]
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.990
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       3.843 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.531       5.374         ntR3909          
 APM_206_240/CLK                                                           r       u_zoom_image/mult_image_g0/N2/gopapm/CLK

 APM_206_240/PO[0]                 tco                   0.297       5.671 r       u_zoom_image/mult_image_g0/N2/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.671         u_zoom_image/mult_image0[2] [0]
 APM_206_252/PI[0]                                                         r       u_zoom_image/mult_image_g1/N2/gopapm/PI[0]

 Data arrival time                                                   5.671         Logic Levels: 0  
                                                                                   Logic: 0.297ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       4.282 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.708       5.990         ntR3909          
 APM_206_252/CLK                                                           r       u_zoom_image/mult_image_g1/N2/gopapm/CLK
 clock pessimism                                        -0.439       5.551                          
 clock uncertainty                                       0.000       5.551                          

 Hold time                                              -0.121       5.430                          

 Data required time                                                  5.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.430                          
 Data arrival time                                                   5.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_image_g0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_g1/N2/gopapm/PI[1]
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.990
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       3.843 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.531       5.374         ntR3909          
 APM_206_240/CLK                                                           r       u_zoom_image/mult_image_g0/N2/gopapm/CLK

 APM_206_240/PO[1]                 tco                   0.297       5.671 r       u_zoom_image/mult_image_g0/N2/gopapm/PO[1]
                                   net (fanout=1)        0.000       5.671         u_zoom_image/mult_image0[2] [1]
 APM_206_252/PI[1]                                                         r       u_zoom_image/mult_image_g1/N2/gopapm/PI[1]

 Data arrival time                                                   5.671         Logic Levels: 0  
                                                                                   Logic: 0.297ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       4.282 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.708       5.990         ntR3909          
 APM_206_252/CLK                                                           r       u_zoom_image/mult_image_g1/N2/gopapm/CLK
 clock pessimism                                        -0.439       5.551                          
 clock uncertainty                                       0.000       5.551                          

 Hold time                                              -0.121       5.430                          

 Data required time                                                  5.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.430                          
 Data arrival time                                                   5.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_image_g0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_g1/N2/gopapm/PI[2]
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.990
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       3.843 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.531       5.374         ntR3909          
 APM_206_240/CLK                                                           r       u_zoom_image/mult_image_g0/N2/gopapm/CLK

 APM_206_240/PO[2]                 tco                   0.297       5.671 r       u_zoom_image/mult_image_g0/N2/gopapm/PO[2]
                                   net (fanout=1)        0.000       5.671         u_zoom_image/mult_image0[2] [2]
 APM_206_252/PI[2]                                                         r       u_zoom_image/mult_image_g1/N2/gopapm/PI[2]

 Data arrival time                                                   5.671         Logic Levels: 0  
                                                                                   Logic: 0.297ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       4.282 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.708       5.990         ntR3909          
 APM_206_252/CLK                                                           r       u_zoom_image/mult_image_g1/N2/gopapm/CLK
 clock pessimism                                        -0.439       5.551                          
 clock uncertainty                                       0.000       5.551                          

 Hold time                                              -0.121       5.430                          

 Data required time                                                  5.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.430                          
 Data arrival time                                                   5.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.383
  Launch Clock Delay      :  5.877
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_17/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK

 CLMA_182_17/Q0                    tco                   0.289       6.166 r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/Q
                                   net (fanout=4)        0.557       6.723         u_ov5640/coms1_reg_config/clock_20k_cnt [0]
 CLMA_182_13/Y2                    td                    0.487       7.210 r       u_ov5640/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.403       7.613         u_ov5640/coms1_reg_config/_N9664
 CLMA_186_16/Y0                    td                    0.210       7.823 r       u_ov5640/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.777       8.600         u_ov5640/coms1_reg_config/N8
 CLMA_182_12/COUT                  td                    0.507       9.107 r       u_ov5640/coms1_reg_config/N11_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.107         u_ov5640/coms1_reg_config/_N16248
                                   td                    0.058       9.165 r       u_ov5640/coms1_reg_config/N11_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.165         u_ov5640/coms1_reg_config/_N16250
 CLMA_182_16/Y3                    td                    0.501       9.666 r       u_ov5640/coms1_reg_config/N11_2_7/gateop_A2/Y1
                                   net (fanout=1)        0.563      10.229         u_ov5640/coms1_reg_config/N1114 [8]
 CLMA_182_17/M2                                                            r       u_ov5640/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv/D

 Data arrival time                                                  10.229         Logic Levels: 4  
                                                                                   Logic: 2.052ns(47.151%), Route: 2.300ns(52.849%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      41.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      41.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      42.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105      42.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059      43.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      43.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531      45.383         ntclkbufg_7      
 CLMA_182_17/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv/CLK
 clock pessimism                                         0.494      45.877                          
 clock uncertainty                                      -0.150      45.727                          

 Setup time                                             -0.079      45.648                          

 Data required time                                                 45.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.648                          
 Data arrival time                                                  10.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms2_reg_config/clock_20k_cnt[6]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.383
  Launch Clock Delay      :  5.877
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_21/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK

 CLMA_182_21/Q2                    tco                   0.290       6.167 r       u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/Q
                                   net (fanout=4)        0.548       6.715         u_ov5640/coms2_reg_config/clock_20k_cnt [0]
 CLMA_186_16/Y1                    td                    0.468       7.183 r       u_ov5640/coms2_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.398       7.581         u_ov5640/coms2_reg_config/_N9736
 CLMA_186_20/Y1                    td                    0.304       7.885 r       u_ov5640/coms2_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.644       8.529         u_ov5640/coms2_reg_config/N8
                                   td                    0.477       9.006 f       u_ov5640/coms2_reg_config/N11_2_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.006         u_ov5640/coms2_reg_config/_N16399
 CLMA_182_21/COUT                  td                    0.058       9.064 r       u_ov5640/coms2_reg_config/N11_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.064         u_ov5640/coms2_reg_config/_N16401
 CLMA_182_25/Y1                    td                    0.498       9.562 r       u_ov5640/coms2_reg_config/N11_2_5/gateop_A2/Y1
                                   net (fanout=1)        0.622      10.184         u_ov5640/coms2_reg_config/N1114 [6]
 CLMA_182_20/M1                                                            r       u_ov5640/coms2_reg_config/clock_20k_cnt[6]/opit_0_inv/D

 Data arrival time                                                  10.184         Logic Levels: 4  
                                                                                   Logic: 2.095ns(48.642%), Route: 2.212ns(51.358%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      41.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      41.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      42.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105      42.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059      43.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      43.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531      45.383         ntclkbufg_7      
 CLMA_182_20/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[6]/opit_0_inv/CLK
 clock pessimism                                         0.465      45.848                          
 clock uncertainty                                      -0.150      45.698                          

 Setup time                                             -0.079      45.619                          

 Data required time                                                 45.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.619                          
 Data arrival time                                                  10.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.383
  Launch Clock Delay      :  5.877
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_17/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK

 CLMA_182_17/Q0                    tco                   0.289       6.166 r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/Q
                                   net (fanout=4)        0.557       6.723         u_ov5640/coms1_reg_config/clock_20k_cnt [0]
 CLMA_182_13/Y2                    td                    0.487       7.210 r       u_ov5640/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.403       7.613         u_ov5640/coms1_reg_config/_N9664
 CLMA_186_16/Y0                    td                    0.210       7.823 r       u_ov5640/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.598       8.421         u_ov5640/coms1_reg_config/N8
                                   td                    0.477       8.898 f       u_ov5640/coms1_reg_config/N11_2_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.898         u_ov5640/coms1_reg_config/_N16246
 CLMA_182_12/Y3                    td                    0.501       9.399 r       u_ov5640/coms1_reg_config/N11_2_3/gateop_A2/Y1
                                   net (fanout=1)        0.770      10.169         u_ov5640/coms1_reg_config/N1114 [4]
 CLMA_182_16/M0                                                            r       u_ov5640/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv/D

 Data arrival time                                                  10.169         Logic Levels: 3  
                                                                                   Logic: 1.964ns(45.760%), Route: 2.328ns(54.240%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      41.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      41.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      42.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105      42.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059      43.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      43.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531      45.383         ntclkbufg_7      
 CLMA_182_16/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv/CLK
 clock pessimism                                         0.465      45.848                          
 clock uncertainty                                      -0.150      45.698                          

 Setup time                                             -0.079      45.619                          

 Data required time                                                 45.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.619                          
 Data arrival time                                                  10.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.877
  Launch Clock Delay      :  5.383
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_7      
 CLMA_182_12/CLK                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK

 CLMA_182_12/Q1                    tco                   0.229       5.612 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        0.332       5.944         u_ov5640/coms1_reg_config/clk_20k_regdiv
 CLMA_182_12/M0                                                            r       u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D

 Data arrival time                                                   5.944         Logic Levels: 0  
                                                                                   Logic: 0.229ns(40.820%), Route: 0.332ns(59.180%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_12/CLK                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
 clock pessimism                                        -0.494       5.383                          
 clock uncertainty                                       0.000       5.383                          

 Hold time                                              -0.014       5.369                          

 Data required time                                                  5.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.369                          
 Data arrival time                                                   5.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.575                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/CLK
Endpoint    : u_ov5640/coms2_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.877
  Launch Clock Delay      :  5.383
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_7      
 CLMA_182_25/CLK                                                           r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/CLK

 CLMA_182_25/Q1                    tco                   0.229       5.612 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        0.468       6.080         u_ov5640/coms2_reg_config/clk_20k_regdiv
 CLMA_182_25/M0                                                            r       u_ov5640/coms2_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D

 Data arrival time                                                   6.080         Logic Levels: 0  
                                                                                   Logic: 0.229ns(32.855%), Route: 0.468ns(67.145%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_25/CLK                                                           r       u_ov5640/coms2_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
 clock pessimism                                        -0.494       5.383                          
 clock uncertainty                                       0.000       5.383                          

 Hold time                                              -0.014       5.369                          

 Data required time                                                  5.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.369                          
 Data arrival time                                                   6.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[5]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[5]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.877
  Launch Clock Delay      :  5.383
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_7      
 CLMA_182_17/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[5]/opit_0_inv/CLK

 CLMA_182_17/Y0                    tco                   0.284       5.667 f       u_ov5640/coms1_reg_config/clock_20k_cnt[5]/opit_0_inv/Q
                                   net (fanout=2)        0.086       5.753         u_ov5640/coms1_reg_config/clock_20k_cnt [5]
 CLMA_182_16/Y0                    td                    0.232       5.985 f       u_ov5640/coms1_reg_config/N11_2_5/gateop_A2/Y0
                                   net (fanout=1)        0.193       6.178         u_ov5640/coms1_reg_config/N1114 [5]
 CLMA_182_17/AD                                                            f       u_ov5640/coms1_reg_config/clock_20k_cnt[5]/opit_0_inv/D

 Data arrival time                                                   6.178         Logic Levels: 1  
                                                                                   Logic: 0.516ns(64.906%), Route: 0.279ns(35.094%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_17/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[5]/opit_0_inv/CLK
 clock pessimism                                        -0.494       5.383                          
 clock uncertainty                                       0.000       5.383                          

 Hold time                                               0.053       5.436                          

 Data required time                                                  5.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.436                          
 Data arrival time                                                   6.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.742                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 CLMS_242_113/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_113/Q3                   tco                   0.288       6.161 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.420       6.581         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_246_113/Y2                   td                    0.487       7.068 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.120       7.188         ms72xx_ctl/ms7200_ctl/_N95853
 CLMS_246_113/Y0                   td                    0.210       7.398 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.421       7.819         ms72xx_ctl/ms7200_ctl/_N95857
 CLMS_242_117/Y1                   td                    0.304       8.123 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.790       8.913         ms72xx_ctl/ms7200_ctl/N261
 CLMA_226_104/Y1                   td                    0.212       9.125 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.550       9.675         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_230_108/Y0                   td                    0.210       9.885 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.608      10.493         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_226_105/Y0                   td                    0.487      10.980 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.412      11.392         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_230_105/A4                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.392         Logic Levels: 6  
                                                                                   Logic: 2.198ns(39.826%), Route: 3.321ns(60.174%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808     101.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     102.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100     102.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059     103.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     103.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531     105.378         ntclkbufg_3      
 CLMA_230_105/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.459     105.837                          
 clock uncertainty                                      -0.150     105.687                          

 Setup time                                             -0.121     105.566                          

 Data required time                                                105.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.566                          
 Data arrival time                                                  11.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.174                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 CLMS_242_113/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_113/Q3                   tco                   0.288       6.161 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.420       6.581         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_246_113/Y2                   td                    0.487       7.068 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.120       7.188         ms72xx_ctl/ms7200_ctl/_N95853
 CLMS_246_113/Y0                   td                    0.210       7.398 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.421       7.819         ms72xx_ctl/ms7200_ctl/_N95857
 CLMS_242_117/Y1                   td                    0.304       8.123 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.790       8.913         ms72xx_ctl/ms7200_ctl/N261
 CLMA_226_104/Y1                   td                    0.212       9.125 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.550       9.675         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_230_108/Y0                   td                    0.210       9.885 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.656      10.541         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_226_105/Y1                   td                    0.197      10.738 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.102      10.840         ms72xx_ctl/ms7200_ctl/N8
 CLMS_226_105/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                  10.840         Logic Levels: 6  
                                                                                   Logic: 1.908ns(38.414%), Route: 3.059ns(61.586%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808     101.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     102.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100     102.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059     103.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     103.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531     105.378         ntclkbufg_3      
 CLMS_226_105/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.459     105.837                          
 clock uncertainty                                      -0.150     105.687                          

 Setup time                                             -0.617     105.070                          

 Data required time                                                105.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.070                          
 Data arrival time                                                  10.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.230                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 CLMS_242_113/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_113/Q3                   tco                   0.288       6.161 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.420       6.581         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_246_113/Y2                   td                    0.487       7.068 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.120       7.188         ms72xx_ctl/ms7200_ctl/_N95853
 CLMS_246_113/Y0                   td                    0.210       7.398 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.421       7.819         ms72xx_ctl/ms7200_ctl/_N95857
 CLMS_242_117/Y1                   td                    0.304       8.123 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.790       8.913         ms72xx_ctl/ms7200_ctl/N261
 CLMA_226_104/Y1                   td                    0.212       9.125 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.550       9.675         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_230_108/Y0                   td                    0.210       9.885 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.656      10.541         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_226_105/Y1                   td                    0.197      10.738 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.102      10.840         ms72xx_ctl/ms7200_ctl/N8
 CLMS_226_105/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                  10.840         Logic Levels: 6  
                                                                                   Logic: 1.908ns(38.414%), Route: 3.059ns(61.586%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808     101.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     102.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100     102.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059     103.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     103.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531     105.378         ntclkbufg_3      
 CLMS_226_105/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.459     105.837                          
 clock uncertainty                                      -0.150     105.687                          

 Setup time                                             -0.617     105.070                          

 Data required time                                                105.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.070                          
 Data arrival time                                                  10.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.230                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/D
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       3.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531       5.378         ntclkbufg_3      
 CLMS_202_113/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/CLK

 CLMS_202_113/Q0                   tco                   0.226       5.604 r       ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/Q
                                   net (fanout=2)        0.103       5.707         ms72xx_ctl/iic_dri_tx/receiv_data [1]
 CLMA_202_112/M0                                                           r       ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/D

 Data arrival time                                                   5.707         Logic Levels: 0  
                                                                                   Logic: 0.226ns(68.693%), Route: 0.103ns(31.307%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 CLMA_202_112/CLK                                                          r       ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/CLK
 clock pessimism                                        -0.466       5.407                          
 clock uncertainty                                       0.000       5.407                          

 Hold time                                              -0.014       5.393                          

 Data required time                                                  5.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.393                          
 Data arrival time                                                   5.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADB0[9]
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       3.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531       5.378         ntclkbufg_3      
 CLMA_230_117/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_230_117/Q0                   tco                   0.226       5.604 r       ms72xx_ctl/ms7200_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.220       5.824         ms72xx_ctl/ms7200_ctl/cmd_index [4]
 DRM_234_108/ADB0[9]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADB0[9]

 Data arrival time                                                   5.824         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.673%), Route: 0.220ns(49.327%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 DRM_234_108/CLKB[0]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
 clock pessimism                                        -0.459       5.414                          
 clock uncertainty                                       0.000       5.414                          

 Hold time                                               0.079       5.493                          

 Data required time                                                  5.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.493                          
 Data arrival time                                                   5.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[9]
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       3.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531       5.378         ntclkbufg_3      
 CLMA_230_117/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_230_117/Q0                   tco                   0.222       5.600 f       ms72xx_ctl/ms7200_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.315       5.915         ms72xx_ctl/ms7200_ctl/cmd_index [4]
 DRM_234_108/ADA0[9]                                                       f       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[9]

 Data arrival time                                                   5.915         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.341%), Route: 0.315ns(58.659%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 DRM_234_108/CLKA[0]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.459       5.414                          
 clock uncertainty                                       0.000       5.414                          

 Hold time                                               0.161       5.575                          

 Data required time                                                  5.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.575                          
 Data arrival time                                                   5.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK
Endpoint    : udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[0]/opit_0_L5Q_perm/CE
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.831
  Launch Clock Delay      :  9.434
  Clock Pessimism Removal :  0.567

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.585       9.434         ntclkbufg_2      
 CLMS_186_117/CLK                                                          r       u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK

 CLMS_186_117/Q2                   tco                   0.290       9.724 r       u_sync_vg/pos_y[8]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.857      10.581         pos_y[7]         
 CLMA_186_116/COUT                 td                    0.515      11.096 r       udp_osd_inst/N29.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.096         udp_osd_inst/N29.co [6]
 CLMA_186_120/Y1                   td                    0.498      11.594 r       udp_osd_inst/N29.eq_4/gateop_A2/Y1
                                   net (fanout=5)        0.410      12.004         udp_osd_inst/N29 
 CLMA_190_120/Y3                   td                    0.287      12.291 r       udp_osd_inst/N69_5/gateop_perm/Z
                                   net (fanout=2)        0.551      12.842         udp_osd_inst/char_osd_inst/pixels_shifter_inst/N64
 CLMA_186_112/Y1                   td                    0.212      13.054 r       udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/gateop_perm/Z
                                   net (fanout=2)        0.401      13.455         udp_osd_inst/char_osd_inst/row_pixels_ready
 CLMA_186_108/Y2                   td                    0.210      13.665 r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/gateop_perm/Z
                                   net (fanout=6)        0.587      14.252         udp_osd_inst/char_osd_inst/char_next
 CLMA_182_88/Y3                    td                    0.210      14.462 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N79/gateop_perm/Z
                                   net (fanout=1)        0.253      14.715         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N79
 CLMA_182_88/Y2                    td                    0.210      14.925 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N358_5/gateop_perm/Z
                                   net (fanout=3)        0.548      15.473         udp_osd_inst/char_osd_inst/char_buf_reader_inst/_N96518
 CLMA_186_80/Y0                    td                    0.341      15.814 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786/gateop_perm/Z
                                   net (fanout=1)        0.540      16.354         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786
 CLMA_182_73/CECO                  td                    0.170      16.524 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=4)        0.000      16.524         ntR2038          
 CLMA_182_77/CECI                                                          f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.524         Logic Levels: 9  
                                                                                   Logic: 2.943ns(41.509%), Route: 4.147ns(58.491%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.808      15.355 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.355         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      15.403 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      16.161         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      16.261 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.320         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      17.320 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      19.106         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.096      19.202 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      20.773         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      20.773 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.531      22.304         ntclkbufg_2      
 CLMA_182_77/CLK                                                           r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.567      22.871                          
 clock uncertainty                                      -0.150      22.721                          

 Setup time                                             -0.747      21.974                          

 Data required time                                                 21.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.974                          
 Data arrival time                                                  16.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK
Endpoint    : udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[1]/opit_0_L5Q_perm/CE
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.831
  Launch Clock Delay      :  9.434
  Clock Pessimism Removal :  0.567

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.585       9.434         ntclkbufg_2      
 CLMS_186_117/CLK                                                          r       u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK

 CLMS_186_117/Q2                   tco                   0.290       9.724 r       u_sync_vg/pos_y[8]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.857      10.581         pos_y[7]         
 CLMA_186_116/COUT                 td                    0.515      11.096 r       udp_osd_inst/N29.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.096         udp_osd_inst/N29.co [6]
 CLMA_186_120/Y1                   td                    0.498      11.594 r       udp_osd_inst/N29.eq_4/gateop_A2/Y1
                                   net (fanout=5)        0.410      12.004         udp_osd_inst/N29 
 CLMA_190_120/Y3                   td                    0.287      12.291 r       udp_osd_inst/N69_5/gateop_perm/Z
                                   net (fanout=2)        0.551      12.842         udp_osd_inst/char_osd_inst/pixels_shifter_inst/N64
 CLMA_186_112/Y1                   td                    0.212      13.054 r       udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/gateop_perm/Z
                                   net (fanout=2)        0.401      13.455         udp_osd_inst/char_osd_inst/row_pixels_ready
 CLMA_186_108/Y2                   td                    0.210      13.665 r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/gateop_perm/Z
                                   net (fanout=6)        0.587      14.252         udp_osd_inst/char_osd_inst/char_next
 CLMA_182_88/Y3                    td                    0.210      14.462 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N79/gateop_perm/Z
                                   net (fanout=1)        0.253      14.715         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N79
 CLMA_182_88/Y2                    td                    0.210      14.925 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N358_5/gateop_perm/Z
                                   net (fanout=3)        0.548      15.473         udp_osd_inst/char_osd_inst/char_buf_reader_inst/_N96518
 CLMA_186_80/Y0                    td                    0.341      15.814 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786/gateop_perm/Z
                                   net (fanout=1)        0.540      16.354         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786
 CLMA_182_73/CECO                  td                    0.170      16.524 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=4)        0.000      16.524         ntR2038          
 CLMA_182_77/CECI                                                          f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.524         Logic Levels: 9  
                                                                                   Logic: 2.943ns(41.509%), Route: 4.147ns(58.491%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.808      15.355 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.355         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      15.403 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      16.161         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      16.261 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.320         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      17.320 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      19.106         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.096      19.202 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      20.773         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      20.773 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.531      22.304         ntclkbufg_2      
 CLMA_182_77/CLK                                                           r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.567      22.871                          
 clock uncertainty                                      -0.150      22.721                          

 Setup time                                             -0.747      21.974                          

 Data required time                                                 21.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.974                          
 Data arrival time                                                  16.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK
Endpoint    : udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[2]/opit_0_L5Q_perm/CE
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.831
  Launch Clock Delay      :  9.434
  Clock Pessimism Removal :  0.567

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.585       9.434         ntclkbufg_2      
 CLMS_186_117/CLK                                                          r       u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK

 CLMS_186_117/Q2                   tco                   0.290       9.724 r       u_sync_vg/pos_y[8]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.857      10.581         pos_y[7]         
 CLMA_186_116/COUT                 td                    0.515      11.096 r       udp_osd_inst/N29.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.096         udp_osd_inst/N29.co [6]
 CLMA_186_120/Y1                   td                    0.498      11.594 r       udp_osd_inst/N29.eq_4/gateop_A2/Y1
                                   net (fanout=5)        0.410      12.004         udp_osd_inst/N29 
 CLMA_190_120/Y3                   td                    0.287      12.291 r       udp_osd_inst/N69_5/gateop_perm/Z
                                   net (fanout=2)        0.551      12.842         udp_osd_inst/char_osd_inst/pixels_shifter_inst/N64
 CLMA_186_112/Y1                   td                    0.212      13.054 r       udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/gateop_perm/Z
                                   net (fanout=2)        0.401      13.455         udp_osd_inst/char_osd_inst/row_pixels_ready
 CLMA_186_108/Y2                   td                    0.210      13.665 r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/gateop_perm/Z
                                   net (fanout=6)        0.587      14.252         udp_osd_inst/char_osd_inst/char_next
 CLMA_182_88/Y3                    td                    0.210      14.462 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N79/gateop_perm/Z
                                   net (fanout=1)        0.253      14.715         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N79
 CLMA_182_88/Y2                    td                    0.210      14.925 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N358_5/gateop_perm/Z
                                   net (fanout=3)        0.548      15.473         udp_osd_inst/char_osd_inst/char_buf_reader_inst/_N96518
 CLMA_186_80/Y0                    td                    0.341      15.814 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786/gateop_perm/Z
                                   net (fanout=1)        0.540      16.354         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786
 CLMA_182_73/CECO                  td                    0.170      16.524 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=4)        0.000      16.524         ntR2038          
 CLMA_182_77/CECI                                                          f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.524         Logic Levels: 9  
                                                                                   Logic: 2.943ns(41.509%), Route: 4.147ns(58.491%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.808      15.355 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.355         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      15.403 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      16.161         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      16.261 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.320         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      17.320 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      19.106         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.096      19.202 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      20.773         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      20.773 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.531      22.304         ntclkbufg_2      
 CLMA_182_77/CLK                                                           r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.567      22.871                          
 clock uncertainty                                      -0.150      22.721                          

 Setup time                                             -0.747      21.974                          

 Data required time                                                 21.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.974                          
 Data arrival time                                                  16.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.450                          
====================================================================================================

====================================================================================================

Startpoint  : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[8].u_divider_step/quotient[1]/opit_0_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[9].u_divider_step/quotient[2]/opit_0_L5Q_perm/L4
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.434
  Launch Clock Delay      :  8.831
  Clock Pessimism Removal :  -0.574

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.096       5.729 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571       7.300         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.300 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.531       8.831         ntclkbufg_2      
 CLMA_266_132/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[8].u_divider_step/quotient[1]/opit_0_L5Q_perm/CLK

 CLMA_266_132/Q1                   tco                   0.224       9.055 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[8].u_divider_step/quotient[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       9.139         adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/quotient_t[4] [1]
 CLMS_266_133/C4                                                           f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[9].u_divider_step/quotient[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.139         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.585       9.434         ntclkbufg_2      
 CLMS_266_133/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[9].u_divider_step/quotient[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.574       8.860                          
 clock uncertainty                                       0.000       8.860                          

 Hold time                                              -0.034       8.826                          

 Data required time                                                  8.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.826                          
 Data arrival time                                                   9.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[11].u_divider_step/quotient[3]/opit_0_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[12].u_divider_step/quotient[4]/opit_0_L5Q_perm/L4
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.434
  Launch Clock Delay      :  8.831
  Clock Pessimism Removal :  -0.574

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.096       5.729 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571       7.300         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.300 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.531       8.831         ntclkbufg_2      
 CLMA_262_132/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[11].u_divider_step/quotient[3]/opit_0_L5Q_perm/CLK

 CLMA_262_132/Q2                   tco                   0.224       9.055 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[11].u_divider_step/quotient[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       9.139         adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/quotient_t[1] [3]
 CLMS_262_133/A4                                                           f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[12].u_divider_step/quotient[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.139         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.585       9.434         ntclkbufg_2      
 CLMS_262_133/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[12].u_divider_step/quotient[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.574       8.860                          
 clock uncertainty                                       0.000       8.860                          

 Hold time                                              -0.035       8.825                          

 Data required time                                                  8.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.825                          
 Data arrival time                                                   9.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d[3]/opit_0_A2Q21/CLK
Endpoint    : udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr[4]/opit_0_A2Q21/I04
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.434
  Launch Clock Delay      :  8.831
  Clock Pessimism Removal :  -0.574

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.096       5.729 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571       7.300         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.300 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.531       8.831         ntclkbufg_2      
 CLMA_174_52/CLK                                                           r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d[3]/opit_0_A2Q21/CLK

 CLMA_174_52/Q1                    tco                   0.224       9.055 f       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d[3]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.085       9.140         udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d [3]
 CLMS_174_53/C4                                                            f       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr[4]/opit_0_A2Q21/I04

 Data arrival time                                                   9.140         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.585       9.434         ntclkbufg_2      
 CLMS_174_53/CLK                                                           r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.574       8.860                          
 clock uncertainty                                       0.000       8.860                          

 Hold time                                              -0.034       8.826                          

 Data required time                                                  8.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.826                          
 Data arrival time                                                   9.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_20k
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.014
  Launch Clock Delay      :  9.812
  Clock Pessimism Removal :  0.762

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_25/Q1                    tco                   0.291       6.168 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.059       8.227         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       8.227 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585       9.812         u_ov5640/coms2_reg_config/clock_20k
 DRM_178_24/CLKB[0]                                                        r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_178_24/QB0[5]                 tco                   2.286      12.098 r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/QB0[5]
                                   net (fanout=1)        0.543      12.641         u_ov5640/coms2_reg_config/i2c_data [21]
 CLMA_174_32/Y3                    td                    0.459      13.100 r       u_ov5640/coms2_reg_config/u1/N267_29/gateop/F
                                   net (fanout=1)        0.407      13.507         u_ov5640/coms2_reg_config/u1/_N25904
 CLMS_174_29/Y2                    td                    0.210      13.717 r       u_ov5640/coms2_reg_config/u1/N267_35/gateop_perm/Z
                                   net (fanout=1)        0.259      13.976         u_ov5640/coms2_reg_config/u1/_N25910
 CLMS_174_29/Y1                    td                    0.274      14.250 r       u_ov5640/coms2_reg_config/u1/N267_36/gateop/F
                                   net (fanout=1)        0.263      14.513         u_ov5640/coms2_reg_config/u1/_N25911
 CLMS_174_25/DD                                                            r       u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  14.513         Logic Levels: 3  
                                                                                   Logic: 3.229ns(68.688%), Route: 1.472ns(31.312%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808   50001.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048   50001.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758   50002.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105   50002.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059   50003.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50003.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531   50005.383         ntclkbufg_7      
 CLMA_182_25/Q1                    tco                   0.229   50005.612 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.871   50007.483         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000   50007.483 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531   50009.014         u_ov5640/coms2_reg_config/clock_20k
 CLMS_174_25/CLK                                                           r       u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.762   50009.776                          
 clock uncertainty                                      -0.050   50009.726                          

 Setup time                                             -0.165   50009.561                          

 Data required time                                              50009.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50009.561                          
 Data arrival time                                                  14.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49995.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_20k
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.247
  Launch Clock Delay      :  10.099
  Clock Pessimism Removal :  0.816

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_12/Q1                    tco                   0.291       6.168 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.346       8.514         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       8.514 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585      10.099         u_ov5640/coms1_reg_config/clock_20k
 DRM_178_4/CLKB[0]                                                         r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_178_4/QB0[6]                  tco                   2.307      12.406 f       u_ov5640/coms1_reg_config/reg_data/iGopDrm/QB0[6]
                                   net (fanout=1)        0.619      13.025         u_ov5640/coms1_reg_config/i2c_data [22]
 CLMS_174_9/Y2                     td                    0.478      13.503 r       u_ov5640/coms1_reg_config/u1/N267_29/gateop/F
                                   net (fanout=1)        0.119      13.622         u_ov5640/coms1_reg_config/u1/_N25461
 CLMA_174_8/Y0                     td                    0.210      13.832 r       u_ov5640/coms1_reg_config/u1/N267_35/gateop_perm/Z
                                   net (fanout=1)        0.120      13.952         u_ov5640/coms1_reg_config/u1/_N25467
 CLMA_174_8/Y1                     td                    0.274      14.226 r       u_ov5640/coms1_reg_config/u1/N267_36/gateop/F
                                   net (fanout=1)        0.444      14.670         u_ov5640/coms1_reg_config/u1/_N25468
 CLMA_174_16/DD                                                            r       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  14.670         Logic Levels: 3  
                                                                                   Logic: 3.269ns(71.516%), Route: 1.302ns(28.484%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808   50001.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048   50001.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758   50002.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105   50002.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059   50003.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50003.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531   50005.383         ntclkbufg_7      
 CLMA_182_12/Q1                    tco                   0.229   50005.612 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.104   50007.716         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000   50007.716 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531   50009.247         u_ov5640/coms1_reg_config/clock_20k
 CLMA_174_16/CLK                                                           r       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.816   50010.063                          
 clock uncertainty                                      -0.050   50010.013                          

 Setup time                                             -0.165   50009.848                          

 Data required time                                              50009.848                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50009.848                          
 Data arrival time                                                  14.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49995.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ov5640/coms1_reg_config/reg_index[6]/opit_0_inv_A2Q21/CE
Path Group  : clk_20k
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.247
  Launch Clock Delay      :  10.099
  Clock Pessimism Removal :  0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_12/Q1                    tco                   0.291       6.168 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.346       8.514         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       8.514 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585      10.099         u_ov5640/coms1_reg_config/clock_20k
 CLMS_174_13/CLK                                                           r       u_ov5640/coms1_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK

 CLMS_174_13/Q0                    tco                   0.289      10.388 r       u_ov5640/coms1_reg_config/reg_index[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.475      10.863         u_ov5640/coms1_reg_config/reg_index [1]
 CLMA_182_13/Y1                    td                    0.304      11.167 r       u_ov5640/coms1_reg_config/N26_mux2/gateop_perm/Z
                                   net (fanout=1)        0.730      11.897         u_ov5640/coms1_reg_config/_N9682
 CLMS_174_9/Y3                     td                    0.210      12.107 r       u_ov5640/coms1_reg_config/N26_mux6_3/gateop_perm/Z
                                   net (fanout=2)        0.557      12.664         u_ov5640/coms1_reg_config/_N9690
 CLMS_174_21/Y2                    td                    0.210      12.874 r       u_ov5640/coms1_reg_config/N1134_1/gateop_perm/Z
                                   net (fanout=4)        0.123      12.997         u_ov5640/coms1_reg_config/_N96528
 CLMS_174_21/Y0                    td                    0.487      13.484 r       u_ov5640/coms1_reg_config/N1169/gateop_perm/Z
                                   net (fanout=3)        0.413      13.897         u_ov5640/coms1_reg_config/N1169
 CLMS_174_13/CECO                  td                    0.184      14.081 r       u_ov5640/coms1_reg_config/reg_index[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      14.081         ntR1983          
 CLMS_174_17/CECI                                                          r       u_ov5640/coms1_reg_config/reg_index[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  14.081         Logic Levels: 5  
                                                                                   Logic: 1.684ns(42.290%), Route: 2.298ns(57.710%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808   50001.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048   50001.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758   50002.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105   50002.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059   50003.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50003.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531   50005.383         ntclkbufg_7      
 CLMA_182_12/Q1                    tco                   0.229   50005.612 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.104   50007.716         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000   50007.716 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531   50009.247         u_ov5640/coms1_reg_config/clock_20k
 CLMS_174_17/CLK                                                           r       u_ov5640/coms1_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.823   50010.070                          
 clock uncertainty                                      -0.050   50010.020                          

 Setup time                                             -0.729   50009.291                          

 Data required time                                              50009.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50009.291                          
 Data arrival time                                                  14.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49995.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640/coms1_reg_config/reg_data/iGopDrm/ADA0[5]
Path Group  : clk_20k
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.099
  Launch Clock Delay      :  9.247
  Clock Pessimism Removal :  -0.816

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_7      
 CLMA_182_12/Q1                    tco                   0.229       5.612 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.104       7.716         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       7.716 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531       9.247         u_ov5640/coms1_reg_config/clock_20k
 CLMA_182_13/CLK                                                           r       u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_13/Q0                    tco                   0.222       9.469 f       u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.351       9.820         u_ov5640/coms1_reg_config/reg_index [0]
 DRM_178_4/ADA0[5]                                                         f       u_ov5640/coms1_reg_config/reg_data/iGopDrm/ADA0[5]

 Data arrival time                                                   9.820         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.743%), Route: 0.351ns(61.257%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_12/Q1                    tco                   0.291       6.168 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.346       8.514         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       8.514 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585      10.099         u_ov5640/coms1_reg_config/clock_20k
 DRM_178_4/CLKA[0]                                                         r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 clock pessimism                                        -0.816       9.283                          
 clock uncertainty                                       0.000       9.283                          

 Hold time                                               0.161       9.444                          

 Data required time                                                  9.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.444                          
 Data arrival time                                                   9.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640/coms2_reg_config/reg_data/iGopDrm/ADA0[5]
Path Group  : clk_20k
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.812
  Launch Clock Delay      :  9.014
  Clock Pessimism Removal :  -0.762

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_7      
 CLMA_182_25/Q1                    tco                   0.229       5.612 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.871       7.483         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       7.483 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531       9.014         u_ov5640/coms2_reg_config/clock_20k
 CLMA_182_32/CLK                                                           r       u_ov5640/coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_32/Q0                    tco                   0.222       9.236 f       u_ov5640/coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.353       9.589         u_ov5640/coms2_reg_config/reg_index [0]
 DRM_178_24/ADA0[5]                                                        f       u_ov5640/coms2_reg_config/reg_data/iGopDrm/ADA0[5]

 Data arrival time                                                   9.589         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.609%), Route: 0.353ns(61.391%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_25/Q1                    tco                   0.291       6.168 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.059       8.227         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       8.227 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585       9.812         u_ov5640/coms2_reg_config/clock_20k
 DRM_178_24/CLKA[0]                                                        r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKA[0]
 clock pessimism                                        -0.762       9.050                          
 clock uncertainty                                       0.000       9.050                          

 Hold time                                               0.161       9.211                          

 Data required time                                                  9.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.211                          
 Data arrival time                                                   9.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/u1/sclk/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640/coms2_reg_config/u1/sclk/opit_0_inv_L5Q_perm/L0
Path Group  : clk_20k
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.812
  Launch Clock Delay      :  9.014
  Clock Pessimism Removal :  -0.798

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_7      
 CLMA_182_25/Q1                    tco                   0.229       5.612 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.871       7.483         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       7.483 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531       9.014         u_ov5640/coms2_reg_config/clock_20k
 CLMS_174_25/CLK                                                           r       u_ov5640/coms2_reg_config/u1/sclk/opit_0_inv_L5Q_perm/CLK

 CLMS_174_25/Q0                    tco                   0.222       9.236 f       u_ov5640/coms2_reg_config/u1/sclk/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       9.321         u_ov5640/coms2_reg_config/u1/sclk
 CLMS_174_25/A0                                                            f       u_ov5640/coms2_reg_config/u1/sclk/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   9.321         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_25/Q1                    tco                   0.291       6.168 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.059       8.227         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       8.227 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585       9.812         u_ov5640/coms2_reg_config/clock_20k
 CLMS_174_25/CLK                                                           r       u_ov5640/coms2_reg_config/u1/sclk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.798       9.014                          
 clock uncertainty                                       0.000       9.014                          

 Hold time                                              -0.094       8.920                          

 Data required time                                                  8.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.920                          
 Data arrival time                                                   9.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.665
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.675

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_22_124/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_124/Q2                    tco                   0.289      11.683 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.236      12.919         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_30_168/Y3                    td                    0.210      13.129 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.407      13.536         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      14.013 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.013         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_168/Y2                    td                    0.271      14.284 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.554      14.838         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_160/Y3                    td                    0.210      15.048 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.690      15.738         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_30_172/COUT                  td                    0.502      16.240 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.240         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N14576
 CLMA_30_176/Y0                    td                    0.269      16.509 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        1.536      18.045         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMA_30_248/Y0                    td                    0.487      18.532 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.995      19.527         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24196
 CLMS_38_245/Y1                    td                    0.468      19.995 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[2]/gateop/F
                                   net (fanout=1)        0.470      20.465         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24359
 CLMS_22_245/D3                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  20.465         Logic Levels: 7  
                                                                                   Logic: 3.183ns(35.090%), Route: 5.888ns(64.910%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      20.665         ntclkbufg_0      
 CLMS_22_245/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.675      21.340                          
 clock uncertainty                                      -0.150      21.190                          

 Setup time                                             -0.377      20.813                          

 Data required time                                                 20.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.813                          
 Data arrival time                                                  20.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.786
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.675

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_22_124/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_124/Q2                    tco                   0.289      11.683 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.236      12.919         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_30_168/Y3                    td                    0.210      13.129 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.407      13.536         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      14.013 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.013         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_168/Y2                    td                    0.271      14.284 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.554      14.838         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_160/Y3                    td                    0.210      15.048 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.690      15.738         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_30_172/COUT                  td                    0.502      16.240 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.240         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N14576
 CLMA_30_176/Y0                    td                    0.269      16.509 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        1.536      18.045         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMA_30_248/Y0                    td                    0.493      18.538 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.749      19.287         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24196
 CLMA_34_268/Y3                    td                    0.468      19.755 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[10]/gateop/F
                                   net (fanout=1)        0.768      20.523         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24367
 CLMS_22_265/B3                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  20.523         Logic Levels: 7  
                                                                                   Logic: 3.189ns(34.933%), Route: 5.940ns(65.067%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.652      20.786         ntclkbufg_0      
 CLMS_22_265/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.675      21.461                          
 clock uncertainty                                      -0.150      21.311                          

 Setup time                                             -0.377      20.934                          

 Data required time                                                 20.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.934                          
 Data arrival time                                                  20.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.665
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.675

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_22_124/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_124/Q2                    tco                   0.289      11.683 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.236      12.919         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_30_168/Y3                    td                    0.210      13.129 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.407      13.536         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      14.013 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.013         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_168/Y2                    td                    0.271      14.284 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.554      14.838         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_160/Y3                    td                    0.210      15.048 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.690      15.738         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_30_172/COUT                  td                    0.502      16.240 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.240         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N14576
 CLMA_30_176/Y0                    td                    0.269      16.509 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        1.536      18.045         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMA_30_248/Y0                    td                    0.493      18.538 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.731      19.269         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24196
 CLMA_30_248/Y1                    td                    0.468      19.737 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[0]/gateop/F
                                   net (fanout=1)        0.638      20.375         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24357
 CLMS_22_245/A3                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  20.375         Logic Levels: 7  
                                                                                   Logic: 3.189ns(35.508%), Route: 5.792ns(64.492%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      20.665         ntclkbufg_0      
 CLMS_22_245/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.675      21.340                          
 clock uncertainty                                      -0.150      21.190                          

 Setup time                                             -0.397      20.793                          

 Data required time                                                 20.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.793                          
 Data arrival time                                                  20.375                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_27/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.394
  Launch Clock Delay      :  10.665
  Clock Pessimism Removal :  -0.675

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      10.665         ntclkbufg_0      
 CLMA_58_124/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/CLK

 CLMA_58_124/Q0                    tco                   0.222      10.887 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/Q
                                   net (fanout=2)        0.361      11.248         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/dcd_wr_addr [22]
 CLMS_50_129/DD                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_27/ram16x1d/WD

 Data arrival time                                                  11.248         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.079%), Route: 0.361ns(61.921%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMS_50_129/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_27/ram16x1d/WCLK
 clock pessimism                                        -0.675      10.719                          
 clock uncertainty                                       0.000      10.719                          

 Hold time                                               0.380      11.099                          

 Data required time                                                 11.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.099                          
 Data arrival time                                                  11.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram32x1dp/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.394
  Launch Clock Delay      :  10.665
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      10.665         ntclkbufg_0      
 CLMA_58_144/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_144/Q0                    tco                   0.222      10.887 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.356      11.243         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_62_145/M0                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram32x1dp/WADM0

 Data arrival time                                                  11.243         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.408%), Route: 0.356ns(61.592%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMS_62_145/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram32x1dp/WCLK
 clock pessimism                                        -0.693      10.701                          
 clock uncertainty                                       0.000      10.701                          

 Hold time                                               0.380      11.081                          

 Data required time                                                 11.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.081                          
 Data arrival time                                                  11.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram32x1dp/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.394
  Launch Clock Delay      :  10.665
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      10.665         ntclkbufg_0      
 CLMA_58_144/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_144/Q0                    tco                   0.222      10.887 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.356      11.243         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_62_145/M0                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram32x1dp/WADM0

 Data arrival time                                                  11.243         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.408%), Route: 0.356ns(61.592%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMS_62_145/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram32x1dp/WCLK
 clock pessimism                                        -0.693      10.701                          
 clock uncertainty                                       0.000      10.701                          

 Hold time                                               0.380      11.081                          

 Data required time                                                 11.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.081                          
 Data arrival time                                                  11.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.585       5.873         ntclkbufg_1      
 CLMS_94_177/CLK                                                           r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_94_177/Q0                    tco                   0.287       6.160 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=573)      2.441       8.601         rd3_rst          
 CLMS_146_37/RSCO                  td                    0.147       8.748 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.748         ntR414           
 CLMS_146_41/RSCO                  td                    0.147       8.895 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.895         ntR413           
 CLMS_146_45/RSCO                  td                    0.147       9.042 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.042         ntR412           
 CLMS_146_49/RSCO                  td                    0.147       9.189 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.189         ntR411           
 CLMS_146_53/RSCO                  td                    0.147       9.336 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.336         ntR410           
 CLMS_146_57/RSCO                  td                    0.147       9.483 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=6)        0.000       9.483         ntR409           
 CLMS_146_61/RSCO                  td                    0.147       9.630 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=5)        0.000       9.630         ntR408           
 CLMS_146_69/RSCI                                                          f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.630         Logic Levels: 7  
                                                                                   Logic: 1.316ns(35.028%), Route: 2.441ns(64.972%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.531      25.378         ntclkbufg_1      
 CLMS_146_69/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.441      25.819                          
 clock uncertainty                                      -0.150      25.669                          

 Recovery time                                           0.000      25.669                          

 Data required time                                                 25.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.669                          
 Data arrival time                                                   9.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.585       5.873         ntclkbufg_1      
 CLMS_94_177/CLK                                                           r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_94_177/Q0                    tco                   0.287       6.160 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=573)      2.441       8.601         rd3_rst          
 CLMS_146_37/RSCO                  td                    0.147       8.748 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.748         ntR414           
 CLMS_146_41/RSCO                  td                    0.147       8.895 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.895         ntR413           
 CLMS_146_45/RSCO                  td                    0.147       9.042 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.042         ntR412           
 CLMS_146_49/RSCO                  td                    0.147       9.189 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.189         ntR411           
 CLMS_146_53/RSCO                  td                    0.147       9.336 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.336         ntR410           
 CLMS_146_57/RSCO                  td                    0.147       9.483 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=6)        0.000       9.483         ntR409           
 CLMS_146_61/RSCO                  td                    0.147       9.630 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=5)        0.000       9.630         ntR408           
 CLMS_146_69/RSCI                                                          f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS

 Data arrival time                                                   9.630         Logic Levels: 7  
                                                                                   Logic: 1.316ns(35.028%), Route: 2.441ns(64.972%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.531      25.378         ntclkbufg_1      
 CLMS_146_69/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.441      25.819                          
 clock uncertainty                                      -0.150      25.669                          

 Recovery time                                           0.000      25.669                          

 Data required time                                                 25.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.669                          
 Data arrival time                                                   9.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.585       5.873         ntclkbufg_1      
 CLMS_94_177/CLK                                                           r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_94_177/Q0                    tco                   0.287       6.160 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=573)      2.441       8.601         rd3_rst          
 CLMS_146_37/RSCO                  td                    0.147       8.748 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.748         ntR414           
 CLMS_146_41/RSCO                  td                    0.147       8.895 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.895         ntR413           
 CLMS_146_45/RSCO                  td                    0.147       9.042 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.042         ntR412           
 CLMS_146_49/RSCO                  td                    0.147       9.189 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.189         ntR411           
 CLMS_146_53/RSCO                  td                    0.147       9.336 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.336         ntR410           
 CLMS_146_57/RSCO                  td                    0.147       9.483 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=6)        0.000       9.483         ntR409           
 CLMS_146_61/RSCO                  td                    0.147       9.630 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=5)        0.000       9.630         ntR408           
 CLMS_146_69/RSCI                                                          f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                   9.630         Logic Levels: 7  
                                                                                   Logic: 1.316ns(35.028%), Route: 2.441ns(64.972%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.531      25.378         ntclkbufg_1      
 CLMS_146_69/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.441      25.819                          
 clock uncertainty                                      -0.150      25.669                          

 Recovery time                                           0.000      25.669                          

 Data required time                                                 25.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.669                          
 Data arrival time                                                   9.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.039                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.531       5.378         ntclkbufg_1      
 CLMS_134_93/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMS_134_93/Q0                    tco                   0.222       5.600 f       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=37)       0.347       5.947         image_filiter_inst/multiline_buffer_inst/srst
 DRM_142_88/RSTB[0]                                                        f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.947         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.016%), Route: 0.347ns(60.984%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.585       5.873         ntclkbufg_1      
 DRM_142_88/CLKB[0]                                                        r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.459       5.414                          
 clock uncertainty                                       0.000       5.414                          

 Removal time                                           -0.022       5.392                          

 Data required time                                                  5.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.392                          
 Data arrival time                                                   5.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.531       5.378         ntclkbufg_1      
 CLMS_134_93/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMS_134_93/Q0                    tco                   0.222       5.600 f       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=37)       0.347       5.947         image_filiter_inst/multiline_buffer_inst/srst
 DRM_142_88/RSTA[0]                                                        f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.947         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.016%), Route: 0.347ns(60.984%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.585       5.873         ntclkbufg_1      
 DRM_142_88/CLKA[0]                                                        r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.459       5.414                          
 clock uncertainty                                       0.000       5.414                          

 Removal time                                           -0.046       5.368                          

 Data required time                                                  5.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.368                          
 Data arrival time                                                   5.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.531       5.378         ntclkbufg_1      
 CLMS_134_93/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMS_134_93/Q0                    tco                   0.226       5.604 r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=37)       0.465       6.069         image_filiter_inst/multiline_buffer_inst/srst
 CLMA_138_81/RSCO                  td                    0.105       6.174 r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.174         ntR38            
 CLMA_138_85/RSCI                                                          r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.174         Logic Levels: 1  
                                                                                   Logic: 0.331ns(41.583%), Route: 0.465ns(58.417%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     1.585       5.873         ntclkbufg_1      
 CLMA_138_85/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.459       5.414                          
 clock uncertainty                                       0.000       5.414                          

 Removal time                                            0.000       5.414                          

 Data required time                                                  5.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.414                          
 Data arrival time                                                   6.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.760                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_202_148/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_202_148/Q1                   tco                   0.289       6.156 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=686)      2.787       8.943         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMS_10_193/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   8.943         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.395%), Route: 2.787ns(90.605%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       8.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      10.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_10_193/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.439      10.813                          
 clock uncertainty                                      -0.150      10.663                          

 Recovery time                                          -0.617      10.046                          

 Data required time                                                 10.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.046                          
 Data arrival time                                                   8.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_202_148/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_202_148/Q1                   tco                   0.289       6.156 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=686)      2.787       8.943         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMS_10_193/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RS

 Data arrival time                                                   8.943         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.395%), Route: 2.787ns(90.605%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       8.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      10.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_10_193/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/CLK
 clock pessimism                                         0.439      10.813                          
 clock uncertainty                                      -0.150      10.663                          

 Recovery time                                          -0.617      10.046                          

 Data required time                                                 10.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.046                          
 Data arrival time                                                   8.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.495
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       4.282 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.585       5.867         ntR3909          
 CLMS_186_125/CLK                                                          r       u_zoom_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_186_125/Q0                   tco                   0.287       6.154 f       u_zoom_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=131)      3.324       9.478         zoom_rst         
 DRM_278_356/RSTA[0]                                                       f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.478         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.948%), Route: 3.324ns(92.052%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.843 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.652      10.495         ntR3909          
 DRM_278_356/CLKA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.439      10.934                          
 clock uncertainty                                      -0.150      10.784                          

 Recovery time                                          -0.115      10.669                          

 Data required time                                                 10.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.669                          
 Data arrival time                                                   9.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/RS
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.426

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       3.843 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.531       5.374         ntR3909          
 CLMS_202_149/CLK                                                          r       u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK

 CLMS_202_149/Q0                   tco                   0.222       5.596 f       u_ddr_rst/rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.179       5.775         ddr_rst          
 CLMA_202_148/RS                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/RS

 Data arrival time                                                   5.775         Logic Levels: 0  
                                                                                   Logic: 0.222ns(55.362%), Route: 0.179ns(44.638%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_202_148/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 clock pessimism                                        -0.426       5.441                          
 clock uncertainty                                       0.000       5.441                          

 Removal time                                           -0.220       5.221                          

 Data required time                                                  5.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.221                          
 Data arrival time                                                   5.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RS
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.426

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       3.843 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.531       5.374         ntR3909          
 CLMS_202_149/CLK                                                          r       u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK

 CLMS_202_149/Q0                   tco                   0.222       5.596 f       u_ddr_rst/rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.179       5.775         ddr_rst          
 CLMA_202_148/RS                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RS

 Data arrival time                                                   5.775         Logic Levels: 0  
                                                                                   Logic: 0.222ns(55.362%), Route: 0.179ns(44.638%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_202_148/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
 clock pessimism                                        -0.426       5.441                          
 clock uncertainty                                       0.000       5.441                          

 Removal time                                           -0.220       5.221                          

 Data required time                                                  5.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.221                          
 Data arrival time                                                   5.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.457

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_78_181/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_78_181/Q0                    tco                   0.222       5.596 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.443       6.039         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMS_62_181/RSCO                  td                    0.105       6.144 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.144         ntR1581          
 CLMS_62_185/RSCI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   6.144         Logic Levels: 1  
                                                                                   Logic: 0.327ns(42.468%), Route: 0.443ns(57.532%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_62_185/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.457       5.410                          
 clock uncertainty                                       0.000       5.410                          

 Removal time                                            0.000       5.410                          

 Data required time                                                  5.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.410                          
 Data arrival time                                                   6.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.734                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_out1/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 CLMA_230_69/CLK                                                           r       rstn_out1/opit_0_inv/CLK

 CLMA_230_69/Q3                    tco                   0.286       6.159 f       rstn_out1/opit_0_inv/Q
                                   net (fanout=3)        1.118       7.277         nt_eth_rstn      
 CLMA_246_120/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   7.277         Logic Levels: 0  
                                                                                   Logic: 0.286ns(20.370%), Route: 1.118ns(79.630%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808     101.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     102.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100     102.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059     103.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     103.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531     105.378         ntclkbufg_3      
 CLMA_246_120/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.459     105.837                          
 clock uncertainty                                      -0.150     105.687                          

 Recovery time                                          -0.617     105.070                          

 Data required time                                                105.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.070                          
 Data arrival time                                                   7.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.793                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_out1/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       3.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531       5.378         ntclkbufg_3      
 CLMA_230_69/CLK                                                           r       rstn_out1/opit_0_inv/CLK

 CLMA_230_69/Q3                    tco                   0.226       5.604 r       rstn_out1/opit_0_inv/Q
                                   net (fanout=3)        0.896       6.500         nt_eth_rstn      
 CLMA_246_120/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   6.500         Logic Levels: 0  
                                                                                   Logic: 0.226ns(20.143%), Route: 0.896ns(79.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 CLMA_246_120/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.459       5.414                          
 clock uncertainty                                       0.000       5.414                          

 Removal time                                           -0.226       5.188                          

 Data required time                                                  5.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.188                          
 Data arrival time                                                   6.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.312                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[4]/opit_0_L5Q_perm/RS
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.831
  Launch Clock Delay      :  9.434
  Clock Pessimism Removal :  0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.585       9.434         ntclkbufg_2      
 CLMS_150_245/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMS_150_245/Q0                   tco                   0.287       9.721 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1066)     2.932      12.653         sync_vg_100m     
 CLMA_294_132/RSCO                 td                    0.147      12.800 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[2].u_divider_step/remainder[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.800         ntR491           
 CLMA_294_136/RSCO                 td                    0.147      12.947 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[2].u_divider_step/divisor_kp[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.947         ntR490           
 CLMA_294_140/RSCO                 td                    0.147      13.094 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/divisor_kp[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.094         ntR489           
 CLMA_294_144/RSCO                 td                    0.147      13.241 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/remainder[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.241         ntR488           
 CLMA_294_148/RSCO                 td                    0.147      13.388 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/remainder[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000      13.388         ntR487           
 CLMA_294_152/RSCO                 td                    0.147      13.535 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[4].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.535         ntR486           
 CLMA_294_156/RSCO                 td                    0.147      13.682 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/dividend_kp[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.682         ntR485           
 CLMA_294_160/RSCO                 td                    0.147      13.829 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.829         ntR484           
 CLMA_294_164/RSCO                 td                    0.147      13.976 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.976         ntR483           
 CLMA_294_168/RSCO                 td                    0.147      14.123 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000      14.123         ntR482           
 CLMA_294_172/RSCI                                                         f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  14.123         Logic Levels: 10 
                                                                                   Logic: 1.757ns(37.471%), Route: 2.932ns(62.529%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.808      15.355 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.355         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      15.403 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      16.161         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      16.261 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.320         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      17.320 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      19.106         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.096      19.202 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      20.773         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      20.773 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.531      22.304         ntclkbufg_2      
 CLMA_294_172/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.549      22.853                          
 clock uncertainty                                      -0.150      22.703                          

 Recovery time                                           0.000      22.703                          

 Data required time                                                 22.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.703                          
 Data arrival time                                                  14.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.580                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[6]/opit_0_L5Q_perm/RS
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.831
  Launch Clock Delay      :  9.434
  Clock Pessimism Removal :  0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.585       9.434         ntclkbufg_2      
 CLMS_150_245/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMS_150_245/Q0                   tco                   0.287       9.721 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1066)     2.932      12.653         sync_vg_100m     
 CLMA_294_132/RSCO                 td                    0.147      12.800 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[2].u_divider_step/remainder[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.800         ntR491           
 CLMA_294_136/RSCO                 td                    0.147      12.947 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[2].u_divider_step/divisor_kp[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.947         ntR490           
 CLMA_294_140/RSCO                 td                    0.147      13.094 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/divisor_kp[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.094         ntR489           
 CLMA_294_144/RSCO                 td                    0.147      13.241 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/remainder[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.241         ntR488           
 CLMA_294_148/RSCO                 td                    0.147      13.388 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/remainder[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000      13.388         ntR487           
 CLMA_294_152/RSCO                 td                    0.147      13.535 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[4].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.535         ntR486           
 CLMA_294_156/RSCO                 td                    0.147      13.682 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/dividend_kp[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.682         ntR485           
 CLMA_294_160/RSCO                 td                    0.147      13.829 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.829         ntR484           
 CLMA_294_164/RSCO                 td                    0.147      13.976 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.976         ntR483           
 CLMA_294_168/RSCO                 td                    0.147      14.123 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000      14.123         ntR482           
 CLMA_294_172/RSCI                                                         f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                  14.123         Logic Levels: 10 
                                                                                   Logic: 1.757ns(37.471%), Route: 2.932ns(62.529%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.808      15.355 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.355         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      15.403 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      16.161         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      16.261 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.320         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      17.320 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      19.106         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.096      19.202 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      20.773         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      20.773 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.531      22.304         ntclkbufg_2      
 CLMA_294_172/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.549      22.853                          
 clock uncertainty                                      -0.150      22.703                          

 Recovery time                                           0.000      22.703                          

 Data required time                                                 22.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.703                          
 Data arrival time                                                  14.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.580                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[7]/opit_0_L5Q_perm/RS
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.831
  Launch Clock Delay      :  9.434
  Clock Pessimism Removal :  0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.585       9.434         ntclkbufg_2      
 CLMS_150_245/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMS_150_245/Q0                   tco                   0.287       9.721 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1066)     2.932      12.653         sync_vg_100m     
 CLMA_294_132/RSCO                 td                    0.147      12.800 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[2].u_divider_step/remainder[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.800         ntR491           
 CLMA_294_136/RSCO                 td                    0.147      12.947 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[2].u_divider_step/divisor_kp[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.947         ntR490           
 CLMA_294_140/RSCO                 td                    0.147      13.094 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/divisor_kp[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.094         ntR489           
 CLMA_294_144/RSCO                 td                    0.147      13.241 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/remainder[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.241         ntR488           
 CLMA_294_148/RSCO                 td                    0.147      13.388 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/remainder[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000      13.388         ntR487           
 CLMA_294_152/RSCO                 td                    0.147      13.535 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[4].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.535         ntR486           
 CLMA_294_156/RSCO                 td                    0.147      13.682 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/dividend_kp[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.682         ntR485           
 CLMA_294_160/RSCO                 td                    0.147      13.829 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.829         ntR484           
 CLMA_294_164/RSCO                 td                    0.147      13.976 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.976         ntR483           
 CLMA_294_168/RSCO                 td                    0.147      14.123 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000      14.123         ntR482           
 CLMA_294_172/RSCI                                                         f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                  14.123         Logic Levels: 10 
                                                                                   Logic: 1.757ns(37.471%), Route: 2.932ns(62.529%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.808      15.355 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.355         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      15.403 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      16.161         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      16.261 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.320         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      17.320 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      19.106         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.096      19.202 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      20.773         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      20.773 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.531      22.304         ntclkbufg_2      
 CLMA_294_172/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.549      22.853                          
 clock uncertainty                                      -0.150      22.703                          

 Recovery time                                           0.000      22.703                          

 Data required time                                                 22.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.703                          
 Data arrival time                                                  14.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.434
  Launch Clock Delay      :  8.831
  Clock Pessimism Removal :  -0.567

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.096       5.729 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571       7.300         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.300 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.531       8.831         ntclkbufg_2      
 CLMA_190_124/CLK                                                          r       u_hdmi_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_190_124/Q0                   tco                   0.226       9.057 r       u_hdmi_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.977      10.034         rd2_rst          
 DRM_234_88/RSTB[0]                                                        r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  10.034         Logic Levels: 0  
                                                                                   Logic: 0.226ns(18.786%), Route: 0.977ns(81.214%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.585       9.434         ntclkbufg_2      
 DRM_234_88/CLKB[0]                                                        r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.567       8.867                          
 clock uncertainty                                       0.000       8.867                          

 Removal time                                           -0.077       8.790                          

 Data required time                                                  8.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.790                          
 Data arrival time                                                  10.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.434
  Launch Clock Delay      :  8.831
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.096       5.729 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571       7.300         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.300 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.531       8.831         ntclkbufg_2      
 CLMA_190_124/CLK                                                          r       u_hdmi_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_190_124/Q0                   tco                   0.226       9.057 r       u_hdmi_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=163)      1.106      10.163         rd2_rst          
 DRM_234_148/RSTB[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  10.163         Logic Levels: 0  
                                                                                   Logic: 0.226ns(16.967%), Route: 1.106ns(83.033%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.585       9.434         ntclkbufg_2      
 DRM_234_148/CLKB[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.549       8.885                          
 clock uncertainty                                       0.000       8.885                          

 Removal time                                           -0.077       8.808                          

 Data required time                                                  8.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.808                          
 Data arrival time                                                  10.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[15]/opit_0/RS
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.434
  Launch Clock Delay      :  8.831
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.096       5.729 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571       7.300         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.300 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.531       8.831         ntclkbufg_2      
 CLMA_190_124/CLK                                                          r       u_hdmi_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_190_124/Q0                   tco                   0.226       9.057 r       u_hdmi_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.979      10.036         rd2_rst          
 CLMS_226_173/RS                                                           r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[15]/opit_0/RS

 Data arrival time                                                  10.036         Logic Levels: 0  
                                                                                   Logic: 0.226ns(18.755%), Route: 0.979ns(81.245%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.585       9.434         ntclkbufg_2      
 CLMS_226_173/CLK                                                          r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[15]/opit_0/CLK
 clock pessimism                                        -0.549       8.885                          
 clock uncertainty                                       0.000       8.885                          

 Removal time                                           -0.226       8.659                          

 Data required time                                                  8.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.659                          
 Data arrival time                                                  10.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[24]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.786
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.675

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.289      11.683 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=619)      1.655      13.338         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_224/RSCO                  td                    0.147      13.485 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.485         ntR1395          
 CLMA_10_228/RSCO                  td                    0.147      13.632 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.632         ntR1394          
 CLMA_10_232/RSCO                  td                    0.147      13.779 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.779         ntR1393          
 CLMA_10_236/RSCO                  td                    0.147      13.926 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      13.926         ntR1392          
 CLMA_10_240/RSCO                  td                    0.147      14.073 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[246]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.073         ntR1391          
 CLMA_10_244/RSCO                  td                    0.147      14.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.220         ntR1390          
 CLMA_10_248/RSCO                  td                    0.147      14.367 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      14.367         ntR1389          
 CLMA_10_252/RSCO                  td                    0.147      14.514 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      14.514         ntR1388          
 CLMA_10_256/RSCO                  td                    0.147      14.661 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.661         ntR1387          
 CLMA_10_260/RSCO                  td                    0.147      14.808 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.808         ntR1386          
 CLMA_10_264/RSCO                  td                    0.147      14.955 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      14.955         ntR1385          
 CLMA_10_268/RSCO                  td                    0.147      15.102 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      15.102         ntR1384          
 CLMA_10_272/RSCO                  td                    0.147      15.249 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.249         ntR1383          
 CLMA_10_276/RSCO                  td                    0.147      15.396 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.396         ntR1382          
 CLMA_10_280/RSCO                  td                    0.147      15.543 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      15.543         ntR1381          
 CLMA_10_284/RSCO                  td                    0.147      15.690 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.690         ntR1380          
 CLMA_10_288/RSCO                  td                    0.147      15.837 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[223]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      15.837         ntR1379          
 CLMA_10_292/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[24]/opit_0_inv/RS

 Data arrival time                                                  15.837         Logic Levels: 17 
                                                                                   Logic: 2.788ns(62.750%), Route: 1.655ns(37.250%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.652      20.786         ntclkbufg_0      
 CLMA_10_292/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[24]/opit_0_inv/CLK
 clock pessimism                                         0.675      21.461                          
 clock uncertainty                                      -0.150      21.311                          

 Recovery time                                           0.000      21.311                          

 Data required time                                                 21.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.311                          
 Data arrival time                                                  15.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[58]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.786
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.675

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.289      11.683 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=619)      1.655      13.338         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_224/RSCO                  td                    0.147      13.485 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.485         ntR1395          
 CLMA_10_228/RSCO                  td                    0.147      13.632 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.632         ntR1394          
 CLMA_10_232/RSCO                  td                    0.147      13.779 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.779         ntR1393          
 CLMA_10_236/RSCO                  td                    0.147      13.926 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      13.926         ntR1392          
 CLMA_10_240/RSCO                  td                    0.147      14.073 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[246]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.073         ntR1391          
 CLMA_10_244/RSCO                  td                    0.147      14.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.220         ntR1390          
 CLMA_10_248/RSCO                  td                    0.147      14.367 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      14.367         ntR1389          
 CLMA_10_252/RSCO                  td                    0.147      14.514 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      14.514         ntR1388          
 CLMA_10_256/RSCO                  td                    0.147      14.661 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.661         ntR1387          
 CLMA_10_260/RSCO                  td                    0.147      14.808 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.808         ntR1386          
 CLMA_10_264/RSCO                  td                    0.147      14.955 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      14.955         ntR1385          
 CLMA_10_268/RSCO                  td                    0.147      15.102 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      15.102         ntR1384          
 CLMA_10_272/RSCO                  td                    0.147      15.249 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.249         ntR1383          
 CLMA_10_276/RSCO                  td                    0.147      15.396 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.396         ntR1382          
 CLMA_10_280/RSCO                  td                    0.147      15.543 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      15.543         ntR1381          
 CLMA_10_284/RSCO                  td                    0.147      15.690 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.690         ntR1380          
 CLMA_10_288/RSCO                  td                    0.147      15.837 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[223]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      15.837         ntR1379          
 CLMA_10_292/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[58]/opit_0_inv/RS

 Data arrival time                                                  15.837         Logic Levels: 17 
                                                                                   Logic: 2.788ns(62.750%), Route: 1.655ns(37.250%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.652      20.786         ntclkbufg_0      
 CLMA_10_292/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[58]/opit_0_inv/CLK
 clock pessimism                                         0.675      21.461                          
 clock uncertainty                                      -0.150      21.311                          

 Recovery time                                           0.000      21.311                          

 Data required time                                                 21.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.311                          
 Data arrival time                                                  15.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[60]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.786
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.675

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.289      11.683 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=619)      1.655      13.338         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_224/RSCO                  td                    0.147      13.485 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.485         ntR1395          
 CLMA_10_228/RSCO                  td                    0.147      13.632 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.632         ntR1394          
 CLMA_10_232/RSCO                  td                    0.147      13.779 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.779         ntR1393          
 CLMA_10_236/RSCO                  td                    0.147      13.926 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      13.926         ntR1392          
 CLMA_10_240/RSCO                  td                    0.147      14.073 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[246]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.073         ntR1391          
 CLMA_10_244/RSCO                  td                    0.147      14.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.220         ntR1390          
 CLMA_10_248/RSCO                  td                    0.147      14.367 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      14.367         ntR1389          
 CLMA_10_252/RSCO                  td                    0.147      14.514 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      14.514         ntR1388          
 CLMA_10_256/RSCO                  td                    0.147      14.661 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.661         ntR1387          
 CLMA_10_260/RSCO                  td                    0.147      14.808 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.808         ntR1386          
 CLMA_10_264/RSCO                  td                    0.147      14.955 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      14.955         ntR1385          
 CLMA_10_268/RSCO                  td                    0.147      15.102 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      15.102         ntR1384          
 CLMA_10_272/RSCO                  td                    0.147      15.249 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.249         ntR1383          
 CLMA_10_276/RSCO                  td                    0.147      15.396 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.396         ntR1382          
 CLMA_10_280/RSCO                  td                    0.147      15.543 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      15.543         ntR1381          
 CLMA_10_284/RSCO                  td                    0.147      15.690 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.690         ntR1380          
 CLMA_10_288/RSCO                  td                    0.147      15.837 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[223]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      15.837         ntR1379          
 CLMA_10_292/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[60]/opit_0_inv/RS

 Data arrival time                                                  15.837         Logic Levels: 17 
                                                                                   Logic: 2.788ns(62.750%), Route: 1.655ns(37.250%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.652      20.786         ntclkbufg_0      
 CLMA_10_292/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[60]/opit_0_inv/CLK
 clock pessimism                                         0.675      21.461                          
 clock uncertainty                                      -0.150      21.311                          

 Recovery time                                           0.000      21.311                          

 Data required time                                                 21.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.311                          
 Data arrival time                                                  15.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[151]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.394
  Launch Clock Delay      :  10.665
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      10.665         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.222      10.887 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=619)      0.488      11.375         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_66_212/RSCO                  td                    0.105      11.480 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.480         ntR1484          
 CLMA_66_216/RSCI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[151]/opit_0_inv/RS

 Data arrival time                                                  11.480         Logic Levels: 1  
                                                                                   Logic: 0.327ns(40.123%), Route: 0.488ns(59.877%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_66_216/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[151]/opit_0_inv/CLK
 clock pessimism                                        -0.693      10.701                          
 clock uncertainty                                       0.000      10.701                          

 Removal time                                            0.000      10.701                          

 Data required time                                                 10.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.701                          
 Data arrival time                                                  11.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.779                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[2]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.394
  Launch Clock Delay      :  10.665
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      10.665         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.222      10.887 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=619)      0.488      11.375         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_66_212/RSCO                  td                    0.105      11.480 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.480         ntR1484          
 CLMA_66_216/RSCI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[2]/opit_0_inv/RS

 Data arrival time                                                  11.480         Logic Levels: 1  
                                                                                   Logic: 0.327ns(40.123%), Route: 0.488ns(59.877%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_66_216/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.693      10.701                          
 clock uncertainty                                       0.000      10.701                          

 Removal time                                            0.000      10.701                          

 Data required time                                                 10.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.701                          
 Data arrival time                                                  11.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.779                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[3]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.394
  Launch Clock Delay      :  10.665
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      10.665         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.222      10.887 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=619)      0.488      11.375         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_66_212/RSCO                  td                    0.105      11.480 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.480         ntR1484          
 CLMA_66_216/RSCI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[3]/opit_0_inv/RS

 Data arrival time                                                  11.480         Logic Levels: 1  
                                                                                   Logic: 0.327ns(40.123%), Route: 0.488ns(59.877%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_66_216/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[3]/opit_0_inv/CLK
 clock pessimism                                        -0.693      10.701                          
 clock uncertainty                                       0.000      10.701                          

 Removal time                                            0.000      10.701                          

 Data required time                                                 10.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.701                          
 Data arrival time                                                  11.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.779                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMS_46_173/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_46_173/Q1                    tco                   0.289      11.683 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=575)      2.425      14.108         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/calib_done
 CLMS_18_317/Y0                    td                    0.196      14.304 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.113      15.417         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.556 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.556         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      19.459 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.555         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.555         Logic Levels: 3  
                                                                                   Logic: 4.527ns(55.471%), Route: 3.634ns(44.529%)
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/index[1]/opit_0_L5Q_perm/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     1.585      10.030         gmii_clk         
 CLMA_194_168/CLK                                                          r       param_manager_inst/index[1]/opit_0_L5Q_perm/CLK

 CLMA_194_168/Q3                   tco                   0.286      10.316 f       param_manager_inst/index[1]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       3.743      14.059         nt_led[2]        
 IOL_19_373/DO                     td                    0.139      14.198 f       led_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000      14.198         led_obuf[2]/ntO  
 IOBS_TB_17_376/PAD                td                    3.853      18.051 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.107      18.158         led[2]           
 A2                                                                        f       led[2] (port)    

 Data arrival time                                                  18.158         Logic Levels: 2  
                                                                                   Logic: 4.278ns(52.633%), Route: 3.850ns(47.367%)
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/index[3]/opit_0_L5Q_perm/CLK
Endpoint    : led[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     1.585      10.030         gmii_clk         
 CLMA_194_168/CLK                                                          r       param_manager_inst/index[3]/opit_0_L5Q_perm/CLK

 CLMA_194_168/Q1                   tco                   0.289      10.319 f       param_manager_inst/index[3]/opit_0_L5Q_perm/Q
                                   net (fanout=18)       3.675      13.994         nt_led[4]        
 IOL_35_373/DO                     td                    0.139      14.133 f       led_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000      14.133         led_obuf[4]/ntO  
 IOBS_TB_33_376/PAD                td                    3.853      17.986 f       led_obuf[4]/opit_0/O
                                   net (fanout=1)        0.087      18.073         led[4]           
 A3                                                                        f       led[4] (port)    

 Data arrival time                                                  18.073         Logic Levels: 2  
                                                                                   Logic: 4.281ns(53.226%), Route: 3.762ns(46.774%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rxd[0]    
 IOBD_72_376/DIN                   td                    1.047       1.118 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rxd[1]    
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.052       5.950           0.898           Low Pulse Width   DRM_142_24/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.052       5.950           0.898           High Pulse Width  DRM_142_24/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.330       5.950           0.620           High Pulse Width  CLMS_146_9/CLK          u_ov5640/cmos1_8_16bit/de_in0/opit_0/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.052       5.950           0.898           Low Pulse Width   DRM_142_44/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.052       5.950           0.898           High Pulse Width  DRM_142_44/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.330       5.950           0.620           Low Pulse Width   CLMS_150_41/CLK         u_ov5640/cmos2_8_16bit/de_cnt/opit_0_L5Q/CLK
====================================================================================================

{hdmi_in_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.435       3.333           0.898           Low Pulse Width   DRM_82_108/CLKA[0]      u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.435       3.333           0.898           High Pulse Width  DRM_82_108/CLKA[0]      u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.435       3.333           0.898           High Pulse Width  DRM_54_108/CLKA[0]      u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{eth_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width  IOL_71_373/CLK_SYS      udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_71_373/CLK_SYS      udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_311_374/CLK_SYS     udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.862       10.000          1.138           High Pulse Width  APM_106_116/CLK         u_rotate_image/u_rotate_mult0/N2/gopapm/CLK
 8.862       10.000          1.138           Low Pulse Width   APM_106_116/CLK         u_rotate_image/u_rotate_mult0/N2/gopapm/CLK
 8.862       10.000          1.138           High Pulse Width  APM_106_104/CLK         u_rotate_image/u_rotate_mult1/N2/gopapm/CLK
====================================================================================================

{clk_200m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.362       2.500           1.138           Low Pulse Width   APM_206_228/CLK         u_zoom_image/mult_fra0/N2/gopapm/CLK
 1.362       2.500           1.138           High Pulse Width  APM_206_228/CLK         u_zoom_image/mult_fra0/N2/gopapm/CLK
 1.362       2.500           1.138           Low Pulse Width   APM_206_140/CLK         u_zoom_image/mult_fra0_0/N2/gopapm/CLK
====================================================================================================

{clk_25m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.580      20.000          0.420           High Pulse Width  CLMA_182_12/CLK         u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_182_12/CLK         u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_182_12/CLK         u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
====================================================================================================

{clk_10m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_234_108/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_234_108/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_234_108/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_720p60Hz} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.598       6.736           1.138           High Pulse Width  APM_258_140/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N11/gopapm/CLK
 5.598       6.736           1.138           High Pulse Width  APM_258_128/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N135/gopapm/CLK
 5.599       6.737           1.138           Low Pulse Width   APM_258_140/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N11/gopapm/CLK
====================================================================================================

{clk_20k} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24999.102   25000.000       0.898           Low Pulse Width   DRM_178_4/CLKA[0]       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 24999.102   25000.000       0.898           High Pulse Width  DRM_178_4/CLKA[0]       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 24999.102   25000.000       0.898           Low Pulse Width   DRM_178_4/CLKB[0]       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_38_109/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_38_109/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_34_113/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : cmos1_data[4] (port)
Endpoint    : u_ov5640/cmos1_d_d0[4]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 W11                                                     0.000       1.000 f       cmos1_data[4] (port)
                                   net (fanout=1)        0.041       1.041         cmos1_data[4]    
 IOBS_TB_132_0/DIN                 td                    1.049       2.090 f       cmos1_data_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       2.090         cmos1_data_ibuf[4]/ntD
 IOL_135_5/RX_DATA_DD              td                    0.097       2.187 f       cmos1_data_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        5.898       8.085         nt_cmos1_data[4] 
 CLMS_134_13/AD                                                            f       u_ov5640/cmos1_d_d0[4]/opit_0/D

 Data arrival time                                                   8.085         Logic Levels: 2  
                                                                                   Logic: 1.146ns(16.175%), Route: 5.939ns(83.825%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N64             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.072         ntclkbufg_5      
 CLMS_134_13/CLK                                                           r       u_ov5640/cmos1_d_d0[4]/opit_0/CLK
 clock pessimism                                         0.000      15.072                          
 clock uncertainty                                      -0.250      14.822                          

 Setup time                                              0.024      14.846                          

 Data required time                                                 14.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.846                          
 Data arrival time                                                   8.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.761                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href (port)
Endpoint    : u_ov5640/cmos1_href_d0/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB10                                                    0.000       1.000 f       cmos1_href (port)
                                   net (fanout=1)        0.063       1.063         cmos1_href       
 IOBR_TB_148_0/DIN                 td                    0.918       1.981 f       cmos1_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.981         cmos1_href_ibuf/ntD
 IOL_151_5/RX_DATA_DD              td                    0.097       2.078 f       cmos1_href_ibuf/opit_1/OUT
                                   net (fanout=1)        5.930       8.008         nt_cmos1_href    
 CLMS_146_9/AD                                                             f       u_ov5640/cmos1_href_d0/opit_0/D

 Data arrival time                                                   8.008         Logic Levels: 2  
                                                                                   Logic: 1.015ns(14.483%), Route: 5.993ns(85.517%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N64             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.072         ntclkbufg_5      
 CLMS_146_9/CLK                                                            r       u_ov5640/cmos1_href_d0/opit_0/CLK
 clock pessimism                                         0.000      15.072                          
 clock uncertainty                                      -0.250      14.822                          

 Setup time                                              0.024      14.846                          

 Data required time                                                 14.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.846                          
 Data arrival time                                                   8.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.838                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[5] (port)
Endpoint    : u_ov5640/cmos1_d_d0[5]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB11                                                    0.000       1.000 f       cmos1_data[5] (port)
                                   net (fanout=1)        0.077       1.077         cmos1_data[5]    
 IOBS_TB_156_0/DIN                 td                    1.049       2.126 f       cmos1_data_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       2.126         cmos1_data_ibuf[5]/ntD
 IOL_159_5/RX_DATA_DD              td                    0.097       2.223 f       cmos1_data_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        1.648       3.871         nt_cmos1_data[5] 
 CLMS_322_9/Y6CD                   td                    0.103       3.974 f       CLKROUTE_0/Z     
                                   net (fanout=1)        3.866       7.840         ntR3901          
 CLMS_146_9/M0                                                             f       u_ov5640/cmos1_d_d0[5]/opit_0/D

 Data arrival time                                                   7.840         Logic Levels: 3  
                                                                                   Logic: 1.249ns(18.260%), Route: 5.591ns(81.740%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N64             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.072         ntclkbufg_5      
 CLMS_146_9/CLK                                                            r       u_ov5640/cmos1_d_d0[5]/opit_0/CLK
 clock pessimism                                         0.000      15.072                          
 clock uncertainty                                      -0.250      14.822                          

 Setup time                                             -0.068      14.754                          

 Data required time                                                 14.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.754                          
 Data arrival time                                                   7.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.914                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos1_8_16bit/image_data0[5]/opit_0/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[5]
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.172         ntclkbufg_5      
 CLMS_146_33/CLK                                                           r       u_ov5640/cmos1_8_16bit/image_data0[5]/opit_0/CLK

 CLMS_146_33/Q2                    tco                   0.180       3.352 f       u_ov5640/cmos1_8_16bit/image_data0[5]/opit_0/Q
                                   net (fanout=1)        0.266       3.618         u_ov5640/cmos1_d_16bit [5]
 DRM_142_24/DA0[5]                                                         f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[5]

 Data arrival time                                                   3.618         Logic Levels: 0  
                                                                                   Logic: 0.180ns(40.359%), Route: 0.266ns(59.641%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.375         ntclkbufg_5      
 DRM_142_24/CLKA[0]                                                        r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.200       3.391                          

 Hold time                                               0.119       3.510                          

 Data required time                                                  3.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.510                          
 Data arrival time                                                   3.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.172         ntclkbufg_5      
 CLMA_138_24/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK

 CLMA_138_24/Q0                    tco                   0.182       3.354 r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/Q
                                   net (fanout=1)        0.136       3.490         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr1 [1]
 CLMA_134_28/M2                                                            r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D

 Data arrival time                                                   3.490         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.375         ntclkbufg_5      
 CLMA_134_28/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.200       3.391                          

 Hold time                                              -0.011       3.380                          

 Data required time                                                  3.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.380                          
 Data arrival time                                                   3.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos1_8_16bit/pdata_i2[0]/opit_0/CLK
Endpoint    : u_ov5640/cmos1_8_16bit/image_data0[8]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.172         ntclkbufg_5      
 CLMA_138_25/CLK                                                           r       u_ov5640/cmos1_8_16bit/pdata_i2[0]/opit_0/CLK

 CLMA_138_25/Q3                    tco                   0.182       3.354 r       u_ov5640/cmos1_8_16bit/pdata_i2[0]/opit_0/Q
                                   net (fanout=1)        0.133       3.487         u_ov5640/cmos1_8_16bit/pdata_i2 [0]
 CLMA_138_29/M1                                                            r       u_ov5640/cmos1_8_16bit/image_data0[8]/opit_0/D

 Data arrival time                                                   3.487         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.778%), Route: 0.133ns(42.222%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.375         ntclkbufg_5      
 CLMA_138_29/CLK                                                           r       u_ov5640/cmos1_8_16bit/image_data0[8]/opit_0/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.011       3.376                          

 Data required time                                                  3.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.376                          
 Data arrival time                                                   3.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[7] (port)
Endpoint    : u_ov5640/cmos2_d_d0[7]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.512  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB9                                                     0.000       1.000 f       cmos2_data[7] (port)
                                   net (fanout=1)        0.080       1.080         cmos2_data[7]    
 IOBS_TB_128_0/DIN                 td                    1.049       2.129 f       cmos2_data_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       2.129         cmos2_data_ibuf[7]/ntD
 IOL_131_5/RX_DATA_DD              td                    0.097       2.226 f       cmos2_data_ibuf[7]/opit_1/OUT
                                   net (fanout=1)        6.776       9.002         nt_cmos2_data[7] 
 CLMS_130_37/M2                                                            f       u_ov5640/cmos2_d_d0[7]/opit_0/D

 Data arrival time                                                   9.002         Logic Levels: 2  
                                                                                   Logic: 1.146ns(14.321%), Route: 6.856ns(85.679%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.745      14.517         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      14.517 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.412         ntclkbufg_6      
 CLMS_130_37/CLK                                                           r       u_ov5640/cmos2_d_d0[7]/opit_0/CLK
 clock pessimism                                         0.000      15.412                          
 clock uncertainty                                      -0.250      15.162                          

 Setup time                                             -0.068      15.094                          

 Data required time                                                 15.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.094                          
 Data arrival time                                                   9.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.092                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[5] (port)
Endpoint    : u_ov5640/cmos2_d_d0[5]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.512  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB8                                                     0.000       1.000 f       cmos2_data[5] (port)
                                   net (fanout=1)        0.084       1.084         cmos2_data[5]    
 IOBS_TB_116_0/DIN                 td                    1.049       2.133 f       cmos2_data_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       2.133         cmos2_data_ibuf[5]/ntD
 IOL_119_5/RX_DATA_DD              td                    0.097       2.230 f       cmos2_data_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        6.531       8.761         nt_cmos2_data[5] 
 CLMA_134_40/M0                                                            f       u_ov5640/cmos2_d_d0[5]/opit_0/D

 Data arrival time                                                   8.761         Logic Levels: 2  
                                                                                   Logic: 1.146ns(14.766%), Route: 6.615ns(85.234%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.745      14.517         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      14.517 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.412         ntclkbufg_6      
 CLMA_134_40/CLK                                                           r       u_ov5640/cmos2_d_d0[5]/opit_0/CLK
 clock pessimism                                         0.000      15.412                          
 clock uncertainty                                      -0.250      15.162                          

 Setup time                                             -0.068      15.094                          

 Data required time                                                 15.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.094                          
 Data arrival time                                                   8.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.333                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[6] (port)
Endpoint    : u_ov5640/cmos2_d_d0[6]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.512  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 Y9                                                      0.000       1.000 f       cmos2_data[6] (port)
                                   net (fanout=1)        0.078       1.078         cmos2_data[6]    
 IOBD_129_0/DIN                    td                    1.049       2.127 f       cmos2_data_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       2.127         cmos2_data_ibuf[6]/ntD
 IOL_131_6/RX_DATA_DD              td                    0.097       2.224 f       cmos2_data_ibuf[6]/opit_1/OUT
                                   net (fanout=1)        0.831       3.055         nt_cmos2_data[6] 
 CLMA_94_8/Y6AB                    td                    0.101       3.156 f       CLKROUTE_2/Z     
                                   net (fanout=1)        5.292       8.448         ntR3903          
 CLMA_134_40/M1                                                            f       u_ov5640/cmos2_d_d0[6]/opit_0/D

 Data arrival time                                                   8.448         Logic Levels: 3  
                                                                                   Logic: 1.247ns(16.743%), Route: 6.201ns(83.257%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.745      14.517         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      14.517 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.412         ntclkbufg_6      
 CLMA_134_40/CLK                                                           r       u_ov5640/cmos2_d_d0[6]/opit_0/CLK
 clock pessimism                                         0.000      15.412                          
 clock uncertainty                                      -0.250      15.162                          

 Setup time                                             -0.068      15.094                          

 Data required time                                                 15.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.094                          
 Data arrival time                                                   8.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.861
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.745       2.617         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.617 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.512         ntclkbufg_6      
 CLMS_150_53/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK

 CLMS_150_53/Q3                    tco                   0.182       3.694 r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/Q
                                   net (fanout=1)        0.280       3.974         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr1 [4]
 CLMA_154_53/M1                                                            r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D

 Data arrival time                                                   3.974         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.394%), Route: 0.280ns(60.606%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.908       2.936         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.861         ntclkbufg_6      
 CLMA_154_53/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/CLK
 clock pessimism                                        -0.330       3.531                          
 clock uncertainty                                       0.200       3.731                          

 Hold time                                              -0.011       3.720                          

 Data required time                                                  3.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.720                          
 Data arrival time                                                   3.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos2_8_16bit/pdata_i0[1]/opit_0/CLK
Endpoint    : u_ov5640/cmos2_8_16bit/pdata_i1[1]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.861
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.745       2.617         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.617 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.512         ntclkbufg_6      
 CLMS_130_45/CLK                                                           r       u_ov5640/cmos2_8_16bit/pdata_i0[1]/opit_0/CLK

 CLMS_130_45/Y2                    tco                   0.236       3.748 r       u_ov5640/cmos2_8_16bit/pdata_i0[1]/opit_0/Q
                                   net (fanout=1)        0.234       3.982         u_ov5640/cmos2_8_16bit/pdata_i0 [1]
 CLMA_134_52/M3                                                            r       u_ov5640/cmos2_8_16bit/pdata_i1[1]/opit_0/D

 Data arrival time                                                   3.982         Logic Levels: 0  
                                                                                   Logic: 0.236ns(50.213%), Route: 0.234ns(49.787%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.908       2.936         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.861         ntclkbufg_6      
 CLMA_134_52/CLK                                                           r       u_ov5640/cmos2_8_16bit/pdata_i1[1]/opit_0/CLK
 clock pessimism                                        -0.330       3.531                          
 clock uncertainty                                       0.200       3.731                          

 Hold time                                              -0.011       3.720                          

 Data required time                                                  3.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.720                          
 Data arrival time                                                   3.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos2_8_16bit/pdata_i2[0]/opit_0/CLK
Endpoint    : u_ov5640/cmos2_8_16bit/image_data0[8]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.861
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.745       2.617         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.617 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.512         ntclkbufg_6      
 CLMS_130_53/CLK                                                           r       u_ov5640/cmos2_8_16bit/pdata_i2[0]/opit_0/CLK

 CLMS_130_53/Q3                    tco                   0.182       3.694 r       u_ov5640/cmos2_8_16bit/pdata_i2[0]/opit_0/Q
                                   net (fanout=1)        0.289       3.983         u_ov5640/cmos2_8_16bit/pdata_i2 [0]
 CLMA_138_56/M2                                                            r       u_ov5640/cmos2_8_16bit/image_data0[8]/opit_0/D

 Data arrival time                                                   3.983         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.641%), Route: 0.289ns(61.359%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.908       2.936         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.861         ntclkbufg_6      
 CLMA_138_56/CLK                                                           r       u_ov5640/cmos2_8_16bit/image_data0[8]/opit_0/CLK
 clock pessimism                                        -0.330       3.531                          
 clock uncertainty                                       0.200       3.731                          

 Hold time                                              -0.011       3.720                          

 Data required time                                                  3.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.720                          
 Data arrival time                                                   3.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_in_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_4      
 CLMA_146_68/CLK                                                           r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_146_68/Q0                    tco                   0.221       4.241 f       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.078       5.319         wr1_data_in_valid
                                   td                    0.222       5.541 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.541         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16001
 CLMA_70_96/Y3                     td                    0.387       5.928 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.249       6.177         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [3]
 CLMA_66_88/Y2                     td                    0.381       6.558 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=1)        0.283       6.841         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wwptr [3]
                                   td                    0.365       7.206 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.206         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.co [2]
 CLMA_66_100/COUT                  td                    0.044       7.250 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.250         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.co [6]
 CLMA_66_104/Y1                    td                    0.383       7.633 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.072       7.705         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158
 CLMA_66_104/C4                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.705         Logic Levels: 4  
                                                                                   Logic: 2.003ns(54.355%), Route: 1.682ns(45.645%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       8.029 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.029         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.067 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.495         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       9.495 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.895      10.390         ntclkbufg_4      
 CLMA_66_104/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.277      10.667                          
 clock uncertainty                                      -0.250      10.417                          

 Setup time                                             -0.094      10.323                          

 Data required time                                                 10.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.323                          
 Data arrival time                                                   7.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.618                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : hdmi_in_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_4      
 CLMA_146_68/CLK                                                           r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_146_68/Q0                    tco                   0.221       4.241 f       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.078       5.319         wr1_data_in_valid
                                   td                    0.222       5.541 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.541         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16001
 CLMA_70_96/COUT                   td                    0.044       5.585 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.585         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16003
                                   td                    0.044       5.629 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.629         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16005
 CLMA_70_100/COUT                  td                    0.044       5.673 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.673         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16007
                                   td                    0.044       5.717 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.717         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16009
 CLMA_70_104/Y3                    td                    0.387       6.104 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.247       6.351         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_66_104/C0                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.351         Logic Levels: 3  
                                                                                   Logic: 1.006ns(43.157%), Route: 1.325ns(56.843%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       8.029 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.029         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.067 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.495         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       9.495 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.895      10.390         ntclkbufg_4      
 CLMA_66_104/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.277      10.667                          
 clock uncertainty                                      -0.250      10.417                          

 Setup time                                             -0.150      10.267                          

 Data required time                                                 10.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.267                          
 Data arrival time                                                   6.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.916                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4
Path Group  : hdmi_in_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_4      
 CLMA_146_68/CLK                                                           r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_146_68/Q0                    tco                   0.221       4.241 f       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.078       5.319         wr1_data_in_valid
                                   td                    0.222       5.541 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.541         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16001
 CLMA_70_96/COUT                   td                    0.044       5.585 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.585         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16003
                                   td                    0.044       5.629 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.629         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16005
 CLMA_70_100/COUT                  td                    0.044       5.673 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.673         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16007
                                   td                    0.044       5.717 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.717         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16009
 CLMA_70_104/Y3                    td                    0.387       6.104 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.247       6.351         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMS_66_105/C4                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.351         Logic Levels: 3  
                                                                                   Logic: 1.006ns(43.157%), Route: 1.325ns(56.843%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       8.029 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.029         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.067 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.495         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       9.495 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.895      10.390         ntclkbufg_4      
 CLMS_66_105/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.277      10.667                          
 clock uncertainty                                      -0.250      10.417                          

 Setup time                                             -0.094      10.323                          

 Data required time                                                 10.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.323                          
 Data arrival time                                                   6.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.972                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_vs_flag/opit_0_L5Q_perm/L0
Path Group  : hdmi_in_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.295

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       1.363 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.895       3.724         ntclkbufg_4      
 CLMA_110_85/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[2]/opit_0_L5Q_perm/CLK

 CLMA_110_85/Q2                    tco                   0.180       3.904 f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[2]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       3.966         u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg [2]
 CLMA_110_85/D0                                                            f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_vs_flag/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.966         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_4      
 CLMA_110_85/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_vs_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.295       3.725                          
 clock uncertainty                                       0.200       3.925                          

 Hold time                                              -0.065       3.860                          

 Data required time                                                  3.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.860                          
 Data arrival time                                                   3.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.106                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D
Path Group  : hdmi_in_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       1.363 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.895       3.724         ntclkbufg_4      
 CLMA_66_104/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK

 CLMA_66_104/Q0                    tco                   0.182       3.906 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/Q
                                   net (fanout=1)        0.137       4.043         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr1 [3]
 CLMS_62_101/M2                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D

 Data arrival time                                                   4.043         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_4      
 CLMS_62_101/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Hold time                                              -0.011       3.932                          

 Data required time                                                  3.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.932                          
 Data arrival time                                                   4.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D
Path Group  : hdmi_in_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       1.363 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.895       3.724         ntclkbufg_4      
 CLMA_62_104/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK

 CLMA_62_104/Q0                    tco                   0.182       3.906 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/Q
                                   net (fanout=1)        0.137       4.043         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr1 [7]
 CLMA_66_100/M0                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D

 Data arrival time                                                   4.043         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_4      
 CLMA_66_100/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Hold time                                              -0.011       3.932                          

 Data required time                                                  3.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.932                          
 Data arrival time                                                   4.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[0]/opit_0_L5Q_perm/CE
Path Group  : eth_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     0.925       6.734         gmii_clk         
 CLMA_202_140/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/CLK

 CLMA_202_140/Q2                   tco                   0.224       6.958 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/Q
                                   net (fanout=2)        0.305       7.263         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num [2]
                                   td                    0.365       7.628 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.628         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [2]
 CLMA_214_140/COUT                 td                    0.044       7.672 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.672         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [4]
                                   td                    0.044       7.716 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.716         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [6]
 CLMA_214_144/COUT                 td                    0.044       7.760 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.760         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [8]
                                   td                    0.044       7.804 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.804         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [10]
 CLMA_214_148/COUT                 td                    0.044       7.848 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.848         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [12]
 CLMA_214_152/Y0                   td                    0.206       8.054 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_13/gateop_A2/Y0
                                   net (fanout=1)        0.468       8.522         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276 [13]
 CLMA_210_141/Y3                   td                    0.431       8.953 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N277.eq_6/gateop_A2/Y1
                                   net (fanout=18)       0.529       9.482         _N79             
 CLMS_186_153/Y2                   td                    0.381       9.863 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_pkt_done/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.304      10.167         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N323
 CLMA_194_160/Y1                   td                    0.244      10.411 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N839/gateop_perm/Z
                                   net (fanout=16)       0.553      10.964         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N839
 CLMA_214_136/CE                                                           f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.964         Logic Levels: 7  
                                                                                   Logic: 2.071ns(48.960%), Route: 2.159ns(51.040%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       9.193         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      11.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      12.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     0.895      13.650         gmii_clk         
 CLMA_214_136/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.065      14.715                          
 clock uncertainty                                      -0.250      14.465                          

 Setup time                                             -0.476      13.989                          

 Data required time                                                 13.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.989                          
 Data arrival time                                                  10.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.025                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[2]/opit_0_L5Q_perm/CE
Path Group  : eth_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     0.925       6.734         gmii_clk         
 CLMA_202_140/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/CLK

 CLMA_202_140/Q2                   tco                   0.224       6.958 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/Q
                                   net (fanout=2)        0.305       7.263         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num [2]
                                   td                    0.365       7.628 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.628         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [2]
 CLMA_214_140/COUT                 td                    0.044       7.672 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.672         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [4]
                                   td                    0.044       7.716 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.716         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [6]
 CLMA_214_144/COUT                 td                    0.044       7.760 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.760         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [8]
                                   td                    0.044       7.804 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.804         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [10]
 CLMA_214_148/COUT                 td                    0.044       7.848 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.848         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [12]
 CLMA_214_152/Y0                   td                    0.206       8.054 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_13/gateop_A2/Y0
                                   net (fanout=1)        0.468       8.522         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276 [13]
 CLMA_210_141/Y3                   td                    0.431       8.953 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N277.eq_6/gateop_A2/Y1
                                   net (fanout=18)       0.529       9.482         _N79             
 CLMS_186_153/Y2                   td                    0.381       9.863 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_pkt_done/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.304      10.167         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N323
 CLMA_194_160/Y1                   td                    0.244      10.411 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N839/gateop_perm/Z
                                   net (fanout=16)       0.553      10.964         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N839
 CLMA_214_136/CE                                                           f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.964         Logic Levels: 7  
                                                                                   Logic: 2.071ns(48.960%), Route: 2.159ns(51.040%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       9.193         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      11.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      12.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     0.895      13.650         gmii_clk         
 CLMA_214_136/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.065      14.715                          
 clock uncertainty                                      -0.250      14.465                          

 Setup time                                             -0.476      13.989                          

 Data required time                                                 13.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.989                          
 Data arrival time                                                  10.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.025                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[5]/opit_0_L5Q_perm/CE
Path Group  : eth_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     0.925       6.734         gmii_clk         
 CLMA_202_140/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/CLK

 CLMA_202_140/Q2                   tco                   0.224       6.958 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num[2]/opit_0/Q
                                   net (fanout=2)        0.305       7.263         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/data_byte_num [2]
                                   td                    0.365       7.628 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.628         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [2]
 CLMA_214_140/COUT                 td                    0.044       7.672 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.672         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [4]
                                   td                    0.044       7.716 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.716         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [6]
 CLMA_214_144/COUT                 td                    0.044       7.760 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.760         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [8]
                                   td                    0.044       7.804 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.804         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [10]
 CLMA_214_148/COUT                 td                    0.044       7.848 r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.848         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.co [12]
 CLMA_214_152/Y0                   td                    0.206       8.054 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276_1.fsub_13/gateop_A2/Y0
                                   net (fanout=1)        0.468       8.522         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N276 [13]
 CLMA_210_141/Y3                   td                    0.431       8.953 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N277.eq_6/gateop_A2/Y1
                                   net (fanout=18)       0.529       9.482         _N79             
 CLMS_186_153/Y2                   td                    0.381       9.863 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_pkt_done/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.304      10.167         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N323
 CLMA_194_160/Y1                   td                    0.244      10.411 f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N839/gateop_perm/Z
                                   net (fanout=16)       0.553      10.964         udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/N839
 CLMA_214_136/CE                                                           f       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[5]/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.964         Logic Levels: 7  
                                                                                   Logic: 2.071ns(48.960%), Route: 2.159ns(51.040%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       9.193         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      11.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      12.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     0.895      13.650         gmii_clk         
 CLMA_214_136/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_udp/u_udp_rx/rec_byte_num[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.065      14.715                          
 clock uncertainty                                      -0.250      14.465                          

 Setup time                                             -0.476      13.989                          

 Data required time                                                 13.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.989                          
 Data arrival time                                                  10.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.025                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_eth_ctrl/rec_data[4]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]
Path Group  : eth_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     0.895       5.650         gmii_clk         
 CLMA_210_200/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_eth_ctrl/rec_data[4]/opit_0/CLK

 CLMA_210_200/Q2                   tco                   0.183       5.833 r       udp_osd_inst/eth_udp_inst/u_eth_ctrl/rec_data[4]/opit_0/Q
                                   net (fanout=1)        0.390       6.223         udp_osd_inst/eth_udp_inst/rec_data [4]
 DRM_234_192/DA0[4]                                                        r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]

 Data arrival time                                                   6.223         Logic Levels: 0  
                                                                                   Logic: 0.183ns(31.937%), Route: 0.390ns(68.063%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     0.925       6.734         gmii_clk         
 DRM_234_192/CLKA[0]                                                       r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.200       5.869                          

 Hold time                                               0.102       5.971                          

 Data required time                                                  5.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.971                          
 Data arrival time                                                   6.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_eth_ctrl/rec_data[3]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : eth_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     0.895       5.650         gmii_clk         
 CLMA_210_201/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_eth_ctrl/rec_data[3]/opit_0/CLK

 CLMA_210_201/Q0                   tco                   0.182       5.832 r       udp_osd_inst/eth_udp_inst/u_eth_ctrl/rec_data[3]/opit_0/Q
                                   net (fanout=1)        0.393       6.225         udp_osd_inst/eth_udp_inst/rec_data [3]
 DRM_234_192/DA0[3]                                                        r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                   6.225         Logic Levels: 0  
                                                                                   Logic: 0.182ns(31.652%), Route: 0.393ns(68.348%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     0.925       6.734         gmii_clk         
 DRM_234_192/CLKA[0]                                                       r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.200       5.869                          

 Hold time                                               0.102       5.971                          

 Data required time                                                  5.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.971                          
 Data arrival time                                                   6.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/total_length[7]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/icmp_data_length[8]/opit_0_A2Q21/I01
Path Group  : eth_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     0.895       5.650         gmii_clk         
 CLMA_182_209/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/total_length[7]/opit_0/CLK

 CLMA_182_209/Q3                   tco                   0.182       5.832 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/total_length[7]/opit_0/Q
                                   net (fanout=2)        0.199       6.031         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/total_length [7]
 CLMA_186_208/A1                                                           r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/icmp_data_length[8]/opit_0_A2Q21/I01

 Data arrival time                                                   6.031         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     0.925       6.734         gmii_clk         
 CLMA_186_208/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_rx/icmp_data_length[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.200       5.869                          

 Hold time                                              -0.093       5.776                          

 Data required time                                                  5.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.776                          
 Data arrival time                                                   6.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.436
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.972       3.783         ntclkbufg_1      
 DRM_82_4/CLKB[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QB0[0]                   tco                   1.780       5.563 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=6)        0.946       6.509         u_rotate_image/dout [0]
 CLMS_74_73/Y1                     td                    0.151       6.660 f       u_rotate_image/addr_fifo_valid/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.793       7.453         u_rotate_image/addr_fifo_rd_en
                                   td                    0.222       7.675 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.675         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16637
 CLMS_78_9/Y3                      td                    0.387       8.062 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.236       8.298         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11 [3]
 CLMS_74_13/Y3                     td                    0.151       8.449 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N12[3]/gateop_perm/Z
                                   net (fanout=3)        0.496       8.945         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/rrptr [3]
                                   td                    0.368       9.313 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.313         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.co [2]
 CLMA_90_20/COUT                   td                    0.044       9.357 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.357         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.co [6]
 CLMA_90_24/Y1                     td                    0.366       9.723 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.353      10.076         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21
 CLMA_94_16/C4                                                             f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.076         Logic Levels: 5  
                                                                                   Logic: 3.469ns(55.125%), Route: 2.824ns(44.875%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.895      23.436         ntclkbufg_1      
 CLMA_94_16/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.281      23.717                          
 clock uncertainty                                      -0.150      23.567                          

 Setup time                                             -0.078      23.489                          

 Data required time                                                 23.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.489                          
 Data arrival time                                                  10.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.436
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.972       3.783         ntclkbufg_1      
 DRM_82_4/CLKB[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QB0[0]                   tco                   1.780       5.563 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=6)        0.772       6.335         u_rotate_image/dout [0]
 CLMS_74_73/Y3                     td                    0.358       6.693 f       u_rotate_image/fifo_data_valid/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.535       7.228         u_rotate_image/N170
                                   td                    0.222       7.450 f       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.450         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/_N16662
 CLMA_58_92/Y3                     td                    0.387       7.837 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.162       7.999         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N11 [3]
 CLMA_58_89/Y3                     td                    0.358       8.357 f       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N12[3]/gateop_perm/Z
                                   net (fanout=1)        0.478       8.835         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/rrptr [3]
                                   td                    0.368       9.203 f       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N24.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.203         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N24.co [2]
 CLMS_50_93/COUT                   td                    0.044       9.247 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.247         u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/N24.co [6]
 CLMS_50_97/Y0                     td                    0.123       9.370 r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.151       9.521         _N70             
 CLMS_50_97/C4                                                             r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.521         Logic Levels: 5  
                                                                                   Logic: 3.640ns(63.437%), Route: 2.098ns(36.563%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.895      23.436         ntclkbufg_1      
 CLMS_50_97/CLK                                                            r       u_rotate_image/u_store_image_data/U_ipml_fifo_store_image_data/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.281      23.717                          
 clock uncertainty                                      -0.150      23.567                          

 Setup time                                             -0.094      23.473                          

 Data required time                                                 23.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.473                          
 Data arrival time                                                   9.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.952                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.436
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.972       3.783         ntclkbufg_1      
 DRM_82_4/CLKB[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QB0[0]                   tco                   1.780       5.563 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=6)        0.946       6.509         u_rotate_image/dout [0]
 CLMS_74_73/Y1                     td                    0.151       6.660 f       u_rotate_image/addr_fifo_valid/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.793       7.453         u_rotate_image/addr_fifo_rd_en
                                   td                    0.222       7.675 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.675         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16637
 CLMS_78_9/COUT                    td                    0.044       7.719 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.719         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16639
                                   td                    0.044       7.763 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.763         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16641
 CLMS_78_13/Y3                     td                    0.387       8.150 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.234       8.384         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11 [7]
 CLMS_74_13/Y1                     td                    0.151       8.535 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N12[7]/gateop_perm/Z
                                   net (fanout=3)        0.323       8.858         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_94_12/COUT                   td                    0.397       9.255 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.255         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N24.co [6]
 CLMA_94_16/CIN                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                   9.255         Logic Levels: 5  
                                                                                   Logic: 3.176ns(58.041%), Route: 2.296ns(41.959%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.895      23.436         ntclkbufg_1      
 CLMA_94_16/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.281      23.717                          
 clock uncertainty                                      -0.150      23.567                          

 Setup time                                             -0.276      23.291                          

 Data required time                                                 23.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.291                          
 Data arrival time                                                   9.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.036                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[8]
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.779
  Launch Clock Delay      :  3.436
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.895       3.436         ntclkbufg_1      
 CLMA_90_12/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_90_12/Q2                     tco                   0.180       3.616 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.183       3.799         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/wr_addr [6]
 DRM_82_4/ADA0[8]                                                          f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[8]

 Data arrival time                                                   3.799         Logic Levels: 0  
                                                                                   Logic: 0.180ns(49.587%), Route: 0.183ns(50.413%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.968       3.779         ntclkbufg_1      
 DRM_82_4/CLKA[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.281       3.498                          
 clock uncertainty                                       0.000       3.498                          

 Hold time                                               0.162       3.660                          

 Data required time                                                  3.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.660                          
 Data arrival time                                                   3.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/u_rdata3_fifo/U_ipml_fifo_rdata3_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
Endpoint    : u_axi_ddr_top/u_rdata3_fifo/U_ipml_fifo_rdata3_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.757
  Launch Clock Delay      :  3.456
  Clock Pessimism Removal :  -0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.915       3.456         ntclkbufg_1      
 CLMA_58_88/CLK                                                            r       u_axi_ddr_top/u_rdata3_fifo/U_ipml_fifo_rdata3_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK

 CLMA_58_88/Q3                     tco                   0.178       3.634 f       u_axi_ddr_top/u_rdata3_fifo/U_ipml_fifo_rdata3_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/Q
                                   net (fanout=1)        0.058       3.692         u_axi_ddr_top/u_rdata3_fifo/U_ipml_fifo_rdata3_fifo/U_ipml_fifo_ctrl/rwptr1 [8]
 CLMA_58_89/AD                                                             f       u_axi_ddr_top/u_rdata3_fifo/U_ipml_fifo_rdata3_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D

 Data arrival time                                                   3.692         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.946       3.757         ntclkbufg_1      
 CLMA_58_89/CLK                                                            r       u_axi_ddr_top/u_rdata3_fifo/U_ipml_fifo_rdata3_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                        -0.285       3.472                          
 clock uncertainty                                       0.000       3.472                          

 Hold time                                               0.040       3.512                          

 Data required time                                                  3.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.512                          
 Data arrival time                                                   3.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst2/hybrid_filter_inst/pixel_ff[27]/opit_0/CLK
Endpoint    : image_filiter_inst2/hybrid_filter_inst/pixel_ff[43]/opit_0/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.436
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.895       3.436         ntclkbufg_1      
 CLMA_98_148/CLK                                                           r       image_filiter_inst2/hybrid_filter_inst/pixel_ff[27]/opit_0/CLK

 CLMA_98_148/Q3                    tco                   0.178       3.614 f       image_filiter_inst2/hybrid_filter_inst/pixel_ff[27]/opit_0/Q
                                   net (fanout=1)        0.058       3.672         image_filiter_inst2/hybrid_filter_inst/pixel_ff [27]
 CLMA_98_148/AD                                                            f       image_filiter_inst2/hybrid_filter_inst/pixel_ff[43]/opit_0/D

 Data arrival time                                                   3.672         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.925       3.736         ntclkbufg_1      
 CLMA_98_148/CLK                                                           r       image_filiter_inst2/hybrid_filter_inst/pixel_ff[43]/opit_0/CLK
 clock pessimism                                        -0.299       3.437                          
 clock uncertainty                                       0.000       3.437                          

 Hold time                                               0.040       3.477                          

 Data required time                                                  3.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.477                          
 Data arrival time                                                   3.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra0_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_r0_0/N2/gopapm/X[0]
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       2.807 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      0.925       3.732         ntR3909          
 APM_206_140/CLK                                                           r       u_zoom_image/mult_fra0_0/N2/gopapm/CLK

 APM_206_140/P[31]                 tco                   0.822       4.554 f       u_zoom_image/mult_fra0_0/N2/gopapm/P[7]
                                   net (fanout=3)        1.670       6.224         u_zoom_image/coe_mult_p0_0 [7]
 APM_206_328/X[0]                                                          f       u_zoom_image/mult_image_r0_0/N2/gopapm/X[0]

 Data arrival time                                                   6.224         Logic Levels: 0  
                                                                                   Logic: 0.822ns(32.986%), Route: 1.670ns(67.014%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       7.537 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.005       8.542         ntR3909          
 APM_206_328/CLK                                                           r       u_zoom_image/mult_image_r0_0/N2/gopapm/CLK
 clock pessimism                                         0.270       8.812                          
 clock uncertainty                                      -0.150       8.662                          

 Setup time                                             -1.731       6.931                          

 Data required time                                                  6.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.931                          
 Data arrival time                                                   6.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra0_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_r0_0/N2/gopapm/X[3]
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       2.807 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      0.925       3.732         ntR3909          
 APM_206_140/CLK                                                           r       u_zoom_image/mult_fra0_0/N2/gopapm/CLK

 APM_206_140/P[34]                 tco                   0.822       4.554 f       u_zoom_image/mult_fra0_0/N2/gopapm/P[10]
                                   net (fanout=3)        1.618       6.172         u_zoom_image/coe_mult_p0_0 [10]
 APM_206_328/X[3]                                                          f       u_zoom_image/mult_image_r0_0/N2/gopapm/X[3]

 Data arrival time                                                   6.172         Logic Levels: 0  
                                                                                   Logic: 0.822ns(33.689%), Route: 1.618ns(66.311%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       7.537 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.005       8.542         ntR3909          
 APM_206_328/CLK                                                           r       u_zoom_image/mult_image_r0_0/N2/gopapm/CLK
 clock pessimism                                         0.270       8.812                          
 clock uncertainty                                      -0.150       8.662                          

 Setup time                                             -1.731       6.931                          

 Data required time                                                  6.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.931                          
 Data arrival time                                                   6.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.759                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra0_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_r0_0/N2/gopapm/X[6]
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       2.807 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      0.925       3.732         ntR3909          
 APM_206_140/CLK                                                           r       u_zoom_image/mult_fra0_0/N2/gopapm/CLK

 APM_206_140/P[37]                 tco                   0.822       4.554 f       u_zoom_image/mult_fra0_0/N2/gopapm/P[13]
                                   net (fanout=3)        1.614       6.168         u_zoom_image/coe_mult_p0_0 [13]
 APM_206_328/X[6]                                                          f       u_zoom_image/mult_image_r0_0/N2/gopapm/X[6]

 Data arrival time                                                   6.168         Logic Levels: 0  
                                                                                   Logic: 0.822ns(33.744%), Route: 1.614ns(66.256%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       7.537 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.005       8.542         ntR3909          
 APM_206_328/CLK                                                           r       u_zoom_image/mult_image_r0_0/N2/gopapm/CLK
 clock pessimism                                         0.270       8.812                          
 clock uncertainty                                      -0.150       8.662                          

 Setup time                                             -1.731       6.931                          

 Data required time                                                  6.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.931                          
 Data arrival time                                                   6.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_image_g0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_g1/N2/gopapm/PI[0]
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.844
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       2.537 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      0.895       3.432         ntR3909          
 APM_206_240/CLK                                                           r       u_zoom_image/mult_image_g0/N2/gopapm/CLK

 APM_206_240/PO[0]                 tco                   0.239       3.671 r       u_zoom_image/mult_image_g0/N2/gopapm/PO[0]
                                   net (fanout=1)        0.000       3.671         u_zoom_image/mult_image0[2] [0]
 APM_206_252/PI[0]                                                         r       u_zoom_image/mult_image_g1/N2/gopapm/PI[0]

 Data arrival time                                                   3.671         Logic Levels: 0  
                                                                                   Logic: 0.239ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       2.807 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.037       3.844         ntR3909          
 APM_206_252/CLK                                                           r       u_zoom_image/mult_image_g1/N2/gopapm/CLK
 clock pessimism                                        -0.270       3.574                          
 clock uncertainty                                       0.000       3.574                          

 Hold time                                              -0.099       3.475                          

 Data required time                                                  3.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.475                          
 Data arrival time                                                   3.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_image_g0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_g1/N2/gopapm/PI[1]
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.844
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       2.537 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      0.895       3.432         ntR3909          
 APM_206_240/CLK                                                           r       u_zoom_image/mult_image_g0/N2/gopapm/CLK

 APM_206_240/PO[1]                 tco                   0.239       3.671 r       u_zoom_image/mult_image_g0/N2/gopapm/PO[1]
                                   net (fanout=1)        0.000       3.671         u_zoom_image/mult_image0[2] [1]
 APM_206_252/PI[1]                                                         r       u_zoom_image/mult_image_g1/N2/gopapm/PI[1]

 Data arrival time                                                   3.671         Logic Levels: 0  
                                                                                   Logic: 0.239ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       2.807 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.037       3.844         ntR3909          
 APM_206_252/CLK                                                           r       u_zoom_image/mult_image_g1/N2/gopapm/CLK
 clock pessimism                                        -0.270       3.574                          
 clock uncertainty                                       0.000       3.574                          

 Hold time                                              -0.099       3.475                          

 Data required time                                                  3.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.475                          
 Data arrival time                                                   3.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_image_g0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_g1/N2/gopapm/PI[2]
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.844
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       2.537 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      0.895       3.432         ntR3909          
 APM_206_240/CLK                                                           r       u_zoom_image/mult_image_g0/N2/gopapm/CLK

 APM_206_240/PO[2]                 tco                   0.239       3.671 r       u_zoom_image/mult_image_g0/N2/gopapm/PO[2]
                                   net (fanout=1)        0.000       3.671         u_zoom_image/mult_image0[2] [2]
 APM_206_252/PI[2]                                                         r       u_zoom_image/mult_image_g1/N2/gopapm/PI[2]

 Data arrival time                                                   3.671         Logic Levels: 0  
                                                                                   Logic: 0.239ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       2.807 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.037       3.844         ntR3909          
 APM_206_252/CLK                                                           r       u_zoom_image/mult_image_g1/N2/gopapm/CLK
 clock pessimism                                        -0.270       3.574                          
 clock uncertainty                                       0.000       3.574                          

 Hold time                                              -0.099       3.475                          

 Data required time                                                  3.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.475                          
 Data arrival time                                                   3.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.741
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_17/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK

 CLMA_182_17/Q0                    tco                   0.221       3.962 f       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/Q
                                   net (fanout=4)        0.365       4.327         u_ov5640/coms1_reg_config/clock_20k_cnt [0]
 CLMA_182_13/Y2                    td                    0.381       4.708 f       u_ov5640/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.256       4.964         u_ov5640/coms1_reg_config/_N9664
 CLMA_186_16/Y0                    td                    0.150       5.114 f       u_ov5640/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.508       5.622         u_ov5640/coms1_reg_config/N8
 CLMA_182_12/COUT                  td                    0.391       6.013 r       u_ov5640/coms1_reg_config/N11_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.013         u_ov5640/coms1_reg_config/_N16248
                                   td                    0.044       6.057 r       u_ov5640/coms1_reg_config/N11_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.057         u_ov5640/coms1_reg_config/_N16250
 CLMA_182_16/Y3                    td                    0.365       6.422 f       u_ov5640/coms1_reg_config/N11_2_7/gateop_A2/Y1
                                   net (fanout=1)        0.375       6.797         u_ov5640/coms1_reg_config/N1114 [8]
 CLMA_182_17/M2                                                            f       u_ov5640/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv/D

 Data arrival time                                                   6.797         Logic Levels: 4  
                                                                                   Logic: 1.552ns(50.785%), Route: 1.504ns(49.215%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      41.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      41.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      41.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083      41.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603      42.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      42.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895      43.441         ntclkbufg_7      
 CLMA_182_17/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv/CLK
 clock pessimism                                         0.299      43.740                          
 clock uncertainty                                      -0.150      43.590                          

 Setup time                                             -0.068      43.522                          

 Data required time                                                 43.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.522                          
 Data arrival time                                                   6.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.725                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.741
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_17/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK

 CLMA_182_17/Q0                    tco                   0.221       3.962 f       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/Q
                                   net (fanout=4)        0.365       4.327         u_ov5640/coms1_reg_config/clock_20k_cnt [0]
 CLMA_182_13/Y2                    td                    0.381       4.708 f       u_ov5640/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.256       4.964         u_ov5640/coms1_reg_config/_N9664
 CLMA_186_16/Y0                    td                    0.150       5.114 f       u_ov5640/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.508       5.622         u_ov5640/coms1_reg_config/N8
 CLMA_182_12/COUT                  td                    0.391       6.013 r       u_ov5640/coms1_reg_config/N11_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.013         u_ov5640/coms1_reg_config/_N16248
                                   td                    0.044       6.057 r       u_ov5640/coms1_reg_config/N11_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.057         u_ov5640/coms1_reg_config/_N16250
 CLMA_182_16/COUT                  td                    0.044       6.101 r       u_ov5640/coms1_reg_config/N11_2_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.101         u_ov5640/coms1_reg_config/_N16252
 CLMA_182_20/Y1                    td                    0.366       6.467 f       u_ov5640/coms1_reg_config/N11_2_9/gateop_A2/Y1
                                   net (fanout=1)        0.273       6.740         u_ov5640/coms1_reg_config/N1114 [10]
 CLMA_182_20/M0                                                            f       u_ov5640/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv/D

 Data arrival time                                                   6.740         Logic Levels: 5  
                                                                                   Logic: 1.597ns(53.251%), Route: 1.402ns(46.749%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      41.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      41.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      41.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083      41.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603      42.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      42.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895      43.441         ntclkbufg_7      
 CLMA_182_20/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv/CLK
 clock pessimism                                         0.285      43.726                          
 clock uncertainty                                      -0.150      43.576                          

 Setup time                                             -0.068      43.508                          

 Data required time                                                 43.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.508                          
 Data arrival time                                                   6.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.768                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms2_reg_config/clock_20k_cnt[6]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.741
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_21/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK

 CLMA_182_21/Q2                    tco                   0.223       3.964 f       u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/Q
                                   net (fanout=4)        0.352       4.316         u_ov5640/coms2_reg_config/clock_20k_cnt [0]
 CLMA_186_16/Y1                    td                    0.360       4.676 f       u_ov5640/coms2_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.251       4.927         u_ov5640/coms2_reg_config/_N9736
 CLMA_186_20/Y1                    td                    0.244       5.171 f       u_ov5640/coms2_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.398       5.569         u_ov5640/coms2_reg_config/N8
                                   td                    0.368       5.937 f       u_ov5640/coms2_reg_config/N11_2_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.937         u_ov5640/coms2_reg_config/_N16399
 CLMA_182_21/COUT                  td                    0.044       5.981 r       u_ov5640/coms2_reg_config/N11_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.981         u_ov5640/coms2_reg_config/_N16401
 CLMA_182_25/Y1                    td                    0.366       6.347 f       u_ov5640/coms2_reg_config/N11_2_5/gateop_A2/Y1
                                   net (fanout=1)        0.393       6.740         u_ov5640/coms2_reg_config/N1114 [6]
 CLMA_182_20/M1                                                            f       u_ov5640/coms2_reg_config/clock_20k_cnt[6]/opit_0_inv/D

 Data arrival time                                                   6.740         Logic Levels: 4  
                                                                                   Logic: 1.605ns(53.518%), Route: 1.394ns(46.482%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      41.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      41.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      41.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083      41.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603      42.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      42.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895      43.441         ntclkbufg_7      
 CLMA_182_20/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[6]/opit_0_inv/CLK
 clock pessimism                                         0.285      43.726                          
 clock uncertainty                                      -0.150      43.576                          

 Setup time                                             -0.068      43.508                          

 Data required time                                                 43.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.508                          
 Data arrival time                                                   6.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.768                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_7      
 CLMA_182_12/CLK                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK

 CLMA_182_12/Q1                    tco                   0.184       3.625 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        0.212       3.837         u_ov5640/coms1_reg_config/clk_20k_regdiv
 CLMA_182_12/M0                                                            r       u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D

 Data arrival time                                                   3.837         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.465%), Route: 0.212ns(53.535%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_12/CLK                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
 clock pessimism                                        -0.299       3.442                          
 clock uncertainty                                       0.000       3.442                          

 Hold time                                              -0.011       3.431                          

 Data required time                                                  3.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.431                          
 Data arrival time                                                   3.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/CLK
Endpoint    : u_ov5640/coms2_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_7      
 CLMA_182_25/CLK                                                           r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/CLK

 CLMA_182_25/Q1                    tco                   0.184       3.625 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        0.288       3.913         u_ov5640/coms2_reg_config/clk_20k_regdiv
 CLMA_182_25/M0                                                            r       u_ov5640/coms2_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D

 Data arrival time                                                   3.913         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.983%), Route: 0.288ns(61.017%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_25/CLK                                                           r       u_ov5640/coms2_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
 clock pessimism                                        -0.299       3.442                          
 clock uncertainty                                       0.000       3.442                          

 Hold time                                              -0.011       3.431                          

 Data required time                                                  3.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.431                          
 Data arrival time                                                   3.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[5]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[5]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_7      
 CLMA_182_17/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[5]/opit_0_inv/CLK

 CLMA_182_17/Y0                    tco                   0.228       3.669 f       u_ov5640/coms1_reg_config/clock_20k_cnt[5]/opit_0_inv/Q
                                   net (fanout=2)        0.060       3.729         u_ov5640/coms1_reg_config/clock_20k_cnt [5]
 CLMA_182_16/Y0                    td                    0.184       3.913 r       u_ov5640/coms1_reg_config/N11_2_5/gateop_A2/Y0
                                   net (fanout=1)        0.131       4.044         u_ov5640/coms1_reg_config/N1114 [5]
 CLMA_182_17/AD                                                            r       u_ov5640/coms1_reg_config/clock_20k_cnt[5]/opit_0_inv/D

 Data arrival time                                                   4.044         Logic Levels: 1  
                                                                                   Logic: 0.412ns(68.325%), Route: 0.191ns(31.675%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_17/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[5]/opit_0_inv/CLK
 clock pessimism                                        -0.300       3.441                          
 clock uncertainty                                       0.000       3.441                          

 Hold time                                               0.034       3.475                          

 Data required time                                                  3.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.475                          
 Data arrival time                                                   4.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.569                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.437
  Launch Clock Delay      :  3.737
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 CLMS_242_113/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_113/Q3                   tco                   0.220       3.957 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.274       4.231         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_246_113/Y2                   td                    0.381       4.612 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.069       4.681         ms72xx_ctl/ms7200_ctl/_N95853
 CLMS_246_113/Y0                   td                    0.150       4.831 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.271       5.102         ms72xx_ctl/ms7200_ctl/_N95857
 CLMS_242_117/Y1                   td                    0.244       5.346 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.506       5.852         ms72xx_ctl/ms7200_ctl/N261
 CLMA_226_104/Y1                   td                    0.151       6.003 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.309       6.312         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_230_121/Y3                   td                    0.360       6.672 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.302       6.974         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_242_116/CECO                 td                    0.141       7.115 r       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.115         ntR1773          
 CLMA_242_120/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.115         Logic Levels: 6  
                                                                                   Logic: 1.647ns(48.757%), Route: 1.731ns(51.243%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285     101.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079     101.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603     102.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     102.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895     103.437         ntclkbufg_3      
 CLMA_242_120/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285     103.722                          
 clock uncertainty                                      -0.150     103.572                          

 Setup time                                             -0.563     103.009                          

 Data required time                                                103.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.009                          
 Data arrival time                                                   7.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.894                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.437
  Launch Clock Delay      :  3.737
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 CLMS_242_113/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_113/Q3                   tco                   0.220       3.957 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.274       4.231         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_246_113/Y2                   td                    0.381       4.612 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.069       4.681         ms72xx_ctl/ms7200_ctl/_N95853
 CLMS_246_113/Y0                   td                    0.150       4.831 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.271       5.102         ms72xx_ctl/ms7200_ctl/_N95857
 CLMS_242_117/Y1                   td                    0.244       5.346 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.506       5.852         ms72xx_ctl/ms7200_ctl/N261
 CLMA_226_104/Y1                   td                    0.151       6.003 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.309       6.312         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_230_121/Y3                   td                    0.360       6.672 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.302       6.974         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_242_116/CECO                 td                    0.141       7.115 r       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.115         ntR1773          
 CLMA_242_120/CECI                                                         r       ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.115         Logic Levels: 6  
                                                                                   Logic: 1.647ns(48.757%), Route: 1.731ns(51.243%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285     101.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079     101.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603     102.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     102.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895     103.437         ntclkbufg_3      
 CLMA_242_120/CLK                                                          r       ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285     103.722                          
 clock uncertainty                                      -0.150     103.572                          

 Setup time                                             -0.563     103.009                          

 Data required time                                                103.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.009                          
 Data arrival time                                                   7.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.894                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[3]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.437
  Launch Clock Delay      :  3.737
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 CLMS_242_113/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_113/Q3                   tco                   0.220       3.957 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.274       4.231         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_246_113/Y2                   td                    0.381       4.612 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.069       4.681         ms72xx_ctl/ms7200_ctl/_N95853
 CLMS_246_113/Y0                   td                    0.150       4.831 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.271       5.102         ms72xx_ctl/ms7200_ctl/_N95857
 CLMS_242_117/Y1                   td                    0.244       5.346 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.506       5.852         ms72xx_ctl/ms7200_ctl/N261
 CLMA_226_104/Y1                   td                    0.151       6.003 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.309       6.312         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_230_121/Y3                   td                    0.360       6.672 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.302       6.974         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_242_116/CECO                 td                    0.141       7.115 r       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.115         ntR1773          
 CLMA_242_120/CECI                                                         r       ms72xx_ctl/ms7200_ctl/data_in[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.115         Logic Levels: 6  
                                                                                   Logic: 1.647ns(48.757%), Route: 1.731ns(51.243%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285     101.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079     101.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603     102.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     102.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895     103.437         ntclkbufg_3      
 CLMA_242_120/CLK                                                          r       ms72xx_ctl/ms7200_ctl/data_in[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285     103.722                          
 clock uncertainty                                      -0.150     103.572                          

 Setup time                                             -0.563     103.009                          

 Data required time                                                103.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.009                          
 Data arrival time                                                   7.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.894                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[9]
Path Group  : clk_10m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.737
  Launch Clock Delay      :  3.437
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079       1.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       2.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895       3.437         ntclkbufg_3      
 CLMA_230_117/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_230_117/Q0                   tco                   0.182       3.619 r       ms72xx_ctl/ms7200_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.196       3.815         ms72xx_ctl/ms7200_ctl/cmd_index [4]
 DRM_234_108/ADA0[9]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[9]

 Data arrival time                                                   3.815         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.148%), Route: 0.196ns(51.852%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 DRM_234_108/CLKA[0]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.281       3.456                          
 clock uncertainty                                       0.000       3.456                          

 Hold time                                               0.127       3.583                          

 Data required time                                                  3.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.583                          
 Data arrival time                                                   3.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[8]
Path Group  : clk_10m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.737
  Launch Clock Delay      :  3.437
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079       1.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       2.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895       3.437         ntclkbufg_3      
 CLMA_230_113/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_113/Q3                   tco                   0.182       3.619 r       ms72xx_ctl/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.199       3.818         ms72xx_ctl/ms7200_ctl/cmd_index [3]
 DRM_234_108/ADA0[8]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[8]

 Data arrival time                                                   3.818         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 DRM_234_108/CLKA[0]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.281       3.456                          
 clock uncertainty                                       0.000       3.456                          

 Hold time                                               0.127       3.583                          

 Data required time                                                  3.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.583                          
 Data arrival time                                                   3.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[12]
Path Group  : clk_10m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.737
  Launch Clock Delay      :  3.437
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079       1.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       2.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895       3.437         ntclkbufg_3      
 CLMA_230_117/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[7]/opit_0_inv_A2Q21/CLK

 CLMA_230_117/Q3                   tco                   0.182       3.619 r       ms72xx_ctl/ms7200_ctl/cmd_index[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.201       3.820         ms72xx_ctl/ms7200_ctl/cmd_index [7]
 DRM_234_108/ADA0[12]                                                      r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[12]

 Data arrival time                                                   3.820         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.520%), Route: 0.201ns(52.480%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 DRM_234_108/CLKA[0]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.281       3.456                          
 clock uncertainty                                       0.000       3.456                          

 Hold time                                               0.127       3.583                          

 Data required time                                                  3.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.583                          
 Data arrival time                                                   3.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK
Endpoint    : udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[0]/opit_0_L5Q_perm/CE
Path Group  : clk_720p60Hz
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.516
  Launch Clock Delay      :  5.878
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.925       5.878         ntclkbufg_2      
 CLMS_186_117/CLK                                                          r       u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK

 CLMS_186_117/Q2                   tco                   0.223       6.101 f       u_sync_vg/pos_y[8]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.530       6.631         pos_y[7]         
 CLMA_186_116/COUT                 td                    0.397       7.028 r       udp_osd_inst/N29.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.028         udp_osd_inst/N29.co [6]
 CLMA_186_120/Y1                   td                    0.383       7.411 r       udp_osd_inst/N29.eq_4/gateop_A2/Y1
                                   net (fanout=5)        0.247       7.658         udp_osd_inst/N29 
 CLMA_190_120/Y3                   td                    0.222       7.880 f       udp_osd_inst/N69_5/gateop_perm/Z
                                   net (fanout=2)        0.356       8.236         udp_osd_inst/char_osd_inst/pixels_shifter_inst/N64
 CLMA_186_112/Y1                   td                    0.151       8.387 f       udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/gateop_perm/Z
                                   net (fanout=2)        0.255       8.642         udp_osd_inst/char_osd_inst/row_pixels_ready
 CLMA_186_108/Y2                   td                    0.150       8.792 f       udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/gateop_perm/Z
                                   net (fanout=6)        0.399       9.191         udp_osd_inst/char_osd_inst/char_next
 CLMA_182_88/Y3                    td                    0.162       9.353 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N79/gateop_perm/Z
                                   net (fanout=1)        0.148       9.501         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N79
 CLMA_182_88/Y2                    td                    0.150       9.651 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N358_5/gateop_perm/Z
                                   net (fanout=3)        0.352      10.003         udp_osd_inst/char_osd_inst/char_buf_reader_inst/_N96518
 CLMA_186_80/Y0                    td                    0.264      10.267 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786/gateop_perm/Z
                                   net (fanout=1)        0.359      10.626         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786
 CLMA_182_73/CECO                  td                    0.132      10.758 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=4)        0.000      10.758         ntR2038          
 CLMA_182_77/CECI                                                          f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.758         Logic Levels: 9  
                                                                                   Logic: 2.234ns(45.779%), Route: 2.646ns(54.221%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.285      14.832 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.832         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      14.870 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      15.333         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      15.411 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.014         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      16.014 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      17.105         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.074      17.179 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      18.094         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      18.094 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.895      18.989         ntclkbufg_2      
 CLMA_182_77/CLK                                                           r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343      19.332                          
 clock uncertainty                                      -0.150      19.182                          

 Setup time                                             -0.576      18.606                          

 Data required time                                                 18.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.606                          
 Data arrival time                                                  10.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK
Endpoint    : udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[1]/opit_0_L5Q_perm/CE
Path Group  : clk_720p60Hz
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.516
  Launch Clock Delay      :  5.878
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.925       5.878         ntclkbufg_2      
 CLMS_186_117/CLK                                                          r       u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK

 CLMS_186_117/Q2                   tco                   0.223       6.101 f       u_sync_vg/pos_y[8]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.530       6.631         pos_y[7]         
 CLMA_186_116/COUT                 td                    0.397       7.028 r       udp_osd_inst/N29.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.028         udp_osd_inst/N29.co [6]
 CLMA_186_120/Y1                   td                    0.383       7.411 r       udp_osd_inst/N29.eq_4/gateop_A2/Y1
                                   net (fanout=5)        0.247       7.658         udp_osd_inst/N29 
 CLMA_190_120/Y3                   td                    0.222       7.880 f       udp_osd_inst/N69_5/gateop_perm/Z
                                   net (fanout=2)        0.356       8.236         udp_osd_inst/char_osd_inst/pixels_shifter_inst/N64
 CLMA_186_112/Y1                   td                    0.151       8.387 f       udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/gateop_perm/Z
                                   net (fanout=2)        0.255       8.642         udp_osd_inst/char_osd_inst/row_pixels_ready
 CLMA_186_108/Y2                   td                    0.150       8.792 f       udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/gateop_perm/Z
                                   net (fanout=6)        0.399       9.191         udp_osd_inst/char_osd_inst/char_next
 CLMA_182_88/Y3                    td                    0.162       9.353 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N79/gateop_perm/Z
                                   net (fanout=1)        0.148       9.501         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N79
 CLMA_182_88/Y2                    td                    0.150       9.651 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N358_5/gateop_perm/Z
                                   net (fanout=3)        0.352      10.003         udp_osd_inst/char_osd_inst/char_buf_reader_inst/_N96518
 CLMA_186_80/Y0                    td                    0.264      10.267 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786/gateop_perm/Z
                                   net (fanout=1)        0.359      10.626         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786
 CLMA_182_73/CECO                  td                    0.132      10.758 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=4)        0.000      10.758         ntR2038          
 CLMA_182_77/CECI                                                          f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.758         Logic Levels: 9  
                                                                                   Logic: 2.234ns(45.779%), Route: 2.646ns(54.221%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.285      14.832 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.832         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      14.870 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      15.333         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      15.411 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.014         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      16.014 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      17.105         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.074      17.179 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      18.094         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      18.094 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.895      18.989         ntclkbufg_2      
 CLMA_182_77/CLK                                                           r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343      19.332                          
 clock uncertainty                                      -0.150      19.182                          

 Setup time                                             -0.576      18.606                          

 Data required time                                                 18.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.606                          
 Data arrival time                                                  10.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK
Endpoint    : udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[2]/opit_0_L5Q_perm/CE
Path Group  : clk_720p60Hz
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.516
  Launch Clock Delay      :  5.878
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.925       5.878         ntclkbufg_2      
 CLMS_186_117/CLK                                                          r       u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK

 CLMS_186_117/Q2                   tco                   0.223       6.101 f       u_sync_vg/pos_y[8]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.530       6.631         pos_y[7]         
 CLMA_186_116/COUT                 td                    0.397       7.028 r       udp_osd_inst/N29.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.028         udp_osd_inst/N29.co [6]
 CLMA_186_120/Y1                   td                    0.383       7.411 r       udp_osd_inst/N29.eq_4/gateop_A2/Y1
                                   net (fanout=5)        0.247       7.658         udp_osd_inst/N29 
 CLMA_190_120/Y3                   td                    0.222       7.880 f       udp_osd_inst/N69_5/gateop_perm/Z
                                   net (fanout=2)        0.356       8.236         udp_osd_inst/char_osd_inst/pixels_shifter_inst/N64
 CLMA_186_112/Y1                   td                    0.151       8.387 f       udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/gateop_perm/Z
                                   net (fanout=2)        0.255       8.642         udp_osd_inst/char_osd_inst/row_pixels_ready
 CLMA_186_108/Y2                   td                    0.150       8.792 f       udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/gateop_perm/Z
                                   net (fanout=6)        0.399       9.191         udp_osd_inst/char_osd_inst/char_next
 CLMA_182_88/Y3                    td                    0.162       9.353 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N79/gateop_perm/Z
                                   net (fanout=1)        0.148       9.501         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N79
 CLMA_182_88/Y2                    td                    0.150       9.651 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N358_5/gateop_perm/Z
                                   net (fanout=3)        0.352      10.003         udp_osd_inst/char_osd_inst/char_buf_reader_inst/_N96518
 CLMA_186_80/Y0                    td                    0.264      10.267 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786/gateop_perm/Z
                                   net (fanout=1)        0.359      10.626         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786
 CLMA_182_73/CECO                  td                    0.132      10.758 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=4)        0.000      10.758         ntR2038          
 CLMA_182_77/CECI                                                          f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.758         Logic Levels: 9  
                                                                                   Logic: 2.234ns(45.779%), Route: 2.646ns(54.221%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.285      14.832 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.832         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      14.870 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      15.333         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      15.411 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.014         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      16.014 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      17.105         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.074      17.179 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      18.094         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      18.094 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.895      18.989         ntclkbufg_2      
 CLMA_182_77/CLK                                                           r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343      19.332                          
 clock uncertainty                                      -0.150      19.182                          

 Setup time                                             -0.576      18.606                          

 Data required time                                                 18.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.606                          
 Data arrival time                                                  10.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.848                          
====================================================================================================

====================================================================================================

Startpoint  : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[8].u_divider_step/quotient[1]/opit_0_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[9].u_divider_step/quotient[2]/opit_0_L5Q_perm/L4
Path Group  : clk_720p60Hz
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.878
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.074       3.706 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915       4.621         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.621 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.895       5.516         ntclkbufg_2      
 CLMA_266_132/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[8].u_divider_step/quotient[1]/opit_0_L5Q_perm/CLK

 CLMA_266_132/Q1                   tco                   0.180       5.696 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[8].u_divider_step/quotient[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       5.754         adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/quotient_t[4] [1]
 CLMS_266_133/C4                                                           f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[9].u_divider_step/quotient[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.754         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.925       5.878         ntclkbufg_2      
 CLMS_266_133/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[9].u_divider_step/quotient[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.347       5.531                          
 clock uncertainty                                       0.000       5.531                          

 Hold time                                              -0.028       5.503                          

 Data required time                                                  5.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.503                          
 Data arrival time                                                   5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[11].u_divider_step/quotient[3]/opit_0_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[12].u_divider_step/quotient[4]/opit_0_L5Q_perm/L4
Path Group  : clk_720p60Hz
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.878
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.074       3.706 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915       4.621         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.621 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.895       5.516         ntclkbufg_2      
 CLMA_262_132/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[11].u_divider_step/quotient[3]/opit_0_L5Q_perm/CLK

 CLMA_262_132/Q2                   tco                   0.180       5.696 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[11].u_divider_step/quotient[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       5.754         adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/quotient_t[1] [3]
 CLMS_262_133/A4                                                           f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[12].u_divider_step/quotient[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.754         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.925       5.878         ntclkbufg_2      
 CLMS_262_133/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[12].u_divider_step/quotient[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.347       5.531                          
 clock uncertainty                                       0.000       5.531                          

 Hold time                                              -0.029       5.502                          

 Data required time                                                  5.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.502                          
 Data arrival time                                                   5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d[3]/opit_0_A2Q21/CLK
Endpoint    : udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr[4]/opit_0_A2Q21/I04
Path Group  : clk_720p60Hz
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.878
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.074       3.706 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915       4.621         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.621 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.895       5.516         ntclkbufg_2      
 CLMA_174_52/CLK                                                           r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d[3]/opit_0_A2Q21/CLK

 CLMA_174_52/Q1                    tco                   0.180       5.696 f       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d[3]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.059       5.755         udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d [3]
 CLMS_174_53/C4                                                            f       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr[4]/opit_0_A2Q21/I04

 Data arrival time                                                   5.755         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.925       5.878         ntclkbufg_2      
 CLMS_174_53/CLK                                                           r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.347       5.531                          
 clock uncertainty                                       0.000       5.531                          

 Hold time                                              -0.028       5.503                          

 Data required time                                                  5.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.503                          
 Data arrival time                                                   5.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_20k
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.644
  Launch Clock Delay      :  6.109
  Clock Pessimism Removal :  0.446

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_25/Q1                    tco                   0.224       3.965 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.219       5.184         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       5.184 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       6.109         u_ov5640/coms2_reg_config/clock_20k
 DRM_178_24/CLKB[0]                                                        r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_178_24/QB0[5]                 tco                   1.780       7.889 f       u_ov5640/coms2_reg_config/reg_data/iGopDrm/QB0[5]
                                   net (fanout=1)        0.327       8.216         u_ov5640/coms2_reg_config/i2c_data [21]
 CLMA_174_32/Y3                    td                    0.358       8.574 f       u_ov5640/coms2_reg_config/u1/N267_29/gateop/F
                                   net (fanout=1)        0.250       8.824         u_ov5640/coms2_reg_config/u1/_N25904
 CLMS_174_29/Y2                    td                    0.162       8.986 r       u_ov5640/coms2_reg_config/u1/N267_35/gateop_perm/Z
                                   net (fanout=1)        0.152       9.138         u_ov5640/coms2_reg_config/u1/_N25910
 CLMS_174_29/Y1                    td                    0.212       9.350 f       u_ov5640/coms2_reg_config/u1/N267_36/gateop/F
                                   net (fanout=1)        0.167       9.517         u_ov5640/coms2_reg_config/u1/_N25911
 CLMS_174_25/DD                                                            f       u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   9.517         Logic Levels: 3  
                                                                                   Logic: 2.512ns(73.709%), Route: 0.896ns(26.291%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285   50001.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038   50001.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463   50001.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083   50001.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603   50002.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50002.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895   50003.441         ntclkbufg_7      
 CLMA_182_25/Q1                    tco                   0.184   50003.625 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.124   50004.749         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000   50004.749 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895   50005.644         u_ov5640/coms2_reg_config/clock_20k
 CLMS_174_25/CLK                                                           r       u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.446   50006.090                          
 clock uncertainty                                      -0.050   50006.040                          

 Setup time                                             -0.123   50005.917                          

 Data required time                                              50005.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50005.917                          
 Data arrival time                                                   9.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49996.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_20k
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.784
  Launch Clock Delay      :  6.274
  Clock Pessimism Removal :  0.471

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_12/Q1                    tco                   0.224       3.965 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.384       5.349         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       5.349 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       6.274         u_ov5640/coms1_reg_config/clock_20k
 DRM_178_4/CLKB[0]                                                         r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_178_4/QB0[6]                  tco                   1.780       8.054 f       u_ov5640/coms1_reg_config/reg_data/iGopDrm/QB0[6]
                                   net (fanout=1)        0.400       8.454         u_ov5640/coms1_reg_config/i2c_data [22]
 CLMS_174_9/Y2                     td                    0.379       8.833 f       u_ov5640/coms1_reg_config/u1/N267_29/gateop/F
                                   net (fanout=1)        0.069       8.902         u_ov5640/coms1_reg_config/u1/_N25461
 CLMA_174_8/Y0                     td                    0.162       9.064 r       u_ov5640/coms1_reg_config/u1/N267_35/gateop_perm/Z
                                   net (fanout=1)        0.072       9.136         u_ov5640/coms1_reg_config/u1/_N25467
 CLMA_174_8/Y1                     td                    0.211       9.347 r       u_ov5640/coms1_reg_config/u1/N267_36/gateop/F
                                   net (fanout=1)        0.268       9.615         u_ov5640/coms1_reg_config/u1/_N25468
 CLMA_174_16/DD                                                            r       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   9.615         Logic Levels: 3  
                                                                                   Logic: 2.532ns(75.786%), Route: 0.809ns(24.214%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285   50001.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038   50001.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463   50001.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083   50001.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603   50002.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50002.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895   50003.441         ntclkbufg_7      
 CLMA_182_12/Q1                    tco                   0.184   50003.625 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.264   50004.889         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000   50004.889 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895   50005.784         u_ov5640/coms1_reg_config/clock_20k
 CLMA_174_16/CLK                                                           r       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.471   50006.255                          
 clock uncertainty                                      -0.050   50006.205                          

 Setup time                                             -0.127   50006.078                          

 Data required time                                              50006.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50006.078                          
 Data arrival time                                                   9.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49996.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I3
Path Group  : clk_20k
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.644
  Launch Clock Delay      :  6.109
  Clock Pessimism Removal :  0.446

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_25/Q1                    tco                   0.224       3.965 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.219       5.184         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       5.184 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       6.109         u_ov5640/coms2_reg_config/clock_20k
 DRM_178_24/CLKB[0]                                                        r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_178_24/QB0[1]                 tco                   1.780       7.889 f       u_ov5640/coms2_reg_config/reg_data/iGopDrm/QB0[1]
                                   net (fanout=1)        0.514       8.403         u_ov5640/coms2_reg_config/i2c_data [17]
 CLMA_182_33/Y1                    td                    0.469       8.872 f       u_ov5640/coms2_reg_config/u1/N267_18_muxf7/F
                                   net (fanout=1)        0.469       9.341         u_ov5640/coms2_reg_config/u1/_N25893
 CLMS_174_25/D0                                                            f       u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   9.341         Logic Levels: 1  
                                                                                   Logic: 2.249ns(69.585%), Route: 0.983ns(30.415%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285   50001.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038   50001.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463   50001.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083   50001.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603   50002.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50002.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895   50003.441         ntclkbufg_7      
 CLMA_182_25/Q1                    tco                   0.184   50003.625 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.124   50004.749         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000   50004.749 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895   50005.644         u_ov5640/coms2_reg_config/clock_20k
 CLMS_174_25/CLK                                                           r       u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.446   50006.090                          
 clock uncertainty                                      -0.050   50006.040                          

 Setup time                                             -0.148   50005.892                          

 Data required time                                              50005.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50005.892                          
 Data arrival time                                                   9.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49996.551                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640/coms2_reg_config/reg_data/iGopDrm/ADA0[5]
Path Group  : clk_20k
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.109
  Launch Clock Delay      :  5.644
  Clock Pessimism Removal :  -0.446

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_7      
 CLMA_182_25/Q1                    tco                   0.184       3.625 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.124       4.749         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       4.749 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895       5.644         u_ov5640/coms2_reg_config/clock_20k
 CLMA_182_32/CLK                                                           r       u_ov5640/coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_32/Q0                    tco                   0.182       5.826 r       u_ov5640/coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.233       6.059         u_ov5640/coms2_reg_config/reg_index [0]
 DRM_178_24/ADA0[5]                                                        r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/ADA0[5]

 Data arrival time                                                   6.059         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.855%), Route: 0.233ns(56.145%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_25/Q1                    tco                   0.224       3.965 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.219       5.184         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       5.184 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       6.109         u_ov5640/coms2_reg_config/clock_20k
 DRM_178_24/CLKA[0]                                                        r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKA[0]
 clock pessimism                                        -0.446       5.663                          
 clock uncertainty                                       0.000       5.663                          

 Hold time                                               0.127       5.790                          

 Data required time                                                  5.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.790                          
 Data arrival time                                                   6.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640/coms1_reg_config/reg_data/iGopDrm/ADA0[5]
Path Group  : clk_20k
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.274
  Launch Clock Delay      :  5.784
  Clock Pessimism Removal :  -0.471

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_7      
 CLMA_182_12/Q1                    tco                   0.184       3.625 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.264       4.889         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       4.889 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895       5.784         u_ov5640/coms1_reg_config/clock_20k
 CLMA_182_13/CLK                                                           r       u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_13/Q0                    tco                   0.182       5.966 r       u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.235       6.201         u_ov5640/coms1_reg_config/reg_index [0]
 DRM_178_4/ADA0[5]                                                         r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/ADA0[5]

 Data arrival time                                                   6.201         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.645%), Route: 0.235ns(56.355%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_12/Q1                    tco                   0.224       3.965 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.384       5.349         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       5.349 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       6.274         u_ov5640/coms1_reg_config/clock_20k
 DRM_178_4/CLKA[0]                                                         r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 clock pessimism                                        -0.471       5.803                          
 clock uncertainty                                       0.000       5.803                          

 Hold time                                               0.127       5.930                          

 Data required time                                                  5.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.930                          
 Data arrival time                                                   6.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ov5640/coms1_reg_config/reg_data/iGopDrm/ADB0[8]
Path Group  : clk_20k
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.274
  Launch Clock Delay      :  5.784
  Clock Pessimism Removal :  -0.471

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_7      
 CLMA_182_12/Q1                    tco                   0.184       3.625 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.264       4.889         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       4.889 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895       5.784         u_ov5640/coms1_reg_config/clock_20k
 CLMS_174_13/CLK                                                           r       u_ov5640/coms1_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK

 CLMS_174_13/Q2                    tco                   0.183       5.967 r       u_ov5640/coms1_reg_config/reg_index[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.197       6.164         u_ov5640/coms1_reg_config/reg_index [3]
 DRM_178_4/ADB0[8]                                                         r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/ADB0[8]

 Data arrival time                                                   6.164         Logic Levels: 0  
                                                                                   Logic: 0.183ns(48.158%), Route: 0.197ns(51.842%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_12/Q1                    tco                   0.224       3.965 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.384       5.349         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       5.349 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       6.274         u_ov5640/coms1_reg_config/clock_20k
 DRM_178_4/CLKB[0]                                                         r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
 clock pessimism                                        -0.471       5.803                          
 clock uncertainty                                       0.000       5.803                          

 Hold time                                               0.061       5.864                          

 Data required time                                                  5.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.864                          
 Data arrival time                                                   6.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.654
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_22_124/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_124/Q3                    tco                   0.220       7.321 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.657       7.978         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_30_168/Y3                    td                    0.358       8.336 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.260       8.596         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.964 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.964         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_168/Y2                    td                    0.202       9.166 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.360       9.526         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_160/Y3                    td                    0.151       9.677 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.451      10.128         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_30_172/COUT                  td                    0.387      10.515 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.515         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N14576
 CLMA_30_176/Y0                    td                    0.206      10.721 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.996      11.717         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMA_30_248/Y0                    td                    0.380      12.097 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.617      12.714         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24196
 CLMS_38_245/Y1                    td                    0.360      13.074 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[2]/gateop/F
                                   net (fanout=1)        0.315      13.389         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24359
 CLMS_22_245/D3                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  13.389         Logic Levels: 7  
                                                                                   Logic: 2.632ns(41.858%), Route: 3.656ns(58.142%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895      16.654         ntclkbufg_0      
 CLMS_22_245/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.417      17.071                          
 clock uncertainty                                      -0.150      16.921                          

 Setup time                                             -0.287      16.634                          

 Data required time                                                 16.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.634                          
 Data arrival time                                                  13.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.654
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_22_124/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_124/Q3                    tco                   0.220       7.321 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.657       7.978         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_30_168/Y3                    td                    0.358       8.336 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.260       8.596         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.964 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.964         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_168/Y2                    td                    0.202       9.166 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.360       9.526         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_160/Y3                    td                    0.151       9.677 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.451      10.128         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_30_172/COUT                  td                    0.387      10.515 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.515         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N14576
 CLMA_30_176/Y0                    td                    0.206      10.721 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.996      11.717         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMA_30_248/Y0                    td                    0.380      12.097 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.491      12.588         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24196
 CLMA_30_248/Y1                    td                    0.360      12.948 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[0]/gateop/F
                                   net (fanout=1)        0.398      13.346         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24357
 CLMS_22_245/A3                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  13.346         Logic Levels: 7  
                                                                                   Logic: 2.632ns(42.146%), Route: 3.613ns(57.854%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895      16.654         ntclkbufg_0      
 CLMS_22_245/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.417      17.071                          
 clock uncertainty                                      -0.150      16.921                          

 Setup time                                             -0.308      16.613                          

 Data required time                                                 16.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.613                          
 Data arrival time                                                  13.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.764
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_22_124/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_124/Q3                    tco                   0.220       7.321 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.657       7.978         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_30_168/Y3                    td                    0.358       8.336 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.260       8.596         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.964 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.964         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_168/Y2                    td                    0.202       9.166 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.360       9.526         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_160/Y3                    td                    0.151       9.677 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.451      10.128         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_30_172/COUT                  td                    0.387      10.515 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.515         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N14576
 CLMA_30_176/Y0                    td                    0.206      10.721 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.996      11.717         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMA_30_248/Y0                    td                    0.380      12.097 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.510      12.607         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24196
 CLMA_34_268/Y3                    td                    0.360      12.967 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[10]/gateop/F
                                   net (fanout=1)        0.484      13.451         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24367
 CLMS_22_265/B3                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  13.451         Logic Levels: 7  
                                                                                   Logic: 2.632ns(41.449%), Route: 3.718ns(58.551%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.005      16.764         ntclkbufg_0      
 CLMS_22_265/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.417      17.181                          
 clock uncertainty                                      -0.150      17.031                          

 Setup time                                             -0.287      16.744                          

 Data required time                                                 16.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.744                          
 Data arrival time                                                  13.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_27/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895       6.654         ntclkbufg_0      
 CLMA_58_124/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/CLK

 CLMA_58_124/Q0                    tco                   0.179       6.833 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/Q
                                   net (fanout=2)        0.255       7.088         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/dcd_wr_addr [22]
 CLMS_50_129/DD                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_27/ram16x1d/WD

 Data arrival time                                                   7.088         Logic Levels: 0  
                                                                                   Logic: 0.179ns(41.244%), Route: 0.255ns(58.756%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMS_50_129/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_27/ram16x1d/WCLK
 clock pessimism                                        -0.417       6.684                          
 clock uncertainty                                       0.000       6.684                          

 Hold time                                               0.293       6.977                          

 Data required time                                                  6.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.977                          
 Data arrival time                                                   7.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram32x1dp/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895       6.654         ntclkbufg_0      
 CLMA_58_144/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_144/Q0                    tco                   0.179       6.833 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.251       7.084         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_62_145/M0                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram32x1dp/WADM0

 Data arrival time                                                   7.084         Logic Levels: 0  
                                                                                   Logic: 0.179ns(41.628%), Route: 0.251ns(58.372%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMS_62_145/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram32x1dp/WCLK
 clock pessimism                                        -0.428       6.673                          
 clock uncertainty                                       0.000       6.673                          

 Hold time                                               0.293       6.966                          

 Data required time                                                  6.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.966                          
 Data arrival time                                                   7.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram32x1dp/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895       6.654         ntclkbufg_0      
 CLMA_58_144/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_144/Q0                    tco                   0.179       6.833 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.251       7.084         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_62_145/M0                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram32x1dp/WADM0

 Data arrival time                                                   7.084         Logic Levels: 0  
                                                                                   Logic: 0.179ns(41.628%), Route: 0.251ns(58.372%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMS_62_145/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram32x1dp/WCLK
 clock pessimism                                        -0.428       6.673                          
 clock uncertainty                                       0.000       6.673                          

 Hold time                                               0.293       6.966                          

 Data required time                                                  6.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.966                          
 Data arrival time                                                   7.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.436
  Launch Clock Delay      :  3.736
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.925       3.736         ntclkbufg_1      
 CLMS_94_177/CLK                                                           r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_94_177/Q0                    tco                   0.221       3.957 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=573)      1.712       5.669         rd3_rst          
 CLMS_146_37/RSCO                  td                    0.113       5.782 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.782         ntR414           
 CLMS_146_41/RSCO                  td                    0.113       5.895 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.895         ntR413           
 CLMS_146_45/RSCO                  td                    0.113       6.008 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.008         ntR412           
 CLMS_146_49/RSCO                  td                    0.113       6.121 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.121         ntR411           
 CLMS_146_53/RSCO                  td                    0.113       6.234 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.234         ntR410           
 CLMS_146_57/RSCO                  td                    0.113       6.347 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=6)        0.000       6.347         ntR409           
 CLMS_146_61/RSCO                  td                    0.113       6.460 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.460         ntR408           
 CLMS_146_69/RSCI                                                          f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.460         Logic Levels: 7  
                                                                                   Logic: 1.012ns(37.151%), Route: 1.712ns(62.849%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.895      23.436         ntclkbufg_1      
 CLMS_146_69/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.270      23.706                          
 clock uncertainty                                      -0.150      23.556                          

 Recovery time                                           0.000      23.556                          

 Data required time                                                 23.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.556                          
 Data arrival time                                                   6.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.436
  Launch Clock Delay      :  3.736
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.925       3.736         ntclkbufg_1      
 CLMS_94_177/CLK                                                           r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_94_177/Q0                    tco                   0.221       3.957 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=573)      1.712       5.669         rd3_rst          
 CLMS_146_37/RSCO                  td                    0.113       5.782 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.782         ntR414           
 CLMS_146_41/RSCO                  td                    0.113       5.895 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.895         ntR413           
 CLMS_146_45/RSCO                  td                    0.113       6.008 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.008         ntR412           
 CLMS_146_49/RSCO                  td                    0.113       6.121 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.121         ntR411           
 CLMS_146_53/RSCO                  td                    0.113       6.234 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.234         ntR410           
 CLMS_146_57/RSCO                  td                    0.113       6.347 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=6)        0.000       6.347         ntR409           
 CLMS_146_61/RSCO                  td                    0.113       6.460 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.460         ntR408           
 CLMS_146_69/RSCI                                                          f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS

 Data arrival time                                                   6.460         Logic Levels: 7  
                                                                                   Logic: 1.012ns(37.151%), Route: 1.712ns(62.849%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.895      23.436         ntclkbufg_1      
 CLMS_146_69/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.270      23.706                          
 clock uncertainty                                      -0.150      23.556                          

 Recovery time                                           0.000      23.556                          

 Data required time                                                 23.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.556                          
 Data arrival time                                                   6.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.436
  Launch Clock Delay      :  3.736
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.925       3.736         ntclkbufg_1      
 CLMS_94_177/CLK                                                           r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_94_177/Q0                    tco                   0.221       3.957 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=573)      1.712       5.669         rd3_rst          
 CLMS_146_37/RSCO                  td                    0.113       5.782 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.782         ntR414           
 CLMS_146_41/RSCO                  td                    0.113       5.895 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.895         ntR413           
 CLMS_146_45/RSCO                  td                    0.113       6.008 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.008         ntR412           
 CLMS_146_49/RSCO                  td                    0.113       6.121 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.121         ntR411           
 CLMS_146_53/RSCO                  td                    0.113       6.234 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.234         ntR410           
 CLMS_146_57/RSCO                  td                    0.113       6.347 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=6)        0.000       6.347         ntR409           
 CLMS_146_61/RSCO                  td                    0.113       6.460 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.460         ntR408           
 CLMS_146_69/RSCI                                                          f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                   6.460         Logic Levels: 7  
                                                                                   Logic: 1.012ns(37.151%), Route: 1.712ns(62.849%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.895      23.436         ntclkbufg_1      
 CLMS_146_69/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.270      23.706                          
 clock uncertainty                                      -0.150      23.556                          

 Recovery time                                           0.000      23.556                          

 Data required time                                                 23.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.556                          
 Data arrival time                                                   6.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.096                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.436
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.895       3.436         ntclkbufg_1      
 CLMS_134_93/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMS_134_93/Q0                    tco                   0.179       3.615 f       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=37)       0.240       3.855         image_filiter_inst/multiline_buffer_inst/srst
 DRM_142_88/RSTB[0]                                                        f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   3.855         Logic Levels: 0  
                                                                                   Logic: 0.179ns(42.721%), Route: 0.240ns(57.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.925       3.736         ntclkbufg_1      
 DRM_142_88/CLKB[0]                                                        r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.281       3.455                          
 clock uncertainty                                       0.000       3.455                          

 Removal time                                           -0.018       3.437                          

 Data required time                                                  3.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.437                          
 Data arrival time                                                   3.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.436
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.895       3.436         ntclkbufg_1      
 CLMS_134_93/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMS_134_93/Q0                    tco                   0.179       3.615 f       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=37)       0.240       3.855         image_filiter_inst/multiline_buffer_inst/srst
 DRM_142_88/RSTA[0]                                                        f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.855         Logic Levels: 0  
                                                                                   Logic: 0.179ns(42.721%), Route: 0.240ns(57.279%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.925       3.736         ntclkbufg_1      
 DRM_142_88/CLKA[0]                                                        r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.281       3.455                          
 clock uncertainty                                       0.000       3.455                          

 Removal time                                           -0.038       3.417                          

 Data required time                                                  3.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.417                          
 Data arrival time                                                   3.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.438                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.436
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.895       3.436         ntclkbufg_1      
 CLMS_134_93/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMS_134_93/Q0                    tco                   0.182       3.618 r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=37)       0.292       3.910         image_filiter_inst/multiline_buffer_inst/srst
 CLMA_138_81/RSCO                  td                    0.085       3.995 r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.995         ntR38            
 CLMA_138_85/RSCI                                                          r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.995         Logic Levels: 1  
                                                                                   Logic: 0.267ns(47.764%), Route: 0.292ns(52.236%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2517)     0.925       3.736         ntclkbufg_1      
 CLMA_138_85/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.281       3.455                          
 clock uncertainty                                       0.000       3.455                          

 Removal time                                            0.000       3.455                          

 Data required time                                                  3.455                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.455                          
 Data arrival time                                                   3.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.432
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_202_148/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_202_148/Q1                   tco                   0.223       3.955 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=686)      1.964       5.919         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMS_10_193/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   5.919         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.197%), Route: 1.964ns(89.803%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       7.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       8.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_10_193/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.270       8.702                          
 clock uncertainty                                      -0.150       8.552                          

 Recovery time                                          -0.476       8.076                          

 Data required time                                                  8.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.076                          
 Data arrival time                                                   5.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.432
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_202_148/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_202_148/Q1                   tco                   0.223       3.955 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=686)      1.964       5.919         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMS_10_193/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RS

 Data arrival time                                                   5.919         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.197%), Route: 1.964ns(89.803%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       7.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       8.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_10_193/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/CLK
 clock pessimism                                         0.270       8.702                          
 clock uncertainty                                      -0.150       8.552                          

 Recovery time                                          -0.476       8.076                          

 Data required time                                                  8.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.076                          
 Data arrival time                                                   5.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       2.807 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      0.925       3.732         ntR3909          
 CLMS_186_125/CLK                                                          r       u_zoom_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_186_125/Q0                   tco                   0.221       3.953 f       u_zoom_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=131)      2.332       6.285         zoom_rst         
 DRM_278_356/RSTA[0]                                                       f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.285         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.656%), Route: 2.332ns(91.344%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       7.537 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      1.005       8.542         ntR3909          
 DRM_278_356/CLKA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.270       8.812                          
 clock uncertainty                                      -0.150       8.662                          

 Recovery time                                          -0.088       8.574                          

 Data required time                                                  8.574                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.574                          
 Data arrival time                                                   6.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.289                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/RS
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.263

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       2.537 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      0.895       3.432         ntR3909          
 CLMS_202_149/CLK                                                          r       u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK

 CLMS_202_149/Q0                   tco                   0.179       3.611 f       u_ddr_rst/rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.129       3.740         ddr_rst          
 CLMA_202_148/RS                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/RS

 Data arrival time                                                   3.740         Logic Levels: 0  
                                                                                   Logic: 0.179ns(58.117%), Route: 0.129ns(41.883%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_202_148/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 clock pessimism                                        -0.263       3.469                          
 clock uncertainty                                       0.000       3.469                          

 Removal time                                           -0.181       3.288                          

 Data required time                                                  3.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.288                          
 Data arrival time                                                   3.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RS
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.263

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_122/CLK_USCM              td                    0.000       2.537 r       USCMROUTE_2/CLKOUT
                                   net (fanout=759)      0.895       3.432         ntR3909          
 CLMS_202_149/CLK                                                          r       u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK

 CLMS_202_149/Q0                   tco                   0.179       3.611 f       u_ddr_rst/rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.129       3.740         ddr_rst          
 CLMA_202_148/RS                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RS

 Data arrival time                                                   3.740         Logic Levels: 0  
                                                                                   Logic: 0.179ns(58.117%), Route: 0.129ns(41.883%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_202_148/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
 clock pessimism                                        -0.263       3.469                          
 clock uncertainty                                       0.000       3.469                          

 Removal time                                           -0.181       3.288                          

 Data required time                                                  3.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.288                          
 Data arrival time                                                   3.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_78_181/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_78_181/Q0                    tco                   0.182       3.614 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.278       3.892         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMS_62_181/RSCO                  td                    0.092       3.984 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.984         ntR1581          
 CLMS_62_185/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.984         Logic Levels: 1  
                                                                                   Logic: 0.274ns(49.638%), Route: 0.278ns(50.362%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_62_185/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.281       3.451                          
 clock uncertainty                                       0.000       3.451                          

 Removal time                                            0.000       3.451                          

 Data required time                                                  3.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.451                          
 Data arrival time                                                   3.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_out1/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.437
  Launch Clock Delay      :  3.737
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 CLMA_230_69/CLK                                                           r       rstn_out1/opit_0_inv/CLK

 CLMA_230_69/Q3                    tco                   0.220       3.957 f       rstn_out1/opit_0_inv/Q
                                   net (fanout=3)        0.776       4.733         nt_eth_rstn      
 CLMA_246_120/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.733         Logic Levels: 0  
                                                                                   Logic: 0.220ns(22.088%), Route: 0.776ns(77.912%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285     101.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079     101.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603     102.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     102.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895     103.437         ntclkbufg_3      
 CLMA_246_120/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.281     103.718                          
 clock uncertainty                                      -0.150     103.568                          

 Recovery time                                          -0.476     103.092                          

 Data required time                                                103.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.092                          
 Data arrival time                                                   4.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.359                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_out1/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.737
  Launch Clock Delay      :  3.437
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079       1.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       2.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895       3.437         ntclkbufg_3      
 CLMA_230_69/CLK                                                           r       rstn_out1/opit_0_inv/CLK

 CLMA_230_69/Q3                    tco                   0.182       3.619 r       rstn_out1/opit_0_inv/Q
                                   net (fanout=3)        0.565       4.184         nt_eth_rstn      
 CLMA_246_120/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.184         Logic Levels: 0  
                                                                                   Logic: 0.182ns(24.364%), Route: 0.565ns(75.636%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 CLMA_246_120/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.281       3.456                          
 clock uncertainty                                       0.000       3.456                          

 Removal time                                           -0.187       3.269                          

 Data required time                                                  3.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.269                          
 Data arrival time                                                   4.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.915                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[4]/opit_0_L5Q_perm/RS
Path Group  : clk_720p60Hz
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.516
  Launch Clock Delay      :  5.878
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.925       5.878         ntclkbufg_2      
 CLMS_150_245/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMS_150_245/Q0                   tco                   0.221       6.099 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1066)     2.027       8.126         sync_vg_100m     
 CLMA_294_132/RSCO                 td                    0.113       8.239 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[2].u_divider_step/remainder[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.239         ntR491           
 CLMA_294_136/RSCO                 td                    0.113       8.352 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[2].u_divider_step/divisor_kp[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.352         ntR490           
 CLMA_294_140/RSCO                 td                    0.113       8.465 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/divisor_kp[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.465         ntR489           
 CLMA_294_144/RSCO                 td                    0.113       8.578 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/remainder[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.578         ntR488           
 CLMA_294_148/RSCO                 td                    0.113       8.691 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/remainder[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.691         ntR487           
 CLMA_294_152/RSCO                 td                    0.113       8.804 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[4].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.804         ntR486           
 CLMA_294_156/RSCO                 td                    0.113       8.917 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/dividend_kp[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.917         ntR485           
 CLMA_294_160/RSCO                 td                    0.113       9.030 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.030         ntR484           
 CLMA_294_164/RSCO                 td                    0.113       9.143 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.143         ntR483           
 CLMA_294_168/RSCO                 td                    0.113       9.256 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.256         ntR482           
 CLMA_294_172/RSCI                                                         f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.256         Logic Levels: 10 
                                                                                   Logic: 1.351ns(39.994%), Route: 2.027ns(60.006%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.285      14.832 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.832         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      14.870 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      15.333         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      15.411 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.014         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      16.014 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      17.105         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.074      17.179 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      18.094         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      18.094 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.895      18.989         ntclkbufg_2      
 CLMA_294_172/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.332      19.321                          
 clock uncertainty                                      -0.150      19.171                          

 Recovery time                                           0.000      19.171                          

 Data required time                                                 19.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.171                          
 Data arrival time                                                   9.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.915                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[6]/opit_0_L5Q_perm/RS
Path Group  : clk_720p60Hz
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.516
  Launch Clock Delay      :  5.878
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.925       5.878         ntclkbufg_2      
 CLMS_150_245/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMS_150_245/Q0                   tco                   0.221       6.099 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1066)     2.027       8.126         sync_vg_100m     
 CLMA_294_132/RSCO                 td                    0.113       8.239 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[2].u_divider_step/remainder[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.239         ntR491           
 CLMA_294_136/RSCO                 td                    0.113       8.352 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[2].u_divider_step/divisor_kp[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.352         ntR490           
 CLMA_294_140/RSCO                 td                    0.113       8.465 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/divisor_kp[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.465         ntR489           
 CLMA_294_144/RSCO                 td                    0.113       8.578 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/remainder[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.578         ntR488           
 CLMA_294_148/RSCO                 td                    0.113       8.691 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/remainder[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.691         ntR487           
 CLMA_294_152/RSCO                 td                    0.113       8.804 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[4].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.804         ntR486           
 CLMA_294_156/RSCO                 td                    0.113       8.917 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/dividend_kp[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.917         ntR485           
 CLMA_294_160/RSCO                 td                    0.113       9.030 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.030         ntR484           
 CLMA_294_164/RSCO                 td                    0.113       9.143 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.143         ntR483           
 CLMA_294_168/RSCO                 td                    0.113       9.256 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.256         ntR482           
 CLMA_294_172/RSCI                                                         f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.256         Logic Levels: 10 
                                                                                   Logic: 1.351ns(39.994%), Route: 2.027ns(60.006%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.285      14.832 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.832         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      14.870 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      15.333         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      15.411 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.014         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      16.014 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      17.105         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.074      17.179 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      18.094         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      18.094 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.895      18.989         ntclkbufg_2      
 CLMA_294_172/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.332      19.321                          
 clock uncertainty                                      -0.150      19.171                          

 Recovery time                                           0.000      19.171                          

 Data required time                                                 19.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.171                          
 Data arrival time                                                   9.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.915                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[7]/opit_0_L5Q_perm/RS
Path Group  : clk_720p60Hz
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.516
  Launch Clock Delay      :  5.878
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.925       5.878         ntclkbufg_2      
 CLMS_150_245/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMS_150_245/Q0                   tco                   0.221       6.099 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1066)     2.027       8.126         sync_vg_100m     
 CLMA_294_132/RSCO                 td                    0.113       8.239 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[2].u_divider_step/remainder[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.239         ntR491           
 CLMA_294_136/RSCO                 td                    0.113       8.352 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[2].u_divider_step/divisor_kp[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.352         ntR490           
 CLMA_294_140/RSCO                 td                    0.113       8.465 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/divisor_kp[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.465         ntR489           
 CLMA_294_144/RSCO                 td                    0.113       8.578 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/remainder[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.578         ntR488           
 CLMA_294_148/RSCO                 td                    0.113       8.691 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/remainder[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.691         ntR487           
 CLMA_294_152/RSCO                 td                    0.113       8.804 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[4].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.804         ntR486           
 CLMA_294_156/RSCO                 td                    0.113       8.917 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/dividend_kp[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.917         ntR485           
 CLMA_294_160/RSCO                 td                    0.113       9.030 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.030         ntR484           
 CLMA_294_164/RSCO                 td                    0.113       9.143 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.143         ntR483           
 CLMA_294_168/RSCO                 td                    0.113       9.256 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.256         ntR482           
 CLMA_294_172/RSCI                                                         f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.256         Logic Levels: 10 
                                                                                   Logic: 1.351ns(39.994%), Route: 2.027ns(60.006%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.285      14.832 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.832         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      14.870 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      15.333         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      15.411 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.014         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      16.014 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      17.105         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.074      17.179 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      18.094         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      18.094 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.895      18.989         ntclkbufg_2      
 CLMA_294_172/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.332      19.321                          
 clock uncertainty                                      -0.150      19.171                          

 Recovery time                                           0.000      19.171                          

 Data required time                                                 19.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.171                          
 Data arrival time                                                   9.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.915                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_720p60Hz
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.878
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.074       3.706 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915       4.621         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.621 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.895       5.516         ntclkbufg_2      
 CLMA_190_124/CLK                                                          r       u_hdmi_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_190_124/Q0                   tco                   0.182       5.698 r       u_hdmi_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.625       6.323         rd2_rst          
 DRM_234_88/RSTB[0]                                                        r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.323         Logic Levels: 0  
                                                                                   Logic: 0.182ns(22.553%), Route: 0.625ns(77.447%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.925       5.878         ntclkbufg_2      
 DRM_234_88/CLKB[0]                                                        r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.343       5.535                          
 clock uncertainty                                       0.000       5.535                          

 Removal time                                           -0.063       5.472                          

 Data required time                                                  5.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.472                          
 Data arrival time                                                   6.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.851                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_720p60Hz
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.878
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.074       3.706 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915       4.621         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.621 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.895       5.516         ntclkbufg_2      
 CLMA_190_124/CLK                                                          r       u_hdmi_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_190_124/Q0                   tco                   0.182       5.698 r       u_hdmi_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.711       6.409         rd2_rst          
 DRM_234_148/RSTB[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.409         Logic Levels: 0  
                                                                                   Logic: 0.182ns(20.381%), Route: 0.711ns(79.619%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.925       5.878         ntclkbufg_2      
 DRM_234_148/CLKB[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.332       5.546                          
 clock uncertainty                                       0.000       5.546                          

 Removal time                                           -0.063       5.483                          

 Data required time                                                  5.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.483                          
 Data arrival time                                                   6.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.926                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_720p60Hz
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.878
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.074       3.706 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915       4.621         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.621 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.895       5.516         ntclkbufg_2      
 CLMA_190_124/CLK                                                          r       u_hdmi_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_190_124/Q0                   tco                   0.182       5.698 r       u_hdmi_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.738       6.436         rd2_rst          
 DRM_234_168/RSTB[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.436         Logic Levels: 0  
                                                                                   Logic: 0.182ns(19.783%), Route: 0.738ns(80.217%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3907          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.925       5.878         ntclkbufg_2      
 DRM_234_168/CLKB[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.332       5.546                          
 clock uncertainty                                       0.000       5.546                          

 Removal time                                           -0.063       5.483                          

 Data required time                                                  5.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.483                          
 Data arrival time                                                   6.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.953                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[24]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.764
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.223       7.324 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=619)      1.016       8.340         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_224/RSCO                  td                    0.113       8.453 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.453         ntR1395          
 CLMA_10_228/RSCO                  td                    0.113       8.566 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.566         ntR1394          
 CLMA_10_232/RSCO                  td                    0.113       8.679 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.679         ntR1393          
 CLMA_10_236/RSCO                  td                    0.113       8.792 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.792         ntR1392          
 CLMA_10_240/RSCO                  td                    0.113       8.905 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[246]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.905         ntR1391          
 CLMA_10_244/RSCO                  td                    0.113       9.018 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.018         ntR1390          
 CLMA_10_248/RSCO                  td                    0.113       9.131 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.131         ntR1389          
 CLMA_10_252/RSCO                  td                    0.113       9.244 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       9.244         ntR1388          
 CLMA_10_256/RSCO                  td                    0.113       9.357 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.357         ntR1387          
 CLMA_10_260/RSCO                  td                    0.113       9.470 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.470         ntR1386          
 CLMA_10_264/RSCO                  td                    0.113       9.583 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.583         ntR1385          
 CLMA_10_268/RSCO                  td                    0.113       9.696 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       9.696         ntR1384          
 CLMA_10_272/RSCO                  td                    0.113       9.809 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.809         ntR1383          
 CLMA_10_276/RSCO                  td                    0.113       9.922 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.922         ntR1382          
 CLMA_10_280/RSCO                  td                    0.113      10.035 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      10.035         ntR1381          
 CLMA_10_284/RSCO                  td                    0.113      10.148 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.148         ntR1380          
 CLMA_10_288/RSCO                  td                    0.113      10.261 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[223]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.261         ntR1379          
 CLMA_10_292/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[24]/opit_0_inv/RS

 Data arrival time                                                  10.261         Logic Levels: 17 
                                                                                   Logic: 2.144ns(67.848%), Route: 1.016ns(32.152%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.005      16.764         ntclkbufg_0      
 CLMA_10_292/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[24]/opit_0_inv/CLK
 clock pessimism                                         0.417      17.181                          
 clock uncertainty                                      -0.150      17.031                          

 Recovery time                                           0.000      17.031                          

 Data required time                                                 17.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.031                          
 Data arrival time                                                  10.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[58]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.764
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.223       7.324 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=619)      1.016       8.340         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_224/RSCO                  td                    0.113       8.453 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.453         ntR1395          
 CLMA_10_228/RSCO                  td                    0.113       8.566 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.566         ntR1394          
 CLMA_10_232/RSCO                  td                    0.113       8.679 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.679         ntR1393          
 CLMA_10_236/RSCO                  td                    0.113       8.792 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.792         ntR1392          
 CLMA_10_240/RSCO                  td                    0.113       8.905 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[246]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.905         ntR1391          
 CLMA_10_244/RSCO                  td                    0.113       9.018 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.018         ntR1390          
 CLMA_10_248/RSCO                  td                    0.113       9.131 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.131         ntR1389          
 CLMA_10_252/RSCO                  td                    0.113       9.244 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       9.244         ntR1388          
 CLMA_10_256/RSCO                  td                    0.113       9.357 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.357         ntR1387          
 CLMA_10_260/RSCO                  td                    0.113       9.470 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.470         ntR1386          
 CLMA_10_264/RSCO                  td                    0.113       9.583 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.583         ntR1385          
 CLMA_10_268/RSCO                  td                    0.113       9.696 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       9.696         ntR1384          
 CLMA_10_272/RSCO                  td                    0.113       9.809 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.809         ntR1383          
 CLMA_10_276/RSCO                  td                    0.113       9.922 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.922         ntR1382          
 CLMA_10_280/RSCO                  td                    0.113      10.035 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      10.035         ntR1381          
 CLMA_10_284/RSCO                  td                    0.113      10.148 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.148         ntR1380          
 CLMA_10_288/RSCO                  td                    0.113      10.261 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[223]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.261         ntR1379          
 CLMA_10_292/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[58]/opit_0_inv/RS

 Data arrival time                                                  10.261         Logic Levels: 17 
                                                                                   Logic: 2.144ns(67.848%), Route: 1.016ns(32.152%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.005      16.764         ntclkbufg_0      
 CLMA_10_292/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[58]/opit_0_inv/CLK
 clock pessimism                                         0.417      17.181                          
 clock uncertainty                                      -0.150      17.031                          

 Recovery time                                           0.000      17.031                          

 Data required time                                                 17.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.031                          
 Data arrival time                                                  10.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[60]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.764
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.223       7.324 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=619)      1.016       8.340         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_224/RSCO                  td                    0.113       8.453 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.453         ntR1395          
 CLMA_10_228/RSCO                  td                    0.113       8.566 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.566         ntR1394          
 CLMA_10_232/RSCO                  td                    0.113       8.679 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.679         ntR1393          
 CLMA_10_236/RSCO                  td                    0.113       8.792 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.792         ntR1392          
 CLMA_10_240/RSCO                  td                    0.113       8.905 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[246]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.905         ntR1391          
 CLMA_10_244/RSCO                  td                    0.113       9.018 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.018         ntR1390          
 CLMA_10_248/RSCO                  td                    0.113       9.131 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.131         ntR1389          
 CLMA_10_252/RSCO                  td                    0.113       9.244 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       9.244         ntR1388          
 CLMA_10_256/RSCO                  td                    0.113       9.357 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.357         ntR1387          
 CLMA_10_260/RSCO                  td                    0.113       9.470 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.470         ntR1386          
 CLMA_10_264/RSCO                  td                    0.113       9.583 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.583         ntR1385          
 CLMA_10_268/RSCO                  td                    0.113       9.696 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[7]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       9.696         ntR1384          
 CLMA_10_272/RSCO                  td                    0.113       9.809 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.809         ntR1383          
 CLMA_10_276/RSCO                  td                    0.113       9.922 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.922         ntR1382          
 CLMA_10_280/RSCO                  td                    0.113      10.035 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      10.035         ntR1381          
 CLMA_10_284/RSCO                  td                    0.113      10.148 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.148         ntR1380          
 CLMA_10_288/RSCO                  td                    0.113      10.261 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[223]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.261         ntR1379          
 CLMA_10_292/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[60]/opit_0_inv/RS

 Data arrival time                                                  10.261         Logic Levels: 17 
                                                                                   Logic: 2.144ns(67.848%), Route: 1.016ns(32.152%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.005      16.764         ntclkbufg_0      
 CLMA_10_292/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[60]/opit_0_inv/CLK
 clock pessimism                                         0.417      17.181                          
 clock uncertainty                                      -0.150      17.031                          

 Recovery time                                           0.000      17.031                          

 Data required time                                                 17.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.031                          
 Data arrival time                                                  10.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[151]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895       6.654         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.182       6.836 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=619)      0.300       7.136         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_66_212/RSCO                  td                    0.092       7.228 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.228         ntR1484          
 CLMA_66_216/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[151]/opit_0_inv/RS

 Data arrival time                                                   7.228         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.735%), Route: 0.300ns(52.265%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_66_216/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[151]/opit_0_inv/CLK
 clock pessimism                                        -0.428       6.673                          
 clock uncertainty                                       0.000       6.673                          

 Removal time                                            0.000       6.673                          

 Data required time                                                  6.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.673                          
 Data arrival time                                                   7.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[2]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895       6.654         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.182       6.836 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=619)      0.300       7.136         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_66_212/RSCO                  td                    0.092       7.228 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.228         ntR1484          
 CLMA_66_216/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[2]/opit_0_inv/RS

 Data arrival time                                                   7.228         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.735%), Route: 0.300ns(52.265%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_66_216/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.428       6.673                          
 clock uncertainty                                       0.000       6.673                          

 Removal time                                            0.000       6.673                          

 Data required time                                                  6.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.673                          
 Data arrival time                                                   7.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[3]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895       6.654         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_192/Q0                    tco                   0.182       6.836 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=619)      0.300       7.136         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_66_212/RSCO                  td                    0.092       7.228 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.228         ntR1484          
 CLMA_66_216/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[3]/opit_0_inv/RS

 Data arrival time                                                   7.228         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.735%), Route: 0.300ns(52.265%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_66_216/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[3]/opit_0_inv/CLK
 clock pessimism                                        -0.428       6.673                          
 clock uncertainty                                       0.000       6.673                          

 Removal time                                            0.000       6.673                          

 Data required time                                                  6.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.673                          
 Data arrival time                                                   7.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         zoom_clk         
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMS_46_173/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_46_173/Q1                    tco                   0.223       7.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=575)      1.703       9.027         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/calib_done
 CLMS_18_317/Y0                    td                    0.150       9.177 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        0.772       9.949         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106      10.055 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.055         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      13.284 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      13.380         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  13.380         Logic Levels: 3  
                                                                                   Logic: 3.708ns(59.054%), Route: 2.571ns(40.946%)
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/index[1]/opit_0_L5Q_perm/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     0.925       6.734         gmii_clk         
 CLMA_194_168/CLK                                                          r       param_manager_inst/index[1]/opit_0_L5Q_perm/CLK

 CLMA_194_168/Q3                   tco                   0.220       6.954 f       param_manager_inst/index[1]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       2.648       9.602         nt_led[2]        
 IOL_19_373/DO                     td                    0.106       9.708 f       led_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       9.708         led_obuf[2]/ntO  
 IOBS_TB_17_376/PAD                td                    3.238      12.946 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.107      13.053         led[2]           
 A2                                                                        f       led[2] (port)    

 Data arrival time                                                  13.053         Logic Levels: 2  
                                                                                   Logic: 3.564ns(56.401%), Route: 2.755ns(43.599%)
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/index[3]/opit_0_L5Q_perm/CLK
Endpoint    : led[4] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1861)     0.925       6.734         gmii_clk         
 CLMA_194_168/CLK                                                          r       param_manager_inst/index[3]/opit_0_L5Q_perm/CLK

 CLMA_194_168/Q1                   tco                   0.223       6.957 f       param_manager_inst/index[3]/opit_0_L5Q_perm/Q
                                   net (fanout=18)       2.603       9.560         nt_led[4]        
 IOL_35_373/DO                     td                    0.106       9.666 f       led_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000       9.666         led_obuf[4]/ntO  
 IOBS_TB_33_376/PAD                td                    3.238      12.904 f       led_obuf[4]/opit_0/O
                                   net (fanout=1)        0.087      12.991         led[4]           
 A3                                                                        f       led[4] (port)    

 Data arrival time                                                  12.991         Logic Levels: 2  
                                                                                   Logic: 3.567ns(57.008%), Route: 2.690ns(42.992%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rxd[0]    
 IOBD_72_376/DIN                   td                    0.735       0.806 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rxd[1]    
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.232       5.950           0.718           Low Pulse Width   DRM_142_24/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.232       5.950           0.718           High Pulse Width  DRM_142_24/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.454       5.950           0.496           High Pulse Width  CLMS_146_9/CLK          u_ov5640/cmos1_8_16bit/de_in0/opit_0/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.232       5.950           0.718           Low Pulse Width   DRM_142_44/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.232       5.950           0.718           High Pulse Width  DRM_142_44/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.454       5.950           0.496           Low Pulse Width   CLMS_150_41/CLK         u_ov5640/cmos2_8_16bit/de_cnt/opit_0_L5Q/CLK
====================================================================================================

{hdmi_in_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.615       3.333           0.718           Low Pulse Width   DRM_82_108/CLKA[0]      u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.615       3.333           0.718           High Pulse Width  DRM_82_108/CLKA[0]      u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.615       3.333           0.718           High Pulse Width  DRM_54_108/CLKA[0]      u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{eth_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           High Pulse Width  IOL_71_373/CLK_SYS      udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_71_373/CLK_SYS      udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_311_374/CLK_SYS     udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.090       10.000          0.910           High Pulse Width  APM_106_116/CLK         u_rotate_image/u_rotate_mult0/N2/gopapm/CLK
 9.090       10.000          0.910           Low Pulse Width   APM_106_116/CLK         u_rotate_image/u_rotate_mult0/N2/gopapm/CLK
 9.090       10.000          0.910           High Pulse Width  APM_106_104/CLK         u_rotate_image/u_rotate_mult1/N2/gopapm/CLK
====================================================================================================

{clk_200m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.590       2.500           0.910           Low Pulse Width   APM_206_228/CLK         u_zoom_image/mult_fra0/N2/gopapm/CLK
 1.590       2.500           0.910           High Pulse Width  APM_206_228/CLK         u_zoom_image/mult_fra0/N2/gopapm/CLK
 1.590       2.500           0.910           Low Pulse Width   APM_206_140/CLK         u_zoom_image/mult_fra0_0/N2/gopapm/CLK
====================================================================================================

{clk_25m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.664      20.000          0.336           High Pulse Width  CLMA_182_12/CLK         u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_182_12/CLK         u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_182_12/CLK         u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
====================================================================================================

{clk_10m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_234_108/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_234_108/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_234_108/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_720p60Hz} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.826       6.736           0.910           High Pulse Width  APM_258_140/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N11/gopapm/CLK
 5.826       6.736           0.910           High Pulse Width  APM_258_128/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N135/gopapm/CLK
 5.827       6.737           0.910           Low Pulse Width   APM_258_140/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N11/gopapm/CLK
====================================================================================================

{clk_20k} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24999.282   25000.000       0.718           Low Pulse Width   DRM_178_4/CLKA[0]       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 24999.282   25000.000       0.718           High Pulse Width  DRM_178_4/CLKA[0]       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 24999.282   25000.000       0.718           Low Pulse Width   DRM_178_4/CLKB[0]       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_38_109/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_38_109/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_34_113/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                             
+-------------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/place_route/multimedia_video_processor_pnr.adf       
| Output     | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/report_timing/multimedia_video_processor_rtp.adf     
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/report_timing/multimedia_video_processor.rtr         
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/report_timing/rtr.db                                 
+-------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,325 MB
Total CPU time to report_timing completion : 0h:0m:25s
Process Total CPU time to report_timing completion : 0h:0m:32s
Total real time to report_timing completion : 0h:0m:26s
