

================================================================
== Vitis HLS Report for 'compute_add'
================================================================
* Date:           Wed Jul 31 17:01:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6208|     6208|  62.080 us|  62.080 us|  6208|  6208|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln11_for_each_i  |     6206|     6206|        17|          2|          1|  3096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 2, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout3, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_9, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r" [Deit_cpp/src/add.cpp:11]   --->   Operation 23 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y" [Deit_cpp/src/add.cpp:11]   --->   Operation 24 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x" [Deit_cpp/src/add.cpp:11]   --->   Operation 25 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i64 %y_read" [Deit_cpp/src/add.cpp:11]   --->   Operation 26 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.75ns)   --->   "%icmp_ln813 = icmp_ne  i5 %trunc_ln11, i5 0"   --->   Operation 27 'icmp' 'icmp_ln813' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.20ns)   --->   "%select_ln813 = select i1 %icmp_ln813, i32 2, i32 1"   --->   Operation 28 'select' 'select_ln813' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln11, i3 0"   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i8 %shl_ln" [Deit_cpp/src/add.cpp:11]   --->   Operation 30 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln11 = store i12 0, i12 %i" [Deit_cpp/src/add.cpp:11]   --->   Operation 31 'store' 'store_ln11' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.body.i.i" [Deit_cpp/src/add.cpp:11]   --->   Operation 32 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_5 = load i12 %i" [Deit_cpp/src/add.cpp:11]   --->   Operation 33 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%icmp_ln11 = icmp_eq  i12 %i_5, i12 3096" [Deit_cpp/src/add.cpp:11]   --->   Operation 34 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3096, i64 3096, i64 3096"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.80ns)   --->   "%add_ln11 = add i12 %i_5, i12 1" [Deit_cpp/src/add.cpp:11]   --->   Operation 36 'add' 'add_ln11' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.body.i.i.split, void %for.end" [Deit_cpp/src/add.cpp:11]   --->   Operation 37 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %i_5, i5 0" [Deit_cpp/src/add.cpp:18]   --->   Operation 38 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i17 %shl_ln1" [Deit_cpp/src/add.cpp:18]   --->   Operation 39 'zext' 'zext_ln18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.08ns)   --->   "%add_ln18 = add i64 %zext_ln18, i64 %x_read" [Deit_cpp/src/add.cpp:18]   --->   Operation 40 'add' 'add_ln18' <Predicate = (!icmp_ln11)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln18, i32 5, i32 63" [Deit_cpp/src/add.cpp:18]   --->   Operation 41 'partselect' 'trunc_ln18_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.08ns)   --->   "%add_ln813 = add i64 %zext_ln18, i64 %y_read"   --->   Operation 42 'add' 'add_ln813' <Predicate = (!icmp_ln11)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln813_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln813, i32 5, i32 63"   --->   Operation 43 'partselect' 'trunc_ln813_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln813 = br i1 %icmp_ln813, void %for.body.i.i.split._crit_edge, void"   --->   Operation 44 'br' 'br_ln813' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.08ns)   --->   "%add_ln18_1 = add i64 %zext_ln18, i64 %out_read" [Deit_cpp/src/add.cpp:18]   --->   Operation 45 'add' 'add_ln18_1' <Predicate = (!icmp_ln11)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln18_9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln18_1, i32 5, i32 63" [Deit_cpp/src/add.cpp:18]   --->   Operation 46 'partselect' 'trunc_ln18_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln11 = store i12 %add_ln11, i12 %i" [Deit_cpp/src/add.cpp:11]   --->   Operation 47 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i59 %trunc_ln18_1" [Deit_cpp/src/add.cpp:18]   --->   Operation 48 'sext' 'sext_ln18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%inout2_addr = getelementptr i256 %inout2, i64 %sext_ln18" [Deit_cpp/src/add.cpp:18]   --->   Operation 49 'getelementptr' 'inout2_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 50 [7/7] (7.30ns)   --->   "%inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 50 'readreq' 'inout2_load_req' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i59 %trunc_ln813_s"   --->   Operation 51 'sext' 'sext_ln813' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%inout3_addr = getelementptr i256 %inout3, i64 %sext_ln813"   --->   Operation 52 'getelementptr' 'inout3_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 53 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813"   --->   Operation 53 'readreq' 'empty' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 54 [6/7] (7.30ns)   --->   "%inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 54 'readreq' 'inout2_load_req' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 55 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813"   --->   Operation 55 'readreq' 'empty' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 56 [5/7] (7.30ns)   --->   "%inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 56 'readreq' 'inout2_load_req' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 57 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813"   --->   Operation 57 'readreq' 'empty' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 58 [4/7] (7.30ns)   --->   "%inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 58 'readreq' 'inout2_load_req' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 59 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813"   --->   Operation 59 'readreq' 'empty' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 60 [3/7] (7.30ns)   --->   "%inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 60 'readreq' 'inout2_load_req' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 61 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813"   --->   Operation 61 'readreq' 'empty' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 62 [2/7] (7.30ns)   --->   "%inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 62 'readreq' 'inout2_load_req' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 63 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813"   --->   Operation 63 'readreq' 'empty' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 64 [1/7] (7.30ns)   --->   "%inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 64 'readreq' 'inout2_load_req' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813"   --->   Operation 65 'readreq' 'empty' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/add.cpp:13]   --->   Operation 66 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [Deit_cpp/src/add.cpp:11]   --->   Operation 67 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (7.30ns)   --->   "%inout2_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %inout2_addr" [Deit_cpp/src/add.cpp:18]   --->   Operation 68 'read' 'inout2_addr_read' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i256 %inout2_addr_read" [Deit_cpp/src/add.cpp:18]   --->   Operation 69 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln18_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 192, i32 223" [Deit_cpp/src/add.cpp:18]   --->   Operation 70 'partselect' 'trunc_ln18_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln18_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 224, i32 255" [Deit_cpp/src/add.cpp:18]   --->   Operation 71 'partselect' 'trunc_ln18_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 32, i32 63" [Deit_cpp/src/add.cpp:18]   --->   Operation 72 'partselect' 'tmp' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 64, i32 95" [Deit_cpp/src/add.cpp:18]   --->   Operation 73 'partselect' 'tmp_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 96, i32 127" [Deit_cpp/src/add.cpp:18]   --->   Operation 74 'partselect' 'tmp_216' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 128, i32 159" [Deit_cpp/src/add.cpp:18]   --->   Operation 75 'partselect' 'tmp_217' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 160, i32 191" [Deit_cpp/src/add.cpp:18]   --->   Operation 76 'partselect' 'tmp_218' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (7.30ns)   --->   "%inout3_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %inout3_addr"   --->   Operation 77 'read' 'inout3_addr_read' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 78 [1/1] (7.30ns)   --->   "%inout3_addr_read_1 = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %inout3_addr"   --->   Operation 78 'read' 'inout3_addr_read_1' <Predicate = (!icmp_ln11 & icmp_ln813)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln813 = br void %for.body.i.i.split._crit_edge"   --->   Operation 79 'br' 'br_ln813' <Predicate = (!icmp_ln11 & icmp_ln813)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln813)   --->   "%empty_228 = phi i256 %inout3_addr_read_1, void, i256 0, void %for.body.i.i.split"   --->   Operation 80 'phi' 'empty_228' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln813)   --->   "%tmp_219 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i256.i256, i256 %empty_228, i256 %inout3_addr_read"   --->   Operation 81 'bitconcatenate' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (1.88ns) (out node of the LUT)   --->   "%lshr_ln813 = lshr i512 %tmp_219, i512 %zext_ln11"   --->   Operation 82 'lshr' 'lshr_ln813' <Predicate = true> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i512 %lshr_ln813"   --->   Operation 83 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (1.01ns)   --->   "%add_ln813_58 = add i32 %trunc_ln813, i32 %trunc_ln18"   --->   Operation 84 'add' 'add_ln813_58' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln813_31 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 32, i32 63"   --->   Operation 85 'partselect' 'trunc_ln813_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (1.01ns)   --->   "%add_ln813_59 = add i32 %trunc_ln813_31, i32 %tmp"   --->   Operation 86 'add' 'add_ln813_59' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln813_32 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 64, i32 95"   --->   Operation 87 'partselect' 'trunc_ln813_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (1.01ns)   --->   "%add_ln813_60 = add i32 %trunc_ln813_32, i32 %tmp_s"   --->   Operation 88 'add' 'add_ln813_60' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln813_33 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 96, i32 127"   --->   Operation 89 'partselect' 'trunc_ln813_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (1.01ns)   --->   "%add_ln813_61 = add i32 %trunc_ln813_33, i32 %tmp_216"   --->   Operation 90 'add' 'add_ln813_61' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln813_34 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 128, i32 159"   --->   Operation 91 'partselect' 'trunc_ln813_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (1.01ns)   --->   "%add_ln813_62 = add i32 %trunc_ln813_34, i32 %tmp_217"   --->   Operation 92 'add' 'add_ln813_62' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln813_35 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 160, i32 191"   --->   Operation 93 'partselect' 'trunc_ln813_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (1.01ns)   --->   "%add_ln813_63 = add i32 %trunc_ln813_35, i32 %tmp_218"   --->   Operation 94 'add' 'add_ln813_63' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln813_36 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 192, i32 223"   --->   Operation 95 'partselect' 'trunc_ln813_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (1.01ns)   --->   "%add_ln813_64 = add i32 %trunc_ln813_36, i32 %trunc_ln18_6"   --->   Operation 96 'add' 'add_ln813_64' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln813_37 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 224, i32 255"   --->   Operation 97 'partselect' 'trunc_ln813_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (1.01ns)   --->   "%add_ln813_65 = add i32 %trunc_ln813_37, i32 %trunc_ln18_7"   --->   Operation 98 'add' 'add_ln813_65' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i59 %trunc_ln18_9" [Deit_cpp/src/add.cpp:18]   --->   Operation 99 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%inout2_addr_2 = getelementptr i256 %inout2, i64 %sext_ln18_1" [Deit_cpp/src/add.cpp:18]   --->   Operation 100 'getelementptr' 'inout2_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (7.30ns)   --->   "%inout2_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i256P1A, i256 %inout2_addr_2, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 101 'writereq' 'inout2_addr_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln18_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln813_65, i32 %add_ln813_64, i32 %add_ln813_63, i32 %add_ln813_62, i32 %add_ln813_61, i32 %add_ln813_60, i32 %add_ln813_59, i32 %add_ln813_58" [Deit_cpp/src/add.cpp:18]   --->   Operation 102 'bitconcatenate' 'or_ln18_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (7.30ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.m_axi.i256P1A, i256 %inout2_addr_2, i256 %or_ln18_s, i32 4294967295" [Deit_cpp/src/add.cpp:18]   --->   Operation 103 'write' 'write_ln18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 104 [5/5] (7.30ns)   --->   "%inout2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %inout2_addr_2" [Deit_cpp/src/add.cpp:18]   --->   Operation 104 'writeresp' 'inout2_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 105 [4/5] (7.30ns)   --->   "%inout2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %inout2_addr_2" [Deit_cpp/src/add.cpp:18]   --->   Operation 105 'writeresp' 'inout2_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 106 [3/5] (7.30ns)   --->   "%inout2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %inout2_addr_2" [Deit_cpp/src/add.cpp:18]   --->   Operation 106 'writeresp' 'inout2_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [Deit_cpp/src/add.cpp:20]   --->   Operation 110 'ret' 'ret_ln20' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 107 [2/5] (7.30ns)   --->   "%inout2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %inout2_addr_2" [Deit_cpp/src/add.cpp:18]   --->   Operation 107 'writeresp' 'inout2_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 108 [1/5] (7.30ns)   --->   "%inout2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %inout2_addr_2" [Deit_cpp/src/add.cpp:18]   --->   Operation 108 'writeresp' 'inout2_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.body.i.i" [Deit_cpp/src/add.cpp:11]   --->   Operation 109 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inout2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000]
out_read              (read             ) [ 000000000000000000]
y_read                (read             ) [ 000000000000000000]
x_read                (read             ) [ 000000000000000000]
trunc_ln11            (trunc            ) [ 000000000000000000]
icmp_ln813            (icmp             ) [ 011111111111111111]
select_ln813          (select           ) [ 011111111000000000]
shl_ln                (bitconcatenate   ) [ 000000000000000000]
zext_ln11             (zext             ) [ 011111111111000000]
store_ln11            (store            ) [ 000000000000000000]
br_ln11               (br               ) [ 000000000000000000]
i_5                   (load             ) [ 000000000000000000]
icmp_ln11             (icmp             ) [ 011111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000]
add_ln11              (add              ) [ 000000000000000000]
br_ln11               (br               ) [ 000000000000000000]
shl_ln1               (bitconcatenate   ) [ 000000000000000000]
zext_ln18             (zext             ) [ 000000000000000000]
add_ln18              (add              ) [ 000000000000000000]
trunc_ln18_1          (partselect       ) [ 001000000000000000]
add_ln813             (add              ) [ 000000000000000000]
trunc_ln813_s         (partselect       ) [ 001000000000000000]
br_ln813              (br               ) [ 011111111111000000]
add_ln18_1            (add              ) [ 000000000000000000]
trunc_ln18_9          (partselect       ) [ 011111111111000000]
store_ln11            (store            ) [ 000000000000000000]
sext_ln18             (sext             ) [ 000000000000000000]
inout2_addr           (getelementptr    ) [ 011111111100000000]
sext_ln813            (sext             ) [ 000000000000000000]
inout3_addr           (getelementptr    ) [ 011111111110000000]
inout2_load_req       (readreq          ) [ 000000000000000000]
empty                 (readreq          ) [ 000000000000000000]
specpipeline_ln13     (specpipeline     ) [ 000000000000000000]
specloopname_ln11     (specloopname     ) [ 000000000000000000]
inout2_addr_read      (read             ) [ 000000000000000000]
trunc_ln18            (trunc            ) [ 011000000011000000]
trunc_ln18_6          (partselect       ) [ 011000000011000000]
trunc_ln18_7          (partselect       ) [ 011000000011000000]
tmp                   (partselect       ) [ 011000000011000000]
tmp_s                 (partselect       ) [ 011000000011000000]
tmp_216               (partselect       ) [ 011000000011000000]
tmp_217               (partselect       ) [ 011000000011000000]
tmp_218               (partselect       ) [ 011000000011000000]
inout3_addr_read      (read             ) [ 011000000011000000]
inout3_addr_read_1    (read             ) [ 011000000011000000]
br_ln813              (br               ) [ 011000000011000000]
empty_228             (phi              ) [ 010000000001000000]
tmp_219               (bitconcatenate   ) [ 000000000000000000]
lshr_ln813            (lshr             ) [ 000000000000000000]
trunc_ln813           (trunc            ) [ 000000000000000000]
add_ln813_58          (add              ) [ 001000000000100000]
trunc_ln813_31        (partselect       ) [ 000000000000000000]
add_ln813_59          (add              ) [ 001000000000100000]
trunc_ln813_32        (partselect       ) [ 000000000000000000]
add_ln813_60          (add              ) [ 001000000000100000]
trunc_ln813_33        (partselect       ) [ 000000000000000000]
add_ln813_61          (add              ) [ 001000000000100000]
trunc_ln813_34        (partselect       ) [ 000000000000000000]
add_ln813_62          (add              ) [ 001000000000100000]
trunc_ln813_35        (partselect       ) [ 000000000000000000]
add_ln813_63          (add              ) [ 001000000000100000]
trunc_ln813_36        (partselect       ) [ 000000000000000000]
add_ln813_64          (add              ) [ 001000000000100000]
trunc_ln813_37        (partselect       ) [ 000000000000000000]
add_ln813_65          (add              ) [ 001000000000100000]
sext_ln18_1           (sext             ) [ 000000000000000000]
inout2_addr_2         (getelementptr    ) [ 011000000000111111]
inout2_addr_3_req     (writereq         ) [ 000000000000000000]
or_ln18_s             (bitconcatenate   ) [ 000000000000000000]
write_ln18            (write            ) [ 000000000000000000]
inout2_addr_3_resp    (writeresp        ) [ 000000000000000000]
br_ln11               (br               ) [ 000000000000000000]
ret_ln20              (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inout2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inout3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i12.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="10"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i256.i256"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="out_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="y_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="x_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_readreq_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="256" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="inout2_load_req/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_readreq_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="256" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="1"/>
<pin id="147" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="inout2_addr_read_read_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="256" slack="0"/>
<pin id="151" dir="0" index="1" bw="256" slack="7"/>
<pin id="152" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inout2_addr_read/9 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="256" slack="0"/>
<pin id="156" dir="0" index="1" bw="256" slack="7"/>
<pin id="157" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inout3_addr_read/9 inout3_addr_read_1/10 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_writeresp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="256" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="inout2_addr_3_req/11 inout2_addr_3_resp/13 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln18_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="256" slack="1"/>
<pin id="169" dir="0" index="2" bw="256" slack="0"/>
<pin id="170" dir="0" index="3" bw="1" slack="0"/>
<pin id="171" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/12 "/>
</bind>
</comp>

<comp id="175" class="1005" name="empty_228_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="256" slack="10"/>
<pin id="177" dir="1" index="1" bw="256" slack="10"/>
</pin_list>
<bind>
<opset="empty_228 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="empty_228_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="256" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="10"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_228/11 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln11_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln813_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln813/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln813_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln813/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="shl_ln_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="5" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln11_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="512" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln11_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="12" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_5_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="12" slack="0"/>
<pin id="223" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln11_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="0" index="1" bw="11" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln11_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="shl_ln1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="17" slack="0"/>
<pin id="238" dir="0" index="1" bw="12" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln18_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="17" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln18_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="17" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln18_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="59" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="0" index="3" bw="7" slack="0"/>
<pin id="259" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln813_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="17" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln813_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="59" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="0" index="3" bw="7" slack="0"/>
<pin id="275" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_s/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln18_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="17" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln18_9_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="59" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="0" index="3" bw="7" slack="0"/>
<pin id="291" dir="1" index="4" bw="59" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18_9/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln11_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="0" index="1" bw="12" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln18_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="59" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="inout2_addr_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="256" slack="0"/>
<pin id="306" dir="0" index="1" bw="59" slack="0"/>
<pin id="307" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout2_addr/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sext_ln813_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="59" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="inout3_addr_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="256" slack="0"/>
<pin id="316" dir="0" index="1" bw="59" slack="0"/>
<pin id="317" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout3_addr/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln18_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="256" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/9 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln18_6_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="256" slack="0"/>
<pin id="328" dir="0" index="2" bw="9" slack="0"/>
<pin id="329" dir="0" index="3" bw="9" slack="0"/>
<pin id="330" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18_6/9 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln18_7_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="256" slack="0"/>
<pin id="338" dir="0" index="2" bw="9" slack="0"/>
<pin id="339" dir="0" index="3" bw="9" slack="0"/>
<pin id="340" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18_7/9 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="256" slack="0"/>
<pin id="348" dir="0" index="2" bw="7" slack="0"/>
<pin id="349" dir="0" index="3" bw="7" slack="0"/>
<pin id="350" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_s_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="256" slack="0"/>
<pin id="358" dir="0" index="2" bw="8" slack="0"/>
<pin id="359" dir="0" index="3" bw="8" slack="0"/>
<pin id="360" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_216_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="256" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="0" index="3" bw="8" slack="0"/>
<pin id="370" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_216/9 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_217_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="256" slack="0"/>
<pin id="378" dir="0" index="2" bw="9" slack="0"/>
<pin id="379" dir="0" index="3" bw="9" slack="0"/>
<pin id="380" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_217/9 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_218_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="256" slack="0"/>
<pin id="388" dir="0" index="2" bw="9" slack="0"/>
<pin id="389" dir="0" index="3" bw="9" slack="0"/>
<pin id="390" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_218/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_219_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="512" slack="0"/>
<pin id="397" dir="0" index="1" bw="256" slack="0"/>
<pin id="398" dir="0" index="2" bw="256" slack="2"/>
<pin id="399" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_219/11 "/>
</bind>
</comp>

<comp id="402" class="1004" name="lshr_ln813_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="512" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="10"/>
<pin id="405" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln813/11 "/>
</bind>
</comp>

<comp id="407" class="1004" name="trunc_ln813_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="512" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813/11 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln813_58_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="2"/>
<pin id="414" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_58/11 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln813_31_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="512" slack="0"/>
<pin id="419" dir="0" index="2" bw="7" slack="0"/>
<pin id="420" dir="0" index="3" bw="7" slack="0"/>
<pin id="421" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_31/11 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln813_59_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="2"/>
<pin id="429" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_59/11 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln813_32_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="512" slack="0"/>
<pin id="434" dir="0" index="2" bw="8" slack="0"/>
<pin id="435" dir="0" index="3" bw="8" slack="0"/>
<pin id="436" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_32/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln813_60_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="2"/>
<pin id="444" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_60/11 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln813_33_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="512" slack="0"/>
<pin id="449" dir="0" index="2" bw="8" slack="0"/>
<pin id="450" dir="0" index="3" bw="8" slack="0"/>
<pin id="451" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_33/11 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln813_61_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="2"/>
<pin id="459" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_61/11 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln813_34_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="512" slack="0"/>
<pin id="464" dir="0" index="2" bw="9" slack="0"/>
<pin id="465" dir="0" index="3" bw="9" slack="0"/>
<pin id="466" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_34/11 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln813_62_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="2"/>
<pin id="474" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_62/11 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln813_35_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="512" slack="0"/>
<pin id="479" dir="0" index="2" bw="9" slack="0"/>
<pin id="480" dir="0" index="3" bw="9" slack="0"/>
<pin id="481" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_35/11 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln813_63_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="2"/>
<pin id="489" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_63/11 "/>
</bind>
</comp>

<comp id="491" class="1004" name="trunc_ln813_36_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="512" slack="0"/>
<pin id="494" dir="0" index="2" bw="9" slack="0"/>
<pin id="495" dir="0" index="3" bw="9" slack="0"/>
<pin id="496" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_36/11 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln813_64_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="2"/>
<pin id="504" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_64/11 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln813_37_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="512" slack="0"/>
<pin id="509" dir="0" index="2" bw="9" slack="0"/>
<pin id="510" dir="0" index="3" bw="9" slack="0"/>
<pin id="511" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_37/11 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln813_65_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="2"/>
<pin id="519" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_65/11 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln18_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="59" slack="10"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/11 "/>
</bind>
</comp>

<comp id="524" class="1004" name="inout2_addr_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="256" slack="0"/>
<pin id="526" dir="0" index="1" bw="59" slack="0"/>
<pin id="527" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout2_addr_2/11 "/>
</bind>
</comp>

<comp id="531" class="1004" name="or_ln18_s_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="256" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="1"/>
<pin id="534" dir="0" index="2" bw="32" slack="1"/>
<pin id="535" dir="0" index="3" bw="32" slack="1"/>
<pin id="536" dir="0" index="4" bw="32" slack="1"/>
<pin id="537" dir="0" index="5" bw="32" slack="1"/>
<pin id="538" dir="0" index="6" bw="32" slack="1"/>
<pin id="539" dir="0" index="7" bw="32" slack="1"/>
<pin id="540" dir="0" index="8" bw="32" slack="1"/>
<pin id="541" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln18_s/12 "/>
</bind>
</comp>

<comp id="544" class="1005" name="i_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="0"/>
<pin id="546" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="551" class="1005" name="icmp_ln813_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln813 "/>
</bind>
</comp>

<comp id="555" class="1005" name="select_ln813_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln813 "/>
</bind>
</comp>

<comp id="560" class="1005" name="zext_ln11_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="512" slack="10"/>
<pin id="562" dir="1" index="1" bw="512" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="565" class="1005" name="icmp_ln11_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="569" class="1005" name="trunc_ln18_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="59" slack="1"/>
<pin id="571" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="trunc_ln813_s_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="59" slack="1"/>
<pin id="576" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_s "/>
</bind>
</comp>

<comp id="579" class="1005" name="trunc_ln18_9_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="59" slack="10"/>
<pin id="581" dir="1" index="1" bw="59" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln18_9 "/>
</bind>
</comp>

<comp id="584" class="1005" name="inout2_addr_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="256" slack="1"/>
<pin id="586" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="inout2_addr "/>
</bind>
</comp>

<comp id="590" class="1005" name="inout3_addr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="256" slack="1"/>
<pin id="592" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="inout3_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="trunc_ln18_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="2"/>
<pin id="598" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="601" class="1005" name="trunc_ln18_6_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="2"/>
<pin id="603" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln18_6 "/>
</bind>
</comp>

<comp id="606" class="1005" name="trunc_ln18_7_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="2"/>
<pin id="608" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln18_7 "/>
</bind>
</comp>

<comp id="611" class="1005" name="tmp_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="2"/>
<pin id="613" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_s_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="2"/>
<pin id="618" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_216_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="2"/>
<pin id="623" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_216 "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_217_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="2"/>
<pin id="628" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_217 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_218_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="2"/>
<pin id="633" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_218 "/>
</bind>
</comp>

<comp id="636" class="1005" name="inout3_addr_read_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="256" slack="2"/>
<pin id="638" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="inout3_addr_read "/>
</bind>
</comp>

<comp id="641" class="1005" name="inout3_addr_read_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="256" slack="1"/>
<pin id="643" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="inout3_addr_read_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="add_ln813_58_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_58 "/>
</bind>
</comp>

<comp id="651" class="1005" name="add_ln813_59_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_59 "/>
</bind>
</comp>

<comp id="656" class="1005" name="add_ln813_60_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_60 "/>
</bind>
</comp>

<comp id="661" class="1005" name="add_ln813_61_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_61 "/>
</bind>
</comp>

<comp id="666" class="1005" name="add_ln813_62_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_62 "/>
</bind>
</comp>

<comp id="671" class="1005" name="add_ln813_63_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_63 "/>
</bind>
</comp>

<comp id="676" class="1005" name="add_ln813_64_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_64 "/>
</bind>
</comp>

<comp id="681" class="1005" name="add_ln813_65_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_65 "/>
</bind>
</comp>

<comp id="686" class="1005" name="inout2_addr_2_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="256" slack="1"/>
<pin id="688" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="inout2_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="60" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="68" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="98" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="106" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="172"><net_src comp="110" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="174"><net_src comp="112" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="178"><net_src comp="100" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="124" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="186" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="221" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="221" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="130" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="52" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="54" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="56" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="268"><net_src comp="244" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="124" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="56" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="284"><net_src comp="244" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="118" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="52" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="280" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="56" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="300"><net_src comp="230" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="308"><net_src comp="0" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="304" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="318"><net_src comp="4" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="314" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="324"><net_src comp="149" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="70" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="149" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="72" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="74" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="149" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="76" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="78" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="351"><net_src comp="70" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="149" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="80" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="361"><net_src comp="70" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="149" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="82" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="84" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="371"><net_src comp="70" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="149" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="86" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="88" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="381"><net_src comp="70" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="149" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="90" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="92" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="391"><net_src comp="70" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="149" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="94" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="96" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="400"><net_src comp="102" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="179" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="104" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="402" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="80" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="56" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="430"><net_src comp="416" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="104" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="402" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="82" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="84" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="445"><net_src comp="431" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="452"><net_src comp="104" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="402" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="86" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="88" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="460"><net_src comp="446" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="104" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="402" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="90" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="92" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="475"><net_src comp="461" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="482"><net_src comp="104" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="402" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="94" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="96" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="490"><net_src comp="476" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="497"><net_src comp="104" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="402" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="72" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="74" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="505"><net_src comp="491" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="512"><net_src comp="104" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="402" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="76" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="78" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="520"><net_src comp="506" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="528"><net_src comp="0" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="524" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="542"><net_src comp="108" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="543"><net_src comp="531" pin="9"/><net_sink comp="166" pin=2"/></net>

<net id="547"><net_src comp="114" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="550"><net_src comp="544" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="554"><net_src comp="190" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="196" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="563"><net_src comp="212" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="568"><net_src comp="224" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="254" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="577"><net_src comp="270" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="582"><net_src comp="286" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="587"><net_src comp="304" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="593"><net_src comp="314" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="599"><net_src comp="321" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="604"><net_src comp="325" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="609"><net_src comp="335" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="614"><net_src comp="345" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="619"><net_src comp="355" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="624"><net_src comp="365" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="629"><net_src comp="375" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="634"><net_src comp="385" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="639"><net_src comp="154" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="644"><net_src comp="154" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="649"><net_src comp="411" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="531" pin=8"/></net>

<net id="654"><net_src comp="426" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="531" pin=7"/></net>

<net id="659"><net_src comp="441" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="531" pin=6"/></net>

<net id="664"><net_src comp="456" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="531" pin=5"/></net>

<net id="669"><net_src comp="471" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="531" pin=4"/></net>

<net id="674"><net_src comp="486" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="531" pin=3"/></net>

<net id="679"><net_src comp="501" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="684"><net_src comp="516" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="689"><net_src comp="524" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="159" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout2 | {11 12 13 14 15 16 17 }
 - Input state : 
	Port: compute_add : inout2 | {2 3 4 5 6 7 8 9 }
	Port: compute_add : x | {1 }
	Port: compute_add : inout3 | {2 3 4 5 6 7 8 9 10 }
	Port: compute_add : y | {1 }
	Port: compute_add : out_r | {1 }
  - Chain level:
	State 1
		icmp_ln813 : 1
		select_ln813 : 2
		shl_ln : 1
		zext_ln11 : 2
		store_ln11 : 1
		i_5 : 1
		icmp_ln11 : 2
		add_ln11 : 2
		br_ln11 : 3
		shl_ln1 : 2
		zext_ln18 : 3
		add_ln18 : 4
		trunc_ln18_1 : 5
		add_ln813 : 4
		trunc_ln813_s : 5
		br_ln813 : 2
		add_ln18_1 : 4
		trunc_ln18_9 : 5
		store_ln11 : 3
	State 2
		inout2_addr : 1
		inout2_load_req : 2
		inout3_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp_219 : 1
		lshr_ln813 : 2
		trunc_ln813 : 3
		add_ln813_58 : 4
		trunc_ln813_31 : 3
		add_ln813_59 : 4
		trunc_ln813_32 : 3
		add_ln813_60 : 4
		trunc_ln813_33 : 3
		add_ln813_61 : 4
		trunc_ln813_34 : 3
		add_ln813_62 : 4
		trunc_ln813_35 : 3
		add_ln813_63 : 4
		trunc_ln813_36 : 3
		add_ln813_64 : 4
		trunc_ln813_37 : 3
		add_ln813_65 : 4
		inout2_addr_2 : 1
		inout2_addr_3_req : 2
	State 12
		write_ln18 : 1
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   lshr   |       lshr_ln813_fu_402      |    0    |   2171  |
|----------|------------------------------|---------|---------|
|          |        add_ln11_fu_230       |    0    |    19   |
|          |        add_ln18_fu_248       |    0    |    71   |
|          |       add_ln813_fu_264       |    0    |    71   |
|          |       add_ln18_1_fu_280      |    0    |    71   |
|          |      add_ln813_58_fu_411     |    0    |    39   |
|    add   |      add_ln813_59_fu_426     |    0    |    39   |
|          |      add_ln813_60_fu_441     |    0    |    39   |
|          |      add_ln813_61_fu_456     |    0    |    39   |
|          |      add_ln813_62_fu_471     |    0    |    39   |
|          |      add_ln813_63_fu_486     |    0    |    39   |
|          |      add_ln813_64_fu_501     |    0    |    39   |
|          |      add_ln813_65_fu_516     |    0    |    39   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln813_fu_190      |    0    |    9    |
|          |       icmp_ln11_fu_224       |    0    |    12   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln813_fu_196     |    0    |    3    |
|----------|------------------------------|---------|---------|
|          |     out_read_read_fu_118     |    0    |    0    |
|          |      y_read_read_fu_124      |    0    |    0    |
|   read   |      x_read_read_fu_130      |    0    |    0    |
|          | inout2_addr_read_read_fu_149 |    0    |    0    |
|          |        grp_read_fu_154       |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_136      |    0    |    0    |
|          |      grp_readreq_fu_143      |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_159     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln18_write_fu_166   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       trunc_ln11_fu_186      |    0    |    0    |
|   trunc  |       trunc_ln18_fu_321      |    0    |    0    |
|          |      trunc_ln813_fu_407      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         shl_ln_fu_204        |    0    |    0    |
|bitconcatenate|        shl_ln1_fu_236        |    0    |    0    |
|          |        tmp_219_fu_395        |    0    |    0    |
|          |       or_ln18_s_fu_531       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln11_fu_212       |    0    |    0    |
|          |       zext_ln18_fu_244       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      trunc_ln18_1_fu_254     |    0    |    0    |
|          |     trunc_ln813_s_fu_270     |    0    |    0    |
|          |      trunc_ln18_9_fu_286     |    0    |    0    |
|          |      trunc_ln18_6_fu_325     |    0    |    0    |
|          |      trunc_ln18_7_fu_335     |    0    |    0    |
|          |          tmp_fu_345          |    0    |    0    |
|          |         tmp_s_fu_355         |    0    |    0    |
|          |        tmp_216_fu_365        |    0    |    0    |
|partselect|        tmp_217_fu_375        |    0    |    0    |
|          |        tmp_218_fu_385        |    0    |    0    |
|          |     trunc_ln813_31_fu_416    |    0    |    0    |
|          |     trunc_ln813_32_fu_431    |    0    |    0    |
|          |     trunc_ln813_33_fu_446    |    0    |    0    |
|          |     trunc_ln813_34_fu_461    |    0    |    0    |
|          |     trunc_ln813_35_fu_476    |    0    |    0    |
|          |     trunc_ln813_36_fu_491    |    0    |    0    |
|          |     trunc_ln813_37_fu_506    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       sext_ln18_fu_301       |    0    |    0    |
|   sext   |       sext_ln813_fu_311      |    0    |    0    |
|          |      sext_ln18_1_fu_521      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   2739  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   add_ln813_58_reg_646   |   32   |
|   add_ln813_59_reg_651   |   32   |
|   add_ln813_60_reg_656   |   32   |
|   add_ln813_61_reg_661   |   32   |
|   add_ln813_62_reg_666   |   32   |
|   add_ln813_63_reg_671   |   32   |
|   add_ln813_64_reg_676   |   32   |
|   add_ln813_65_reg_681   |   32   |
|     empty_228_reg_175    |   256  |
|         i_reg_544        |   12   |
|     icmp_ln11_reg_565    |    1   |
|    icmp_ln813_reg_551    |    1   |
|   inout2_addr_2_reg_686  |   256  |
|    inout2_addr_reg_584   |   256  |
|inout3_addr_read_1_reg_641|   256  |
| inout3_addr_read_reg_636 |   256  |
|    inout3_addr_reg_590   |   256  |
|   select_ln813_reg_555   |   32   |
|      tmp_216_reg_621     |   32   |
|      tmp_217_reg_626     |   32   |
|      tmp_218_reg_631     |   32   |
|        tmp_reg_611       |   32   |
|       tmp_s_reg_616      |   32   |
|   trunc_ln18_1_reg_569   |   59   |
|   trunc_ln18_6_reg_601   |   32   |
|   trunc_ln18_7_reg_606   |   32   |
|   trunc_ln18_9_reg_579   |   59   |
|    trunc_ln18_reg_596    |   32   |
|   trunc_ln813_s_reg_574  |   59   |
|     zext_ln11_reg_560    |   512  |
+--------------------------+--------+
|           Total          |  2783  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_136  |  p1  |   2  |  256 |   512  ||    9    |
|  grp_readreq_fu_143  |  p1  |   2  |  256 |   512  ||    9    |
| grp_writeresp_fu_159 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_159 |  p1  |   2  |  256 |   512  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1538  ||  1.708  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2739  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |  2783  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2783  |  2766  |
+-----------+--------+--------+--------+
