#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 19 17:28:52 2020
# Process ID: 3744
# Current directory: C:/Users/jc170/Documents/Vivado Projects/VGA_Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8868 C:\Users\jc170\Documents\Vivado Projects\VGA_Controller\VGA_Controller.xpr
# Log file: C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vivado.log
# Journal file: C:/Users/jc170/Documents/Vivado Projects/VGA_Controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.xpr}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/tile_coords_to_addr.v} {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/tileset_memory.v} {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/coords_to_tables.v} {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/pixel_coords_to_addr.v} {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/display_memory.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sim_1/new/display_memory_testbench.v} {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sim_1/new/tileset_testbench.v} {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sim_1/new/coords_to_addr_testbench.v} {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sim_1/new/counters_convert_testbench.v}}
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
export_ip_user_files -of_objects  [get_files {{C:/Users/jc170/Documents/Vivado Projects/coords_to_tables/coords_to_tables.srcs/sources_1/new/coords_to_tables.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/coords_to_tables/coords_to_tables.srcs/sources_1/new/coords_to_tables.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jc170/Documents/Vivado Projects/display_memory/display_memory.srcs/sources_1/new/display_memory.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/display_memory/display_memory.srcs/sources_1/new/display_memory.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jc170/Documents/Vivado Projects/coords_to_addr/coords_to_addr.srcs/sources_1/new/pixel_coords_to_addr.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/coords_to_addr/coords_to_addr.srcs/sources_1/new/pixel_coords_to_addr.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jc170/Documents/Vivado Projects/tileset_memory/tileset_memory.srcs/sources_1/new/tileset_memory.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/tileset_memory/tileset_memory.srcs/sources_1/new/tileset_memory.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jc170/Documents/Vivado Projects/coords_to_addr/coords_to_addr.srcs/sources_1/new/tile_coords_to_addr.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/coords_to_addr/coords_to_addr.srcs/sources_1/new/tile_coords_to_addr.v}}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top coords_to_addr_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
close_sim
