Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 93520 kilobytes

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 93536 kilobytes

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   dpll/Maddsub_lock_counter_share0000_lut<6 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus dpll/dco_increment_mult0001<30 : 17> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus dpll/phase_error<5 : 2> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 93572 kilobytes

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   dpll/Maddsub_lock_counter_share0000_lut<6 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus dpll/dco_increment_mult0001<30 : 17> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus dpll/phase_error<5 : 2> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 93572 kilobytes

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   display/Mcompar_gate_cnt_cmp_lt0000_lut<10 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   display/Mcompar_scan_cnt_cmp_ge0000_lut<5 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   dpll_clock_recovery/Madd__add0029_Madd_lut<31 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   dpll_clock_recovery/Mcompar_gate_cnt_cmp_lt0000_lut<10 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 96532 kilobytes

