#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: vhdi_dt_get_type('simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('simv: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('simv: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('simv: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('simv: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('simv: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('simv: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('simv: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('simv: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: simv
 option[1]: +memcbk
 option[2]: +notimingcheck
 option[3]: +define++FSDB_ALL
 option[4]: +hex_path=/home/local_users/1137n/model_load/layer_info
 option[5]: /usr/cad/synopsys/vcs/2020.03/linux64/bin/vcs1
 option[6]: -Mcc=gcc
 option[7]: -Mcplusplus=g++
 option[8]: -Masflags=
 option[9]: -Mcfl= -pipe -fPIC -O -I/usr/cad/synopsys/vcs/2020.03/include 
 option[10]: -Mxllcflags=
 option[11]: -Mxcflags= -pipe -fPIC -O -I/usr/cad/synopsys/vcs/2020.03/include
 option[12]: -Mldflags= -rdynamic 
 option[13]: -Mout=simv
 option[14]: -Mamsrun=
 option[15]: -Mvcsaceobjs=
 option[16]: -Mobjects= /usr/cad/synopsys/vcs/2020.03/linux64/lib/libvirsim.so /usr/cad/synopsys/vcs/2020.03/linux64/lib/liberrorinf.so /usr/cad/synopsys/vcs/2020.03/linux64/lib/libsnpsmalloc.so /usr/cad/synopsys/vcs/2020.03/linux64/lib/libvfs.so 
 option[17]: -Mexternalobj=
 option[18]: -Msaverestoreobj=/usr/cad/synopsys/vcs/2020.03/linux64/lib/vcs_save_restore_new.o
 option[19]: -Mcrt0=
 option[20]: -Mcrtn=
 option[21]: -Mcsrc=
 option[22]: -Msyslibs=/usr/cad/synopsys/verdi/2020.03//share/PLI/VCS/LINUX64/pli.a -ldl 
 option[23]: -Xvcs_run_simv=1
 option[24]: -debug_access+all
 option[25]: +vpi
 option[26]: +vcsd1
 option[27]: +itf+/usr/cad/synopsys/vcs/2020.03/linux64/lib/vcsdp_lite.tab
 option[28]: -full64
 option[29]: -debug_region+cell
 option[30]: +memcbk
 option[31]: +notimingcheck
 option[32]: +define++FSDB_ALL
 option[33]: +hex_path=/home/local_users/1137n/model_load/layer_info
 option[34]: -picarchive
 option[35]: -P
 option[36]: /usr/cad/synopsys/verdi/2020.03//share/PLI/VCS/LINUX64/verdi.tab
 option[37]: -fsdb
 option[38]: -sverilog
 option[39]: -gen_obj
 option[40]: /home/local_users/1137n/model_load/sim/read_weight_bias.sv
 option[41]: +incdir+/home/local_users/1137n/model_load/src
 option[42]: -load
 option[43]: /usr/cad/synopsys/verdi/2020.03//share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
Chronologic Simulation VCS Release Q-2020.03_Full64
Linux 3.10.0-1160.el7.x86_64 #1 SMP Mon Oct 19 16:18:59 UTC 2020 x86_64
CPU cores: 40
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked		64 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
REMOTEHOST=140.116.156.237
MANPATH=/usr/cad/synopsys/synthesis/2020.09//doc/syn/man:/usr/cad/synopsys/vcs/2020.03//doc/man
SYNOPSYS_LC_ROOT=/cad/synopsys/lc/cur
XDG_SESSION_ID=2276
HOSTNAME=vlsiws
UNAME=/bin/uname
SELINUX_ROLE_REQUESTED=
SCRNAME=vcs
VCS_DEPTH=0
HOST=vlsiws
SHELL=/bin/bash
TERM=xterm
MAKEFLAGS= -- WV=2
HISTSIZE=1000
SSH_CLIENT=140.116.156.237 52403 22
SELINUX_USE_CURRENT_RANGE=
QTDIR=/usr/lib64/qt-3.3
QTINC=/usr/lib64/qt-3.3/include
SSH_TTY=/dev/pts/4
LC_ALL=C
SNPS_VCS_INTERNAL_ROOT_PID=37335
QT_GRAPHICSSYSTEM_CHECKED=1
GROUP=local_users
USER=1137n
MAKEOVERRIDES=${-*-command-variables-*-}
LD_LIBRARY_PATH=/usr/cad/synopsys/vcs/2020.03//lib:/usr/cad/synopsys/vcs/2020.03/linux64/lib:/usr/cad/cadence/INNOVUS/INNOVUS_21.17.000/tools/lib/64bit:/usr/cad/cadence/INNOVUS/INNOVUS_21.17.000/tools/lib64:/usr/cad/cadence/INNOVUS/INNOVUS_21.17.000/tools/lib:::::/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64::/lib64:/usr/lib64:/usr/local/lib64::/usr/cad/synopsys/verdi/2020.03//etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2020.03//share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2020.03//share/PLI/VCS/LINUX64/::/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib/64bit:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib64:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib:::/opt/synopsys/verdi/2020.03/share/PLI/lib/LINUX64:/opt/synopsys/verdi/2020.03/share/PLI/IUS/LINUX64/boot:/opt/synopsys/verdi/2020.03/share/PLI/lib/LINUX64:/opt/synopsys/verdi/2020.03/share/PLI/IUS/LINUX64/boot:/lib64:/usr/lib64:/usr/local/lib64
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.axa=01;36:*.oga=01;36:*.spx=01;36:*.xspf=01;36:
SCRIPT_NAME=vcs
MAKE_TERMOUT=/dev/pts/4
VCS_MX_HOME_INTERNAL=1
HOSTTYPE=x86_64-linux
MAKELEVEL=1
OVA_UUM=0
MFLAGS=
VCS_MODE_FLAG=64
MAIL=/var/spool/mail/1137n
PATH=.:/usr/cad/cadence/INNOVUS/INNOVUS_21.17.000/tools/bin/64bit:/usr/cad/cadence/INNOVUS/INNOVUS_21.17.000/tools/bin:/usr/cad/synopsys/primetime/2022.12/amd64/syn/bin:/usr/cad/synopsys/spyglass/2023.03//SPYGLASS_HOME/bin:/usr/cad/cadence/JASPER/jasper_2020.09p001/bin:/usr/cad/synopsys/vcs/2020.03//amd64/bin:/usr/cad/synopsys/synthesis/2020.09//amd64/syn/bin:/cad/synopsys/lc/cur/bin:/usr/cad/synopsys/verdi/2020.03//bin:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/bin/64bit:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/bin:/usr/lib64/qt-3.3/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.:/opt/cadence/INNOVUS/cur/tools/bin:/opt/synopsys/synthesis/cur/bin:/opt/synopsys/lc/cur/bin:/opt/cadence/JASPER/cur/bin:/opt/synopsys/vcs/cur/bin:/opt/synopsys/spyglass/cur/SPYGLASS_HOME/bin:/opt/synopsys/primetime/cur/bin:/opt/synopsys/verdi/cur/bin:/opt/synopsys/CBDK_TSMC90GUTM_Arm_f1.0/CIC/Memory/sram_dp_adv/bin:/opt/synopsys/CBDK_TSMC90GUTM_Arm_f1.0/CIC/Memory/sram_sp_adv/bin:/opt/synopsys/CBDK_TSMC90GUTM_Arm_f1.0/CIC/Memory/rodsd/bin:/opt/synopsys/CBDK_TSMC40_Arm_f2.0/CIC/Memory/rom_via_rvt_hvt_rvt/r4p1/bin:/opt/synopsys/CBDK_TSMC40_Arm_f2.0/CIC/Memory/sram_sp_hsc_rvt_hvt_rvt/r10p2/bin:/opt/synopsys/CBDK_TSMC40_Arm_f2.0/CIC/Memory/sram_sp_hde_rvt_hvt_rvt/r11p2/bin:/opt/synopsys/CBDK_TSMC40_Arm_f2.0/CIC/Memory/sram_dp_hde_rvt_hvt_rvt/r5p0/bin:/opt/riscv/bin:.:/opt/cadence/INNOVUS/cur/tools/bin:/opt/synopsys/synthesis/cur/bin:/opt/synopsys/lc/cur/bin:/opt/cadence/JASPER/cur/bin:/opt/synopsys/vcs/cur/bin:/opt/synopsys/spyglass/cur/SPYGLASS_HOME/bin:/opt/synopsys/primetime/cur/bin:/opt/synopsys/verdi/cur/bin:/opt/synopsys/CBDK_TSMC90GUTM_Arm_f1.0/CIC/Memory/sram_dp_adv/bin:/opt/synopsys/CBDK_TSMC90GUTM_Arm_f1.0/CIC/Memory/sram_sp_adv/bin:/opt/synopsys/CBDK_TSMC90GUTM_Arm_f1.0/CIC/Memory/rodsd/bin:/opt/synopsys/CBDK_TSMC40_Arm_f2.0/CIC/Memory/rom_via_rvt_hvt_rvt/r4p1/bin:/opt/synopsys/CBDK_TSMC40_Arm_f2.0/CIC/Memory/sram_sp_hsc_rvt_hvt_rvt/r10p2/bin:/opt/synopsys/CBDK_TSMC40_Arm_f2.0/CIC/Memory/sram_sp_hde_rvt_hvt_rvt/r11p2/bin:/opt/synopsys/CBDK_TSMC40_Arm_f2.0/CIC/Memory/sram_dp_hde_rvt_hvt_rvt/r5p0/bin:/opt/riscv/bin:/home/local_users/1137n/.local/bin:/home/local_users/1137n/bin
SNPS_VCS_INTERNAL_CURR_PID=37335
VERDI_HOME=/usr/cad/synopsys/verdi/2020.03/
PWD=/home/local_users/1137n/model_load/waveform
VCS_HOME=/usr/cad/synopsys/vcs/2020.03/
WV=2
LANG=en_US.UTF-8
VRST_HOME=/opt/cadence/INCISIV/cur
KDEDIRS=/usr
VMR_MODE_FLAG=64
SELINUX_LEVEL_REQUESTED=
VCS_CC=gcc
LM_LICENSE_FILE=5280@lstn:26585@lstn:
HISTCONTROL=ignoredups
VCS_ARG_ADDED_FOR_TMP=1
SNPS_VCS_TMPDIR=/tmp/vcs_20250624112103_37335
SHLVL=4
HOME=/home/local_users/1137n
OSTYPE=linux
VCS_COM=/usr/cad/synopsys/vcs/2020.03/linux64/bin/vcs1
VENDOR=unknown
MACHTYPE=x86_64
LOGNAME=1137n
QTLIB=/usr/lib64/qt-3.3/lib
MAKE_TERMERR=/dev/pts/4
SNPS_VCS_INTERNAL_ROOT_START_TIME=1750764063.290089490
XDG_DATA_DIRS=/home/local_users/1137n/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
SSH_CONNECTION=140.116.156.237 52403 140.116.187.101 22
LESSOPEN=||/usr/bin/lesspipe.sh %s
SHLIB_PATH=/usr/cad/synopsys/verdi/2020.03//etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2020.03//share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2020.03//share/PLI/VCS/LINUX64/:
sysc_uni_pwd=/home/local_users/1137n/model_load/waveform
DISPLAY=localhost:13.0
XDG_RUNTIME_DIR=/run/user/1030
VCS_ARCH=linux64
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
SYN_MAN_DIR=/usr/cad/synopsys/vcs/2020.03//doc/man
TOOL_HOME=/usr/cad/synopsys/vcs/2020.03/linux64
_=./simv
OLDPWD=/home/local_users/1137n/model_load/waveform/simv.daidir/debug_dump/fsearch
VCS_HEAP_EXEC=true
VCS_PATHMAP_PRELOAD_DONE=1
VCS_EXEC_DONE=1
DVE=/usr/cad/synopsys/vcs/2020.03//gui/dve
SPECMAN_OUTPUT_TO_TTY=1
FLEXLM_BORROWFILE=/home/local_users/1137n/.vlsiws-borrow.txt
Runtime command line arguments:
argv[0]=simv
argv[1]=+memcbk
argv[2]=+notimingcheck
argv[3]=+define++FSDB_ALL
argv[4]=+hex_path=/home/local_users/1137n/model_load/layer_info
233 profile - 100
          CPU/Mem usage: 0.040 sys,  0.300 user,  259.14M mem
234 Elapsed time:    0:00:01    Tue Jun 24 19:21:06 2025
235 pliAppInit
236 FSDB_GATE is set.
237 FSDB_RTL is set.
238 FSDB_RTL is set.
239 FSDB_DYNAMIC_ALIAS is enabled.
240 FSDB_FIELDTYPE is set.
241 Enable Parallel Dumping.
242 pliAppMiscSet: New Sim Round
243 pliEntryInit
244 LIBSSCORE=found /usr/cad/synopsys/verdi/2020.03//share/PLI/lib/LINUXAMD64/libsscore_vcs202003.so through $NOVAS_HOME setting.
245 FSDB Dumper for VCS, Release Verdi_Q-2020.03, Linux x86_64/64bit, 02/09/2020
246 (C) 1996 - 2020 by Synopsys, Inc.
247 sps_call_fsdbDumpfile_main at 0 : /home/local_users/1137n/model_load/sim/read_weight_bias.sv(17)
248 argv[0]: (top.fsdb)
249 *Verdi* : Create FSDB file 'top.fsdb'
250 compile option from '/home/local_users/1137n/model_load/waveform/simv.daidir/vcs_rebuild'.
251   "vcs '-R' '-sverilog' '/home/local_users/1137n/model_load/sim/read_weight_bias.sv' '-debug_access+all' '-full64' '-debug_region+cell' '+memcbk' '+incdir+/home/local_users/1137n/model_load/src' '+notimingcheck' '+define++FSDB_ALL' '+hex_path=/home/local_users/1137n/model_load/layer_info' 2>&1"
252 DVDI_is_vir_unload_enabled is enable
253 FSDB_VCS_ENABLE_NATIVE_VC is enable
254 sps_call_fsdbDumpvars_vd_main at 0 : /home/local_users/1137n/model_load/sim/read_weight_bias.sv(18)
255 [spi_vcs_vd_ppi_create_root]: no upf option
256 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
257 Power dumping is enabled and VIR_REDUCTION may not work.
258 *Verdi* : Begin traversing the scopes, layer (0).
259 *Verdi* : End of traversing.
260 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.050 sys,  0.310 user,  356.24M mem
                   incr: 0.000 sys,  0.000 user,  5.35M mem
                   accu: 0.000 sys,  0.000 user,  5.35M mem
              accu incr: 0.000 sys,  0.000 user,  5.35M mem

          Count usage: 15 var,  15 idcode,  15 callback
                 incr: 15 var,  15 idcode,  15 callback
                 accu: 15 var,  15 idcode,  15 callback
            accu incr: 15 var,  15 idcode,  15 callback
261 Elapsed time:    0:00:01    Tue Jun 24 19:21:06 2025
262 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.050 sys,  0.310 user,  357.29M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.000 sys,  0.000 user,  6.40M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 15 var,  15 idcode,  15 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 15 var,  15 idcode,  15 callback
            accu incr: 0 var,  0 idcode,  0 callback
263 Elapsed time:    0:00:01    Tue Jun 24 19:21:06 2025
264 sps_call_fsdbDumpMDA_vd_main at 0 : /home/local_users/1137n/model_load/sim/read_weight_bias.sv(19)
265 *Verdi* : Begin traversing the MDAs, layer (0).
266 *Verdi* : Enable +mda and +packedmda dumping.
267 *Verdi* : End of traversing the MDAs.
268 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.050 sys,  0.320 user,  361.01M mem
                   incr: 0.000 sys,  0.010 user,  3.72M mem
                   accu: 0.000 sys,  0.010 user,  3.72M mem
              accu incr: 0.000 sys,  0.010 user,  3.72M mem

          Count usage: 65975 var,  65975 idcode,  24 callback
                 incr: 65960 var,  65960 idcode,  9 callback
                 accu: 65960 var,  65960 idcode,  9 callback
            accu incr: 65960 var,  65960 idcode,  9 callback
269 Elapsed time:    0:00:01    Tue Jun 24 19:21:06 2025
270 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.050 sys,  0.330 user,  364.14M mem
                   incr: 0.000 sys,  0.010 user,  3.14M mem
                   accu: 0.000 sys,  0.020 user,  6.85M mem
              accu incr: 0.000 sys,  0.010 user,  3.14M mem

          Count usage: 65975 var,  65975 idcode,  24 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 65960 var,  65960 idcode,  9 callback
            accu incr: 0 var,  0 idcode,  0 callback
271 Elapsed time:    0:00:01    Tue Jun 24 19:21:06 2025
272 End of simulation at 0
273 Elapsed time:    0:00:04    Tue Jun 24 19:21:09 2025
274 Begin FSDB profile info:
275 FSDB Writer : bc1(0) bcn(8357500) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.021070) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
276 End FSDB profile info
277 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:64MB
278                      - BlockUsed:524 Acquire:8291525 BufferUsed:1086339776
279                      - Flush:4 Expand:0 ProducerWait:0 ConsumerWait:522
280                      - MainProducerTime:3.491107009 TotalConsumerTime:1.004242867
281                      - ElapsedTime:3.146838000
282 Producer   0 profile - BlockUsed:524 Acquire:8291525 BufferUsed:1086339776
283 Consumer   0 profile - Affinity:-1 CPUTime:1.004242867 LifeTime:3.066614202 (0.33%)
284                      - BlockUsed:524 Acquire:8291525 BufferUsed:1086339776
285 SimExit
286 Elapsed time:    0:00:04    Tue Jun 24 19:21:09 2025
287 Sim process exit
