`default_nettype none
module UART_tx
(
input wire clk, rst_n,
input wire trmt,
input wire [7:0] tx_data,
input wire [15:0] baud_val,
output logic TX,
output logic tx_done,
output logic tx_rdy
);

logic shift;
logic init;
logic transmitting;
logic set_done;
logic [8:0] tx_shft_reg;
logic [16:0] baud_cnt;
logic [3:0] bit_cnt;

//shift reg
always_ff @(posedge clk, negedge rst_n)
		if(!rst_n)
			tx_shft_reg <= 9'h1FF;		// asynch set the shift register
		else if(init)
			tx_shft_reg <= {tx_data, 1'b0};		// append the data with a start bit
		else if(shift)
			tx_shft_reg <= {1'b1, tx_shft_reg[8:1]};		// shift in a 1
			
assign TX = tx_shft_reg[0];		// shift out the LSB of tx_shft_reg as TX output

//baud counter
always_ff @(posedge clk)
		if(init|shift)
			baud_cnt <= 16'h0000;		// reset the baud counter if init or shift is asserted
		else if(transmitting)
			baud_cnt <= baud_cnt + 1;		// count up when transmitting

	assign shift = (baud_cnt == baud_val);		// assert shift when baud_cnt reaches 2604 clks
	
// the bit counter
always_ff @(posedge clk)
	if(init)
		bit_cnt <= 4'h0;		// reset the bit counter if init is asserted
	else if(shift)
		bit_cnt <= bit_cnt + 1;		// count up when shifted a bit

typedef enum reg { IDLE, TX_STATE } state_t;
    state_t state, nxt_state;

assign tx_rdy = (state==IDLE);
// state change reg
    always_ff @( posedge clk, negedge rst_n ) begin
        if(!rst_n)
            state <= IDLE;
        else
            state <= nxt_state;
    end

    always_comb begin
        init = 1'b0;
        transmitting = 1'b0;
        set_done = 1'b0;
        nxt_state = state;

        case(state)
			TX_STATE: begin
				transmitting = 1'b1;
				if(bit_cnt == 4'd10) begin		// finish transmission when all 10 bits are transmitted
					set_done = 1'b1;
					nxt_state = IDLE;
				end
			end
			default:		
				if(trmt) begin			// wait until trmt is asserted to begin transmission
					init = 1'b1;
					nxt_state = TX_STATE;
				end
		endcase
	end

//S/R reg to set tx_doness
    always @(posedge clk, negedge rst_n) begin
        if(!rst_n)
            tx_done <= 1'b0;
        else if(init)
            tx_done <= 1'b0;
        else if(set_done)
            tx_done <= 1'b1;
    end

endmodule
`default_nettype wire