
STM32_Drivers_Layer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001140  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001304  0800130c  0001130c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001304  08001304  0001130c  2**0
                  CONTENTS
  4 .ARM          00000000  08001304  08001304  0001130c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001304  0800130c  0001130c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001304  08001304  00011304  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001308  08001308  00011308  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001130c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000044  20000000  0800130c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000044  0800130c  00020044  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001130c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0001133c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000161f  00000000  00000000  0001137f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000601  00000000  00000000  0001299e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000178  00000000  00000000  00012fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000010d  00000000  00000000  00013118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000040a  00000000  00000000  00013225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002406  00000000  00000000  0001362f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00006ba7  00000000  00000000  00015a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000500  00000000  00000000  0001c5dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  0001cadc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080012ec 	.word	0x080012ec

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	080012ec 	.word	0x080012ec

08000204 <USART_PeriClockControl>:
 *
 * @Note              -

 */
void USART_PeriClockControl(USART_RegDef_t *pUSARTx, uint8_t EnOrDi)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
 800020c:	460b      	mov	r3, r1
 800020e:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi == ENABLE) {
 8000210:	78fb      	ldrb	r3, [r7, #3]
 8000212:	2b01      	cmp	r3, #1
 8000214:	d141      	bne.n	800029a <USART_PeriClockControl+0x96>
		if(pUSARTx==USART1)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	4a43      	ldr	r2, [pc, #268]	; (8000328 <USART_PeriClockControl+0x124>)
 800021a:	4293      	cmp	r3, r2
 800021c:	d106      	bne.n	800022c <USART_PeriClockControl+0x28>
		{
			USART1_PCCK_EN();
 800021e:	4b43      	ldr	r3, [pc, #268]	; (800032c <USART_PeriClockControl+0x128>)
 8000220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000222:	4a42      	ldr	r2, [pc, #264]	; (800032c <USART_PeriClockControl+0x128>)
 8000224:	f043 0310 	orr.w	r3, r3, #16
 8000228:	6453      	str	r3, [r2, #68]	; 0x44
			USART6_PCCK_DI();
		} else {
			;
		}
	}
}
 800022a:	e077      	b.n	800031c <USART_PeriClockControl+0x118>
		}else if(pUSARTx==USART2)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	4a40      	ldr	r2, [pc, #256]	; (8000330 <USART_PeriClockControl+0x12c>)
 8000230:	4293      	cmp	r3, r2
 8000232:	d106      	bne.n	8000242 <USART_PeriClockControl+0x3e>
			USART2_PCCK_EN();
 8000234:	4b3d      	ldr	r3, [pc, #244]	; (800032c <USART_PeriClockControl+0x128>)
 8000236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000238:	4a3c      	ldr	r2, [pc, #240]	; (800032c <USART_PeriClockControl+0x128>)
 800023a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800023e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000240:	e06c      	b.n	800031c <USART_PeriClockControl+0x118>
		}else if(pUSARTx==USART3)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	4a3b      	ldr	r2, [pc, #236]	; (8000334 <USART_PeriClockControl+0x130>)
 8000246:	4293      	cmp	r3, r2
 8000248:	d106      	bne.n	8000258 <USART_PeriClockControl+0x54>
			USART3_PCCK_EN();
 800024a:	4b38      	ldr	r3, [pc, #224]	; (800032c <USART_PeriClockControl+0x128>)
 800024c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800024e:	4a37      	ldr	r2, [pc, #220]	; (800032c <USART_PeriClockControl+0x128>)
 8000250:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000254:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000256:	e061      	b.n	800031c <USART_PeriClockControl+0x118>
		}else if(pUSARTx==UART4)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	4a37      	ldr	r2, [pc, #220]	; (8000338 <USART_PeriClockControl+0x134>)
 800025c:	4293      	cmp	r3, r2
 800025e:	d106      	bne.n	800026e <USART_PeriClockControl+0x6a>
			UART4_PCCK_EN();
 8000260:	4b32      	ldr	r3, [pc, #200]	; (800032c <USART_PeriClockControl+0x128>)
 8000262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000264:	4a31      	ldr	r2, [pc, #196]	; (800032c <USART_PeriClockControl+0x128>)
 8000266:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800026a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800026c:	e056      	b.n	800031c <USART_PeriClockControl+0x118>
		}else if(pUSARTx==UART5)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	4a32      	ldr	r2, [pc, #200]	; (800033c <USART_PeriClockControl+0x138>)
 8000272:	4293      	cmp	r3, r2
 8000274:	d106      	bne.n	8000284 <USART_PeriClockControl+0x80>
			UART5_PCCK_EN();
 8000276:	4b2d      	ldr	r3, [pc, #180]	; (800032c <USART_PeriClockControl+0x128>)
 8000278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800027a:	4a2c      	ldr	r2, [pc, #176]	; (800032c <USART_PeriClockControl+0x128>)
 800027c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000280:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000282:	e04b      	b.n	800031c <USART_PeriClockControl+0x118>
		}else if(pUSARTx==USART6){
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	4a2e      	ldr	r2, [pc, #184]	; (8000340 <USART_PeriClockControl+0x13c>)
 8000288:	4293      	cmp	r3, r2
 800028a:	d147      	bne.n	800031c <USART_PeriClockControl+0x118>
			 USART6_PCCK_EN();
 800028c:	4b27      	ldr	r3, [pc, #156]	; (800032c <USART_PeriClockControl+0x128>)
 800028e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000290:	4a26      	ldr	r2, [pc, #152]	; (800032c <USART_PeriClockControl+0x128>)
 8000292:	f043 0320 	orr.w	r3, r3, #32
 8000296:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000298:	e040      	b.n	800031c <USART_PeriClockControl+0x118>
		if (pUSARTx == USART1) {
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	4a22      	ldr	r2, [pc, #136]	; (8000328 <USART_PeriClockControl+0x124>)
 800029e:	4293      	cmp	r3, r2
 80002a0:	d106      	bne.n	80002b0 <USART_PeriClockControl+0xac>
			USART1_PCCK_DI();
 80002a2:	4b22      	ldr	r3, [pc, #136]	; (800032c <USART_PeriClockControl+0x128>)
 80002a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002a6:	4a21      	ldr	r2, [pc, #132]	; (800032c <USART_PeriClockControl+0x128>)
 80002a8:	f023 0310 	bic.w	r3, r3, #16
 80002ac:	6453      	str	r3, [r2, #68]	; 0x44
}
 80002ae:	e035      	b.n	800031c <USART_PeriClockControl+0x118>
		} else if (pUSARTx == USART2) {
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	4a1f      	ldr	r2, [pc, #124]	; (8000330 <USART_PeriClockControl+0x12c>)
 80002b4:	4293      	cmp	r3, r2
 80002b6:	d106      	bne.n	80002c6 <USART_PeriClockControl+0xc2>
			USART2_PCCK_DI();
 80002b8:	4b1c      	ldr	r3, [pc, #112]	; (800032c <USART_PeriClockControl+0x128>)
 80002ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002bc:	4a1b      	ldr	r2, [pc, #108]	; (800032c <USART_PeriClockControl+0x128>)
 80002be:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80002c2:	6413      	str	r3, [r2, #64]	; 0x40
}
 80002c4:	e02a      	b.n	800031c <USART_PeriClockControl+0x118>
		} else if (pUSARTx == USART3) {
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	4a1a      	ldr	r2, [pc, #104]	; (8000334 <USART_PeriClockControl+0x130>)
 80002ca:	4293      	cmp	r3, r2
 80002cc:	d106      	bne.n	80002dc <USART_PeriClockControl+0xd8>
			USART3_PCCK_DI();
 80002ce:	4b17      	ldr	r3, [pc, #92]	; (800032c <USART_PeriClockControl+0x128>)
 80002d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002d2:	4a16      	ldr	r2, [pc, #88]	; (800032c <USART_PeriClockControl+0x128>)
 80002d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80002d8:	6413      	str	r3, [r2, #64]	; 0x40
}
 80002da:	e01f      	b.n	800031c <USART_PeriClockControl+0x118>
		} else if (pUSARTx == UART4) {
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	4a16      	ldr	r2, [pc, #88]	; (8000338 <USART_PeriClockControl+0x134>)
 80002e0:	4293      	cmp	r3, r2
 80002e2:	d106      	bne.n	80002f2 <USART_PeriClockControl+0xee>
			UART4_PCCK_DI();
 80002e4:	4b11      	ldr	r3, [pc, #68]	; (800032c <USART_PeriClockControl+0x128>)
 80002e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002e8:	4a10      	ldr	r2, [pc, #64]	; (800032c <USART_PeriClockControl+0x128>)
 80002ea:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80002ee:	6413      	str	r3, [r2, #64]	; 0x40
}
 80002f0:	e014      	b.n	800031c <USART_PeriClockControl+0x118>
		} else if (pUSARTx == UART5) {
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	4a11      	ldr	r2, [pc, #68]	; (800033c <USART_PeriClockControl+0x138>)
 80002f6:	4293      	cmp	r3, r2
 80002f8:	d106      	bne.n	8000308 <USART_PeriClockControl+0x104>
			UART5_PCCK_DI();
 80002fa:	4b0c      	ldr	r3, [pc, #48]	; (800032c <USART_PeriClockControl+0x128>)
 80002fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002fe:	4a0b      	ldr	r2, [pc, #44]	; (800032c <USART_PeriClockControl+0x128>)
 8000300:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000304:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000306:	e009      	b.n	800031c <USART_PeriClockControl+0x118>
		} else if (pUSARTx == USART6) {
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	4a0d      	ldr	r2, [pc, #52]	; (8000340 <USART_PeriClockControl+0x13c>)
 800030c:	4293      	cmp	r3, r2
 800030e:	d105      	bne.n	800031c <USART_PeriClockControl+0x118>
			USART6_PCCK_DI();
 8000310:	4b06      	ldr	r3, [pc, #24]	; (800032c <USART_PeriClockControl+0x128>)
 8000312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000314:	4a05      	ldr	r2, [pc, #20]	; (800032c <USART_PeriClockControl+0x128>)
 8000316:	f023 0320 	bic.w	r3, r3, #32
 800031a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800031c:	bf00      	nop
 800031e:	370c      	adds	r7, #12
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr
 8000328:	40011000 	.word	0x40011000
 800032c:	40023800 	.word	0x40023800
 8000330:	40004400 	.word	0x40004400
 8000334:	40004800 	.word	0x40004800
 8000338:	40004c00 	.word	0x40004c00
 800033c:	40005000 	.word	0x40005000
 8000340:	40011400 	.word	0x40011400

08000344 <USART_Init>:
 *
 * @Note              -

 */
void USART_Init(USART_Handle_t *pUSARTHandle)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b082      	sub	sp, #8
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
	USART_PeriClockControl(pUSARTHandle->pUSARTx,ENABLE);
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	2101      	movs	r1, #1
 8000352:	4618      	mov	r0, r3
 8000354:	f7ff ff56 	bl	8000204 <USART_PeriClockControl>
	switch(pUSARTHandle->USART_Config.USART_Mode)
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	791b      	ldrb	r3, [r3, #4]
 800035c:	2b02      	cmp	r3, #2
 800035e:	d013      	beq.n	8000388 <USART_Init+0x44>
 8000360:	2b02      	cmp	r3, #2
 8000362:	dc1a      	bgt.n	800039a <USART_Init+0x56>
 8000364:	2b00      	cmp	r3, #0
 8000366:	d00a      	beq.n	800037e <USART_Init+0x3a>
 8000368:	2b01      	cmp	r3, #1
 800036a:	d116      	bne.n	800039a <USART_Init+0x56>
	{
	case USART_MODE_ONLY_RX:
	{
		pUSARTHandle->pUSARTx->CR1|= (1 << USART_CR1_RE);
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	68da      	ldr	r2, [r3, #12]
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	f042 0204 	orr.w	r2, r2, #4
 800037a:	60da      	str	r2, [r3, #12]
		break;
 800037c:	e00e      	b.n	800039c <USART_Init+0x58>
	}
	case USART_MODE_ONLY_TX:
	{
		pUSARTHandle->pUSARTx->CR1= (1 << USART_CR1_TE);
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	2208      	movs	r2, #8
 8000384:	60da      	str	r2, [r3, #12]
		break;
 8000386:	e009      	b.n	800039c <USART_Init+0x58>
	}
	case USART_MODE_TXRX:
	{
		pUSARTHandle->pUSARTx->CR1|= ((1 << USART_CR1_RE)|(1 << USART_CR1_TE));
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	68da      	ldr	r2, [r3, #12]
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	f042 020c 	orr.w	r2, r2, #12
 8000396:	60da      	str	r2, [r3, #12]
		break;
 8000398:	e000      	b.n	800039c <USART_Init+0x58>
	}
	default:
	{
		break;
 800039a:	bf00      	nop
	}
	}
	if ( pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_EVEN)
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	7b9b      	ldrb	r3, [r3, #14]
 80003a0:	2b01      	cmp	r3, #1
 80003a2:	d10e      	bne.n	80003c2 <USART_Init+0x7e>
	{
		pUSARTHandle->pUSARTx->CR1 |= ( 1 << USART_CR1_PCE);
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	68da      	ldr	r2, [r3, #12]
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80003b2:	60da      	str	r2, [r3, #12]
		pUSARTHandle->pUSARTx->CR1 |= ( 0 << USART_CR1_PS);
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	681a      	ldr	r2, [r3, #0]
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	68d2      	ldr	r2, [r2, #12]
 80003be:	60da      	str	r2, [r3, #12]
 80003c0:	e013      	b.n	80003ea <USART_Init+0xa6>
	}
	else if(pUSARTHandle->USART_Config.USART_ParityControl ==USART_PARITY_EN_ODD)
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	7b9b      	ldrb	r3, [r3, #14]
 80003c6:	2b02      	cmp	r3, #2
 80003c8:	d10f      	bne.n	80003ea <USART_Init+0xa6>
	{
		pUSARTHandle->pUSARTx->CR1 |= ( 1 << USART_CR1_PCE);
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	68da      	ldr	r2, [r3, #12]
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80003d8:	60da      	str	r2, [r3, #12]
		pUSARTHandle->pUSARTx->CR1 |= ( 1 << USART_CR1_PS);
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	68da      	ldr	r2, [r3, #12]
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80003e8:	60da      	str	r2, [r3, #12]
	}else
	{
		;
	}
	 //Implement the code to configure the Word length configuration item
	pUSARTHandle->pUSARTx->CR1 |= pUSARTHandle->USART_Config.USART_WordLength << USART_CR1_M ;
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	68da      	ldr	r2, [r3, #12]
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	7b5b      	ldrb	r3, [r3, #13]
 80003f4:	031b      	lsls	r3, r3, #12
 80003f6:	4619      	mov	r1, r3
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	430a      	orrs	r2, r1
 80003fe:	60da      	str	r2, [r3, #12]

	//Implement the code to configure the number of stop bits inserted during USART frame transmission
	switch(pUSARTHandle->USART_Config.USART_NoOfStopBits)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	7b1b      	ldrb	r3, [r3, #12]
 8000404:	2b03      	cmp	r3, #3
 8000406:	d82d      	bhi.n	8000464 <USART_Init+0x120>
 8000408:	a201      	add	r2, pc, #4	; (adr r2, 8000410 <USART_Init+0xcc>)
 800040a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800040e:	bf00      	nop
 8000410:	08000421 	.word	0x08000421
 8000414:	0800042f 	.word	0x0800042f
 8000418:	08000441 	.word	0x08000441
 800041c:	08000453 	.word	0x08000453
	{
	case USART_STOPBITS_1:
	{
		pUSARTHandle->pUSARTx->CR2 |=0<< USART_CR2_STOP;
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	681a      	ldr	r2, [r3, #0]
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	6912      	ldr	r2, [r2, #16]
 800042a:	611a      	str	r2, [r3, #16]
		break;
 800042c:	e01b      	b.n	8000466 <USART_Init+0x122>
	}
	case USART_STOPBITS_0_5:
	{
		pUSARTHandle->pUSARTx->CR2 |=1<< USART_CR2_STOP;
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	691a      	ldr	r2, [r3, #16]
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800043c:	611a      	str	r2, [r3, #16]
		break;
 800043e:	e012      	b.n	8000466 <USART_Init+0x122>
	}
	case USART_STOPBITS_2:
	{
		pUSARTHandle->pUSARTx->CR2 |=2<< USART_CR2_STOP;
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	691a      	ldr	r2, [r3, #16]
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800044e:	611a      	str	r2, [r3, #16]
		break;
 8000450:	e009      	b.n	8000466 <USART_Init+0x122>
	}
	case USART_STOPBITS_1_5:
	{
		pUSARTHandle->pUSARTx->CR2 |=3<< USART_CR2_STOP;
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	691a      	ldr	r2, [r3, #16]
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8000460:	611a      	str	r2, [r3, #16]
		break;
 8000462:	e000      	b.n	8000466 <USART_Init+0x122>
	}
	default:
	{
		break;
 8000464:	bf00      	nop
	}
	}


	//Configuration of USART hardware flow control
	switch(pUSARTHandle->USART_Config.USART_HWFlowControl)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	7bdb      	ldrb	r3, [r3, #15]
 800046a:	2b03      	cmp	r3, #3
 800046c:	d018      	beq.n	80004a0 <USART_Init+0x15c>
 800046e:	2b03      	cmp	r3, #3
 8000470:	dc1f      	bgt.n	80004b2 <USART_Init+0x16e>
 8000472:	2b01      	cmp	r3, #1
 8000474:	d002      	beq.n	800047c <USART_Init+0x138>
 8000476:	2b02      	cmp	r3, #2
 8000478:	d009      	beq.n	800048e <USART_Init+0x14a>
			pUSARTHandle->pUSARTx->CR3 |=( 1 << USART_CR3_CTSE)|( 1 << USART_CR3_RTSE);
			break;
		}
		default:
		{
			break;
 800047a:	e01a      	b.n	80004b2 <USART_Init+0x16e>
			pUSARTHandle->pUSARTx->CR3 |= ( 1 << USART_CR3_CTSE);
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	695a      	ldr	r2, [r3, #20]
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800048a:	615a      	str	r2, [r3, #20]
			break;
 800048c:	e012      	b.n	80004b4 <USART_Init+0x170>
			pUSARTHandle->pUSARTx->CR3 |=( 1 << USART_CR3_RTSE);
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	695a      	ldr	r2, [r3, #20]
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800049c:	615a      	str	r2, [r3, #20]
			break;
 800049e:	e009      	b.n	80004b4 <USART_Init+0x170>
			pUSARTHandle->pUSARTx->CR3 |=( 1 << USART_CR3_CTSE)|( 1 << USART_CR3_RTSE);
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	695a      	ldr	r2, [r3, #20]
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80004ae:	615a      	str	r2, [r3, #20]
			break;
 80004b0:	e000      	b.n	80004b4 <USART_Init+0x170>
			break;
 80004b2:	bf00      	nop
	/******************************** Configuration of BRR(Baudrate register)******************************************/

		//Implement the code to configure the baud rate
		//We will cover this in the lecture. No action required here
	//	USART_SetBaudRate(pUSARTHandle->pUSARTx,pUSARTHandle->USART_Config.USART_Baud);
}
 80004b4:	bf00      	nop
 80004b6:	3708      	adds	r7, #8
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}

080004bc <USART_PeripheralControl>:
 *
 * @Note              -

 */
void USART_PeripheralControl(USART_RegDef_t *pUSARTx, uint8_t Cmd)
{
 80004bc:	b480      	push	{r7}
 80004be:	b083      	sub	sp, #12
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
 80004c4:	460b      	mov	r3, r1
 80004c6:	70fb      	strb	r3, [r7, #3]
	if(Cmd == ENABLE)
 80004c8:	78fb      	ldrb	r3, [r7, #3]
 80004ca:	2b01      	cmp	r3, #1
 80004cc:	d106      	bne.n	80004dc <USART_PeripheralControl+0x20>
	{
		pUSARTx->CR1 |= (1 << 13);
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	68db      	ldr	r3, [r3, #12]
 80004d2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	60da      	str	r2, [r3, #12]
	}else
	{
		pUSARTx->CR1 &= ~(1 << 13);
	}

}
 80004da:	e005      	b.n	80004e8 <USART_PeripheralControl+0x2c>
		pUSARTx->CR1 &= ~(1 << 13);
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	68db      	ldr	r3, [r3, #12]
 80004e0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	60da      	str	r2, [r3, #12]
}
 80004e8:	bf00      	nop
 80004ea:	370c      	adds	r7, #12
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr

080004f4 <USART_GetFlagStatus>:
 *
 * @Note              -

 */
uint8_t USART_GetFlagStatus(USART_RegDef_t *pUSARTx, uint8_t StatusFlagName)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
 80004fc:	460b      	mov	r3, r1
 80004fe:	70fb      	strb	r3, [r7, #3]
    if(pUSARTx->SR & StatusFlagName)
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681a      	ldr	r2, [r3, #0]
 8000504:	78fb      	ldrb	r3, [r7, #3]
 8000506:	4013      	ands	r3, r2
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <USART_GetFlagStatus+0x1c>
    {
    	return SET;
 800050c:	2301      	movs	r3, #1
 800050e:	e000      	b.n	8000512 <USART_GetFlagStatus+0x1e>
    }

   return RESET;
 8000510:	2300      	movs	r3, #0
}
 8000512:	4618      	mov	r0, r3
 8000514:	370c      	adds	r7, #12
 8000516:	46bd      	mov	sp, r7
 8000518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051c:	4770      	bx	lr

0800051e <USART_ReceiveData>:
 * @Note              -

 */

void USART_ReceiveData(USART_Handle_t *pUSARTHandle, uint8_t *pRxBuffer, uint32_t Len)
{
 800051e:	b580      	push	{r7, lr}
 8000520:	b086      	sub	sp, #24
 8000522:	af00      	add	r7, sp, #0
 8000524:	60f8      	str	r0, [r7, #12]
 8000526:	60b9      	str	r1, [r7, #8]
 8000528:	607a      	str	r2, [r7, #4]
	//Loop over until "Len" number of bytes are transferred
		for(uint32_t i = 0 ; i < Len; i++)
 800052a:	2300      	movs	r3, #0
 800052c:	617b      	str	r3, [r7, #20]
 800052e:	e045      	b.n	80005bc <USART_ReceiveData+0x9e>
		{
			//Implement the code to wait until RXNE flag is set in the SR
			while(! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_RXNE));
 8000530:	bf00      	nop
 8000532:	68fb      	ldr	r3, [r7, #12]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	2120      	movs	r1, #32
 8000538:	4618      	mov	r0, r3
 800053a:	f7ff ffdb 	bl	80004f4 <USART_GetFlagStatus>
 800053e:	4603      	mov	r3, r0
 8000540:	2b00      	cmp	r3, #0
 8000542:	d0f6      	beq.n	8000532 <USART_ReceiveData+0x14>

			//Check the USART_WordLength to decide whether we are going to receive 9bit of data in a frame or 8 bit
			if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 8000544:	68fb      	ldr	r3, [r7, #12]
 8000546:	7b5b      	ldrb	r3, [r3, #13]
 8000548:	2b01      	cmp	r3, #1
 800054a:	d11d      	bne.n	8000588 <USART_ReceiveData+0x6a>
			{
				//We are going to receive 9bit data in a frame

				//Now, check are we using USART_ParityControl control or not
				if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	7b9b      	ldrb	r3, [r3, #14]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d10f      	bne.n	8000574 <USART_ReceiveData+0x56>
				{
					//No parity is used , so all 9bits will be of user data

					//read only first 9 bits so mask the DR with 0x01FF
					*((uint16_t*) pRxBuffer) = (pUSARTHandle->pUSARTx->DR  & (uint16_t)0x01FF);
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	685b      	ldr	r3, [r3, #4]
 800055a:	b29b      	uxth	r3, r3
 800055c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000560:	b29a      	uxth	r2, r3
 8000562:	68bb      	ldr	r3, [r7, #8]
 8000564:	801a      	strh	r2, [r3, #0]

					//Now increment the pRxBuffer two times
					pRxBuffer++;
 8000566:	68bb      	ldr	r3, [r7, #8]
 8000568:	3301      	adds	r3, #1
 800056a:	60bb      	str	r3, [r7, #8]
					pRxBuffer++;
 800056c:	68bb      	ldr	r3, [r7, #8]
 800056e:	3301      	adds	r3, #1
 8000570:	60bb      	str	r3, [r7, #8]
 8000572:	e020      	b.n	80005b6 <USART_ReceiveData+0x98>
				}
				else
				{
					//Parity is used, so 8bits will be of user data and 1 bit is parity
					 *pRxBuffer = (pUSARTHandle->pUSARTx->DR  & (uint8_t)0xFF);
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	685b      	ldr	r3, [r3, #4]
 800057a:	b2da      	uxtb	r2, r3
 800057c:	68bb      	ldr	r3, [r7, #8]
 800057e:	701a      	strb	r2, [r3, #0]
					 pRxBuffer++;
 8000580:	68bb      	ldr	r3, [r7, #8]
 8000582:	3301      	adds	r3, #1
 8000584:	60bb      	str	r3, [r7, #8]
 8000586:	e016      	b.n	80005b6 <USART_ReceiveData+0x98>
			else
			{
				//We are going to receive 8bit data in a frame

				//Now, check are we using USART_ParityControl control or not
				if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	7b9b      	ldrb	r3, [r3, #14]
 800058c:	2b00      	cmp	r3, #0
 800058e:	d106      	bne.n	800059e <USART_ReceiveData+0x80>
				{
					//No parity is used , so all 8bits will be of user data

					//read 8 bits from DR
					 *pRxBuffer = (uint8_t) (pUSARTHandle->pUSARTx->DR  & (uint8_t)0xFF);
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	685b      	ldr	r3, [r3, #4]
 8000596:	b2da      	uxtb	r2, r3
 8000598:	68bb      	ldr	r3, [r7, #8]
 800059a:	701a      	strb	r2, [r3, #0]
 800059c:	e008      	b.n	80005b0 <USART_ReceiveData+0x92>
				else
				{
					//Parity is used, so , 7 bits will be of user data and 1 bit is parity

					//read only 7 bits , hence mask the DR with 0X7F
					 *pRxBuffer = (uint8_t) (pUSARTHandle->pUSARTx->DR  & (uint8_t)0x7F);
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	685b      	ldr	r3, [r3, #4]
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80005aa:	b2da      	uxtb	r2, r3
 80005ac:	68bb      	ldr	r3, [r7, #8]
 80005ae:	701a      	strb	r2, [r3, #0]

				}

				//Now , increment the pRxBuffer
				pRxBuffer++;
 80005b0:	68bb      	ldr	r3, [r7, #8]
 80005b2:	3301      	adds	r3, #1
 80005b4:	60bb      	str	r3, [r7, #8]
		for(uint32_t i = 0 ; i < Len; i++)
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	3301      	adds	r3, #1
 80005ba:	617b      	str	r3, [r7, #20]
 80005bc:	697a      	ldr	r2, [r7, #20]
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	429a      	cmp	r2, r3
 80005c2:	d3b5      	bcc.n	8000530 <USART_ReceiveData+0x12>
			}
		}
}
 80005c4:	bf00      	nop
 80005c6:	bf00      	nop
 80005c8:	3718      	adds	r7, #24
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
	...

080005d0 <USART_IRQInterruptConfig>:
 *
 * @Note              -

 */
void USART_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	4603      	mov	r3, r0
 80005d8:	460a      	mov	r2, r1
 80005da:	71fb      	strb	r3, [r7, #7]
 80005dc:	4613      	mov	r3, r2
 80005de:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE)
 80005e0:	79bb      	ldrb	r3, [r7, #6]
 80005e2:	2b01      	cmp	r3, #1
 80005e4:	d133      	bne.n	800064e <USART_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31)
 80005e6:	79fb      	ldrb	r3, [r7, #7]
 80005e8:	2b1f      	cmp	r3, #31
 80005ea:	d80a      	bhi.n	8000602 <USART_IRQInterruptConfig+0x32>
		{
			//program ISER0 register
			*NVIC_ISER0 |= ( 1 << IRQNumber );
 80005ec:	4b35      	ldr	r3, [pc, #212]	; (80006c4 <USART_IRQInterruptConfig+0xf4>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	79fa      	ldrb	r2, [r7, #7]
 80005f2:	2101      	movs	r1, #1
 80005f4:	fa01 f202 	lsl.w	r2, r1, r2
 80005f8:	4611      	mov	r1, r2
 80005fa:	4a32      	ldr	r2, [pc, #200]	; (80006c4 <USART_IRQInterruptConfig+0xf4>)
 80005fc:	430b      	orrs	r3, r1
 80005fe:	6013      	str	r3, [r2, #0]
			//program ICER2 register
			*NVIC_ICER3 |= ( 1 << (IRQNumber % 64) );

		}
	}
}
 8000600:	e059      	b.n	80006b6 <USART_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64 ) //32 to 63
 8000602:	79fb      	ldrb	r3, [r7, #7]
 8000604:	2b1f      	cmp	r3, #31
 8000606:	d90f      	bls.n	8000628 <USART_IRQInterruptConfig+0x58>
 8000608:	79fb      	ldrb	r3, [r7, #7]
 800060a:	2b3f      	cmp	r3, #63	; 0x3f
 800060c:	d80c      	bhi.n	8000628 <USART_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= ( 1 << (IRQNumber % 32) );
 800060e:	4b2e      	ldr	r3, [pc, #184]	; (80006c8 <USART_IRQInterruptConfig+0xf8>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	79fa      	ldrb	r2, [r7, #7]
 8000614:	f002 021f 	and.w	r2, r2, #31
 8000618:	2101      	movs	r1, #1
 800061a:	fa01 f202 	lsl.w	r2, r1, r2
 800061e:	4611      	mov	r1, r2
 8000620:	4a29      	ldr	r2, [pc, #164]	; (80006c8 <USART_IRQInterruptConfig+0xf8>)
 8000622:	430b      	orrs	r3, r1
 8000624:	6013      	str	r3, [r2, #0]
 8000626:	e046      	b.n	80006b6 <USART_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96 )
 8000628:	79fb      	ldrb	r3, [r7, #7]
 800062a:	2b3f      	cmp	r3, #63	; 0x3f
 800062c:	d943      	bls.n	80006b6 <USART_IRQInterruptConfig+0xe6>
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	2b5f      	cmp	r3, #95	; 0x5f
 8000632:	d840      	bhi.n	80006b6 <USART_IRQInterruptConfig+0xe6>
			*NVIC_ISER3 |= ( 1 << (IRQNumber % 64) );
 8000634:	4b25      	ldr	r3, [pc, #148]	; (80006cc <USART_IRQInterruptConfig+0xfc>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	79fa      	ldrb	r2, [r7, #7]
 800063a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800063e:	2101      	movs	r1, #1
 8000640:	fa01 f202 	lsl.w	r2, r1, r2
 8000644:	4611      	mov	r1, r2
 8000646:	4a21      	ldr	r2, [pc, #132]	; (80006cc <USART_IRQInterruptConfig+0xfc>)
 8000648:	430b      	orrs	r3, r1
 800064a:	6013      	str	r3, [r2, #0]
}
 800064c:	e033      	b.n	80006b6 <USART_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	2b1f      	cmp	r3, #31
 8000652:	d80a      	bhi.n	800066a <USART_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= ( 1 << IRQNumber );
 8000654:	4b1e      	ldr	r3, [pc, #120]	; (80006d0 <USART_IRQInterruptConfig+0x100>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	79fa      	ldrb	r2, [r7, #7]
 800065a:	2101      	movs	r1, #1
 800065c:	fa01 f202 	lsl.w	r2, r1, r2
 8000660:	4611      	mov	r1, r2
 8000662:	4a1b      	ldr	r2, [pc, #108]	; (80006d0 <USART_IRQInterruptConfig+0x100>)
 8000664:	430b      	orrs	r3, r1
 8000666:	6013      	str	r3, [r2, #0]
}
 8000668:	e025      	b.n	80006b6 <USART_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64 )
 800066a:	79fb      	ldrb	r3, [r7, #7]
 800066c:	2b1f      	cmp	r3, #31
 800066e:	d90f      	bls.n	8000690 <USART_IRQInterruptConfig+0xc0>
 8000670:	79fb      	ldrb	r3, [r7, #7]
 8000672:	2b3f      	cmp	r3, #63	; 0x3f
 8000674:	d80c      	bhi.n	8000690 <USART_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= ( 1 << (IRQNumber % 32) );
 8000676:	4b17      	ldr	r3, [pc, #92]	; (80006d4 <USART_IRQInterruptConfig+0x104>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	79fa      	ldrb	r2, [r7, #7]
 800067c:	f002 021f 	and.w	r2, r2, #31
 8000680:	2101      	movs	r1, #1
 8000682:	fa01 f202 	lsl.w	r2, r1, r2
 8000686:	4611      	mov	r1, r2
 8000688:	4a12      	ldr	r2, [pc, #72]	; (80006d4 <USART_IRQInterruptConfig+0x104>)
 800068a:	430b      	orrs	r3, r1
 800068c:	6013      	str	r3, [r2, #0]
 800068e:	e012      	b.n	80006b6 <USART_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 6 && IRQNumber < 96 )
 8000690:	79fb      	ldrb	r3, [r7, #7]
 8000692:	2b05      	cmp	r3, #5
 8000694:	d90f      	bls.n	80006b6 <USART_IRQInterruptConfig+0xe6>
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	2b5f      	cmp	r3, #95	; 0x5f
 800069a:	d80c      	bhi.n	80006b6 <USART_IRQInterruptConfig+0xe6>
			*NVIC_ICER3 |= ( 1 << (IRQNumber % 64) );
 800069c:	4b0e      	ldr	r3, [pc, #56]	; (80006d8 <USART_IRQInterruptConfig+0x108>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	79fa      	ldrb	r2, [r7, #7]
 80006a2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80006a6:	2101      	movs	r1, #1
 80006a8:	fa01 f202 	lsl.w	r2, r1, r2
 80006ac:	4611      	mov	r1, r2
 80006ae:	4a0a      	ldr	r2, [pc, #40]	; (80006d8 <USART_IRQInterruptConfig+0x108>)
 80006b0:	430b      	orrs	r3, r1
 80006b2:	6013      	str	r3, [r2, #0]
}
 80006b4:	e7ff      	b.n	80006b6 <USART_IRQInterruptConfig+0xe6>
 80006b6:	bf00      	nop
 80006b8:	370c      	adds	r7, #12
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	e000e100 	.word	0xe000e100
 80006c8:	e000e104 	.word	0xe000e104
 80006cc:	e000e10c 	.word	0xe000e10c
 80006d0:	e000e180 	.word	0xe000e180
 80006d4:	e000e184 	.word	0xe000e184
 80006d8:	e000e18c 	.word	0xe000e18c

080006dc <USART_IRQPriorityConfig>:
		 *
		 * @Note              -

		 */
void USART_IRQPriorityConfig(uint8_t IRQNumber, uint32_t IRQPriority)
{
 80006dc:	b480      	push	{r7}
 80006de:	b085      	sub	sp, #20
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	6039      	str	r1, [r7, #0]
 80006e6:	71fb      	strb	r3, [r7, #7]
	//1. first lets find out the ipr register
	uint8_t iprx = IRQNumber / 4;
 80006e8:	79fb      	ldrb	r3, [r7, #7]
 80006ea:	089b      	lsrs	r3, r3, #2
 80006ec:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section  = IRQNumber %4 ;
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	f003 0303 	and.w	r3, r3, #3
 80006f4:	73bb      	strb	r3, [r7, #14]

	uint8_t shift_amount = ( 8 * iprx_section) + ( 8 - NO_PR_BITS_IMPLEMENTED) ;
 80006f6:	7bbb      	ldrb	r3, [r7, #14]
 80006f8:	00db      	lsls	r3, r3, #3
 80006fa:	b2db      	uxtb	r3, r3
 80006fc:	3304      	adds	r3, #4
 80006fe:	737b      	strb	r3, [r7, #13]

	*(  NVIC_PR_BASE_ADDR + iprx ) |=  ( IRQPriority << shift_amount );
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	009b      	lsls	r3, r3, #2
 8000704:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000708:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 800070c:	6819      	ldr	r1, [r3, #0]
 800070e:	7b7b      	ldrb	r3, [r7, #13]
 8000710:	683a      	ldr	r2, [r7, #0]
 8000712:	409a      	lsls	r2, r3
 8000714:	7bfb      	ldrb	r3, [r7, #15]
 8000716:	009b      	lsls	r3, r3, #2
 8000718:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800071c:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000720:	430a      	orrs	r2, r1
 8000722:	601a      	str	r2, [r3, #0]
}
 8000724:	bf00      	nop
 8000726:	3714      	adds	r7, #20
 8000728:	46bd      	mov	sp, r7
 800072a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072e:	4770      	bx	lr

08000730 <USART_IRQHandling>:
 *
 * @Note              -

 */
void USART_IRQHandling(USART_Handle_t *pUSARTHandle)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b086      	sub	sp, #24
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
	uint32_t temp1 , temp2,temp3;
	uint16_t *pdata;
	/*************************Check for TC flag ********************************************/
	 //Implement the code to check the state of TC bit in the SR
		temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_TC);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000742:	617b      	str	r3, [r7, #20]
		 //Implement the code to check the state of TCEIE bit
		temp2 = pUSARTHandle->pUSARTx->CR1 & ( 1 << USART_CR1_TCIE);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	68db      	ldr	r3, [r3, #12]
 800074a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800074e:	613b      	str	r3, [r7, #16]
		if(temp1 && temp2 )
 8000750:	697b      	ldr	r3, [r7, #20]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d01d      	beq.n	8000792 <USART_IRQHandling+0x62>
 8000756:	693b      	ldr	r3, [r7, #16]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d01a      	beq.n	8000792 <USART_IRQHandling+0x62>
		{
			//this interrupt is because of TC
			//close transmission and call application callback if TxLen is zero
			if ( pUSARTHandle->TxBusyState == USART_BUSY_IN_TX)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000762:	2b02      	cmp	r3, #2
 8000764:	d115      	bne.n	8000792 <USART_IRQHandling+0x62>
			{
			//Implement the code to clear the TC flag
			pUSARTHandle->pUSARTx->SR &= ~(1 << USART_SR_TC);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	681a      	ldr	r2, [r3, #0]
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000774:	601a      	str	r2, [r3, #0]

			//Implement the code to clear the TCIE control bit

			//Reset the application state
			pUSARTHandle->TxBusyState = USART_READY;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	2200      	movs	r2, #0
 800077a:	f883 2020 	strb.w	r2, [r3, #32]

			//Reset Buffer address to NULL
			pUSARTHandle->pTxBuffer = NULL;
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	2200      	movs	r2, #0
 8000782:	611a      	str	r2, [r3, #16]

			//Reset the length to zero
			pUSARTHandle->TxLen = 0;
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	2200      	movs	r2, #0
 8000788:	619a      	str	r2, [r3, #24]

			//Call the application call back with event USART_EVENT_TX_CMPLT
			USART_ApplicationEventCallback(pUSARTHandle, USART_EVENT_TX_CMPLT);
 800078a:	2100      	movs	r1, #0
 800078c:	6878      	ldr	r0, [r7, #4]
 800078e:	f000 fd2d 	bl	80011ec <USART_ApplicationEventCallback>
			}
		}
	/*************************Check for TXE flag ********************************************/

	//Implement the code to check the state of TXE bit in the SR
	temp1 = pUSARTHandle->pUSARTx->SR & (1 << USART_SR_TXE);
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800079c:	617b      	str	r3, [r7, #20]

	//Implement the code to check the state of TXEIE bit in CR1
	temp2 = pUSARTHandle->pUSARTx->CR1 & (1 << USART_CR1_TXEIE);
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	68db      	ldr	r3, [r3, #12]
 80007a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007a8:	613b      	str	r3, [r7, #16]

	if (temp1 && temp2) {
 80007aa:	697b      	ldr	r3, [r7, #20]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d055      	beq.n	800085c <USART_IRQHandling+0x12c>
 80007b0:	693b      	ldr	r3, [r7, #16]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d052      	beq.n	800085c <USART_IRQHandling+0x12c>
		//this interrupt is because of TXE

		if (pUSARTHandle->TxBusyState == USART_BUSY_IN_TX) {
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80007bc:	2b02      	cmp	r3, #2
 80007be:	d14d      	bne.n	800085c <USART_IRQHandling+0x12c>
			//Keep sending data until Txlen reaches to zero
			if (pUSARTHandle->TxLen > 0) {
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	699b      	ldr	r3, [r3, #24]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d03d      	beq.n	8000844 <USART_IRQHandling+0x114>
				//Check the USART_WordLength item for 9BIT or 8BIT in a frame
				if (pUSARTHandle->USART_Config.USART_WordLength
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	7b5b      	ldrb	r3, [r3, #13]
 80007cc:	2b01      	cmp	r3, #1
 80007ce:	d129      	bne.n	8000824 <USART_IRQHandling+0xf4>
						== USART_WORDLEN_9BITS) {
					//if 9BIT load the DR with 2bytes masking  the bits other than first 9 bits
					pdata = (uint16_t*) pUSARTHandle->pTxBuffer;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	691b      	ldr	r3, [r3, #16]
 80007d4:	60fb      	str	r3, [r7, #12]
					pUSARTHandle->pUSARTx->DR = (*pdata & (uint16_t) 0x01FF);
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	881b      	ldrh	r3, [r3, #0]
 80007da:	461a      	mov	r2, r3
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80007e4:	605a      	str	r2, [r3, #4]

					//check for USART_ParityControl
					if (pUSARTHandle->USART_Config.USART_ParityControl== USART_PARITY_DISABLE) {
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	7b9b      	ldrb	r3, [r3, #14]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d10f      	bne.n	800080e <USART_IRQHandling+0xde>
						//No parity is used in this transfer , so 9bits of user data will be sent
						//Implement the code to increment pTxBuffer twice
						pUSARTHandle->pTxBuffer++;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	691b      	ldr	r3, [r3, #16]
 80007f2:	1c5a      	adds	r2, r3, #1
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	611a      	str	r2, [r3, #16]
						pUSARTHandle->pTxBuffer++;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	691b      	ldr	r3, [r3, #16]
 80007fc:	1c5a      	adds	r2, r3, #1
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	611a      	str	r2, [r3, #16]
						pUSARTHandle->TxLen -= 2;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	699b      	ldr	r3, [r3, #24]
 8000806:	1e9a      	subs	r2, r3, #2
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	619a      	str	r2, [r3, #24]
 800080c:	e01a      	b.n	8000844 <USART_IRQHandling+0x114>
					} else {
						//Parity bit is used in this transfer . so 8bits of user data will be sent
						//The 9th bit will be replaced by parity bit by the hardware
						pUSARTHandle->pTxBuffer++;
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	691b      	ldr	r3, [r3, #16]
 8000812:	1c5a      	adds	r2, r3, #1
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	611a      	str	r2, [r3, #16]
						pUSARTHandle->TxLen -= 1;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	699b      	ldr	r3, [r3, #24]
 800081c:	1e5a      	subs	r2, r3, #1
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	619a      	str	r2, [r3, #24]
 8000822:	e00f      	b.n	8000844 <USART_IRQHandling+0x114>
					}
				} else {
					//This is 8bit data transfer
					pUSARTHandle->pUSARTx->DR = (*pUSARTHandle->pTxBuffer& (uint8_t) 0xFF);
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	691b      	ldr	r3, [r3, #16]
 8000828:	781a      	ldrb	r2, [r3, #0]
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	605a      	str	r2, [r3, #4]

					//Implement the code to increment the buffer address
					pUSARTHandle->pTxBuffer++;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	691b      	ldr	r3, [r3, #16]
 8000834:	1c5a      	adds	r2, r3, #1
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	611a      	str	r2, [r3, #16]
					pUSARTHandle->TxLen -= 1;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	699b      	ldr	r3, [r3, #24]
 800083e:	1e5a      	subs	r2, r3, #1
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	619a      	str	r2, [r3, #24]
				}

			}
			if (pUSARTHandle->TxLen == 0) {
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	699b      	ldr	r3, [r3, #24]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d107      	bne.n	800085c <USART_IRQHandling+0x12c>
				//TxLen is zero
				//Implement the code to clear the TXEIE bit (disable interrupt for TXE flag )
				pUSARTHandle->pUSARTx->CR1 &= ~(1 << USART_CR1_TXEIE);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	68da      	ldr	r2, [r3, #12]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800085a:	60da      	str	r2, [r3, #12]
		}
	}

	/*************************Check for RXNE flag ********************************************/

	temp1 = pUSARTHandle->pUSARTx->SR & (1 << USART_SR_RXNE);
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	f003 0320 	and.w	r3, r3, #32
 8000866:	617b      	str	r3, [r7, #20]
	temp2 = pUSARTHandle->pUSARTx->CR1 & (1 << USART_CR1_RXNEIE);
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	68db      	ldr	r3, [r3, #12]
 800086e:	f003 0320 	and.w	r3, r3, #32
 8000872:	613b      	str	r3, [r7, #16]

	if (temp1 && temp2) {
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d073      	beq.n	8000962 <USART_IRQHandling+0x232>
 800087a:	693b      	ldr	r3, [r7, #16]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d070      	beq.n	8000962 <USART_IRQHandling+0x232>
		//this interrupt is because of rxne
		if (pUSARTHandle->RxBusyState == USART_BUSY_IN_RX) {
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000886:	2b01      	cmp	r3, #1
 8000888:	d16b      	bne.n	8000962 <USART_IRQHandling+0x232>
			if (pUSARTHandle->RxLen > 0) {
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	69db      	ldr	r3, [r3, #28]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d053      	beq.n	800093a <USART_IRQHandling+0x20a>
				//Check the USART_WordLength to decide whether we are going to receive 9bit of data in a frame or 8 bit
				if (pUSARTHandle->USART_Config.USART_WordLength== USART_WORDLEN_9BITS) {
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	7b5b      	ldrb	r3, [r3, #13]
 8000896:	2b01      	cmp	r3, #1
 8000898:	d12f      	bne.n	80008fa <USART_IRQHandling+0x1ca>
					//We are going to receive 9bit data in a frame

					//Now, check are we using USART_ParityControl control or not
					if (pUSARTHandle->USART_Config.USART_ParityControl== USART_PARITY_DISABLE) {
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	7b9b      	ldrb	r3, [r3, #14]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d119      	bne.n	80008d6 <USART_IRQHandling+0x1a6>
						//No parity is used , so all 9bits will be of user data

						//read only first 9 bits so mask the DR with 0x01FF
						*((uint16_t*) pUSARTHandle->pRxBuffer) =(pUSARTHandle->pUSARTx->DR & (uint16_t) 0x01FF);
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	b29a      	uxth	r2, r3
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	695b      	ldr	r3, [r3, #20]
 80008ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80008b2:	b292      	uxth	r2, r2
 80008b4:	801a      	strh	r2, [r3, #0]

						//Now increment the pRxBuffer two times
						pUSARTHandle->pRxBuffer++;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	695b      	ldr	r3, [r3, #20]
 80008ba:	1c5a      	adds	r2, r3, #1
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	615a      	str	r2, [r3, #20]
						pUSARTHandle->pRxBuffer++;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	695b      	ldr	r3, [r3, #20]
 80008c4:	1c5a      	adds	r2, r3, #1
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	615a      	str	r2, [r3, #20]
						pUSARTHandle->RxLen -= 2;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	69db      	ldr	r3, [r3, #28]
 80008ce:	1e9a      	subs	r2, r3, #2
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	61da      	str	r2, [r3, #28]
 80008d4:	e031      	b.n	800093a <USART_IRQHandling+0x20a>
					} else {
						//Parity is used, so 8bits will be of user data and 1 bit is parity
						*pUSARTHandle->pRxBuffer = (pUSARTHandle->pUSARTx->DR& (uint8_t) 0xFF);
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	685a      	ldr	r2, [r3, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	695b      	ldr	r3, [r3, #20]
 80008e0:	b2d2      	uxtb	r2, r2
 80008e2:	701a      	strb	r2, [r3, #0]
						pUSARTHandle->pRxBuffer++;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	695b      	ldr	r3, [r3, #20]
 80008e8:	1c5a      	adds	r2, r3, #1
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	615a      	str	r2, [r3, #20]
						pUSARTHandle->RxLen -= 1;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	69db      	ldr	r3, [r3, #28]
 80008f2:	1e5a      	subs	r2, r3, #1
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	61da      	str	r2, [r3, #28]
 80008f8:	e01f      	b.n	800093a <USART_IRQHandling+0x20a>
					}
				} else {
					//We are going to receive 8bit data in a frame

					//Now, check are we using USART_ParityControl control or not
					if (pUSARTHandle->USART_Config.USART_ParityControl
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	7b9b      	ldrb	r3, [r3, #14]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d107      	bne.n	8000912 <USART_IRQHandling+0x1e2>
							== USART_PARITY_DISABLE) {
						//No parity is used , so all 8bits will be of user data

						//read 8 bits from DR
						*pUSARTHandle->pRxBuffer =(uint8_t) (pUSARTHandle->pUSARTx->DR & (uint8_t) 0xFF);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	685a      	ldr	r2, [r3, #4]
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	695b      	ldr	r3, [r3, #20]
 800090c:	b2d2      	uxtb	r2, r2
 800090e:	701a      	strb	r2, [r3, #0]
 8000910:	e009      	b.n	8000926 <USART_IRQHandling+0x1f6>

					else {
						//Parity is used, so , 7 bits will be of user data and 1 bit is parity

						//read only 7 bits , hence mask the DR with 0X7F
						*pUSARTHandle->pRxBuffer =(uint8_t) (pUSARTHandle->pUSARTx->DR& (uint8_t) 0x7F);
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	b2da      	uxtb	r2, r3
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	695b      	ldr	r3, [r3, #20]
 800091e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000922:	b2d2      	uxtb	r2, r2
 8000924:	701a      	strb	r2, [r3, #0]

					}

					//Now , increment the pRxBuffer
					pUSARTHandle->pRxBuffer++;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	695b      	ldr	r3, [r3, #20]
 800092a:	1c5a      	adds	r2, r3, #1
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	615a      	str	r2, [r3, #20]
					pUSARTHandle->RxLen -= 1;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	69db      	ldr	r3, [r3, #28]
 8000934:	1e5a      	subs	r2, r3, #1
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	61da      	str	r2, [r3, #28]
				}

			}				//if of >0

			if (!pUSARTHandle->RxLen) {
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	69db      	ldr	r3, [r3, #28]
 800093e:	2b00      	cmp	r3, #0
 8000940:	d10f      	bne.n	8000962 <USART_IRQHandling+0x232>
				//disable the rxne
				pUSARTHandle->pUSARTx->CR1 &= ~(1 << USART_CR1_RXNEIE);
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	68da      	ldr	r2, [r3, #12]
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f022 0220 	bic.w	r2, r2, #32
 8000950:	60da      	str	r2, [r3, #12]
				pUSARTHandle->RxBusyState = USART_READY;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	2200      	movs	r2, #0
 8000956:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_RX_CMPLT);
 800095a:	2101      	movs	r1, #1
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	f000 fc45 	bl	80011ec <USART_ApplicationEventCallback>
	}
	/*************************Check for CTS flag ********************************************/
	//Note : CTS feature is not applicable for UART4 and UART5

		//Implement the code to check the status of CTS bit in the SR
		temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_CTS);
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800096c:	617b      	str	r3, [r7, #20]

		//Implement the code to check the state of CTSE bit in CR1
		temp2 = pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_CTSE);
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	695b      	ldr	r3, [r3, #20]
 8000974:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000978:	613b      	str	r3, [r7, #16]

		//Implement the code to check the state of CTSIE bit in CR3 (This bit is not available for UART4 & UART5.)
		temp3 = pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_CTSIE);
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	695b      	ldr	r3, [r3, #20]
 8000980:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000984:	60bb      	str	r3, [r7, #8]


		if(temp1  && temp2 )
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	2b00      	cmp	r3, #0
 800098a:	d00e      	beq.n	80009aa <USART_IRQHandling+0x27a>
 800098c:	693b      	ldr	r3, [r7, #16]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d00b      	beq.n	80009aa <USART_IRQHandling+0x27a>
		{
			//Implement the code to clear the CTS flag in SR
			pUSARTHandle->pUSARTx->SR &=  ~( 1 << USART_SR_CTS);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80009a0:	601a      	str	r2, [r3, #0]

			//this interrupt is because of cts
			USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_CTS);
 80009a2:	2103      	movs	r1, #3
 80009a4:	6878      	ldr	r0, [r7, #4]
 80009a6:	f000 fc21 	bl	80011ec <USART_ApplicationEventCallback>
		}

	/*************************Check for IDLE detection flag ********************************************/

		//Implement the code to check the status of IDLE flag bit in the SR
		temp1 = pUSARTHandle->pUSARTx->SR & ( 1 << USART_SR_IDLE);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f003 0310 	and.w	r3, r3, #16
 80009b4:	617b      	str	r3, [r7, #20]

		//Implement the code to check the state of IDLEIE bit in CR1
		temp2 = pUSARTHandle->pUSARTx->CR1 & ( 1 << USART_CR1_IDLEIE);
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	68db      	ldr	r3, [r3, #12]
 80009bc:	f003 0310 	and.w	r3, r3, #16
 80009c0:	613b      	str	r3, [r7, #16]


		if(temp1 && temp2)
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d00f      	beq.n	80009e8 <USART_IRQHandling+0x2b8>
 80009c8:	693b      	ldr	r3, [r7, #16]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d00c      	beq.n	80009e8 <USART_IRQHandling+0x2b8>
		{
			//Implement the code to clear the IDLE flag. Refer to the RM to understand the clear sequence
			temp1 = pUSARTHandle->pUSARTx->SR &= ~( 1 << USART_SR_IDLE);
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	687a      	ldr	r2, [r7, #4]
 80009d6:	6812      	ldr	r2, [r2, #0]
 80009d8:	f023 0310 	bic.w	r3, r3, #16
 80009dc:	6013      	str	r3, [r2, #0]
 80009de:	617b      	str	r3, [r7, #20]

			//this interrupt is because of idle
			USART_ApplicationEventCallback(pUSARTHandle,USART_EVENT_IDLE);
 80009e0:	2102      	movs	r1, #2
 80009e2:	6878      	ldr	r0, [r7, #4]
 80009e4:	f000 fc02 	bl	80011ec <USART_ApplicationEventCallback>
		}

	/*************************Check for Overrun detection flag ********************************************/

		//Implement the code to check the status of ORE flag  in the SR
		temp1 = pUSARTHandle->pUSARTx->SR & USART_SR_ORE;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	f003 0303 	and.w	r3, r3, #3
 80009f2:	617b      	str	r3, [r7, #20]

		//Implement the code to check the status of RXNEIE  bit in the CR1
		temp2 = pUSARTHandle->pUSARTx->CR1 & USART_CR1_RXNEIE;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	68db      	ldr	r3, [r3, #12]
 80009fa:	f003 0305 	and.w	r3, r3, #5
 80009fe:	613b      	str	r3, [r7, #16]


		if(temp1  && temp2 )
 8000a00:	697b      	ldr	r3, [r7, #20]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d006      	beq.n	8000a14 <USART_IRQHandling+0x2e4>
 8000a06:	693b      	ldr	r3, [r7, #16]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d003      	beq.n	8000a14 <USART_IRQHandling+0x2e4>
		{
			//Need not to clear the ORE flag here, instead give an api for the application to clear the ORE flag .

			//this interrupt is because of Overrun error
			USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_ORE);
 8000a0c:	2107      	movs	r1, #7
 8000a0e:	6878      	ldr	r0, [r7, #4]
 8000a10:	f000 fbec 	bl	80011ec <USART_ApplicationEventCallback>

	//Noise Flag, Overrun error and Framing Error in multibuffer communication
	//We dont discuss multibuffer communication in this course. please refer to the RM
	//The blow code will get executed in only if multibuffer mode is used.

		temp2 =  pUSARTHandle->pUSARTx->CR3 & ( 1 << USART_CR3_EIE) ;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	695b      	ldr	r3, [r3, #20]
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	613b      	str	r3, [r7, #16]

		if(temp2 )
 8000a20:	693b      	ldr	r3, [r7, #16]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d01e      	beq.n	8000a64 <USART_IRQHandling+0x334>
		{
			temp1 = pUSARTHandle->pUSARTx->SR;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	617b      	str	r3, [r7, #20]
			if(temp1 & ( 1 << USART_SR_FE))
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	f003 0302 	and.w	r3, r3, #2
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d003      	beq.n	8000a40 <USART_IRQHandling+0x310>
				/*
					This bit is set by hardware when a de-synchronization, excessive noise or a break character
					is detected. It is cleared by a software sequence (an read to the USART_SR register
					followed by a read to the USART_DR register).
				*/
				USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_FE);
 8000a38:	2105      	movs	r1, #5
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	f000 fbd6 	bl	80011ec <USART_ApplicationEventCallback>
			}

			if(temp1 & ( 1 << USART_SR_NE) )
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	f003 0304 	and.w	r3, r3, #4
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d003      	beq.n	8000a52 <USART_IRQHandling+0x322>
				/*
					This bit is set by hardware when noise is detected on a received frame. It is cleared by a
					software sequence (an read to the USART_SR register followed by a read to the
					USART_DR register).
				*/
				USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_NE);
 8000a4a:	2106      	movs	r1, #6
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f000 fbcd 	bl	80011ec <USART_ApplicationEventCallback>
			}

			if(temp1 & ( 1 << USART_SR_ORE) )
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	f003 0308 	and.w	r3, r3, #8
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d003      	beq.n	8000a64 <USART_IRQHandling+0x334>
			{
				USART_ApplicationEventCallback(pUSARTHandle,USART_ERR_ORE);
 8000a5c:	2107      	movs	r1, #7
 8000a5e:	6878      	ldr	r0, [r7, #4]
 8000a60:	f000 fbc4 	bl	80011ec <USART_ApplicationEventCallback>
			}
		}

}
 8000a64:	bf00      	nop
 8000a66:	3718      	adds	r7, #24
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}

08000a6c <systickDelayMs>:
 *      Author: DELL
 */

#include"stm32f446xx_SysTick_driver.h"
void systickDelayMs(int delay)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b085      	sub	sp, #20
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
	/*Reload with number of clocks per millisecond*/
	SysTick->LOAD	= SYSTICK_LOAD_VAL;
 8000a74:	4b11      	ldr	r3, [pc, #68]	; (8000abc <systickDelayMs+0x50>)
 8000a76:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8000a7a:	605a      	str	r2, [r3, #4]

	/*Clear systick current value register */
	SysTick->VAL = 0;
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	; (8000abc <systickDelayMs+0x50>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	609a      	str	r2, [r3, #8]

	/*Enable systick and select internal clk src*/
	SysTick->CTRL = CTRL_ENABLE | CTRL_CLKSRC;
 8000a82:	4b0e      	ldr	r3, [pc, #56]	; (8000abc <systickDelayMs+0x50>)
 8000a84:	2205      	movs	r2, #5
 8000a86:	601a      	str	r2, [r3, #0]
	for(int i=0; i<delay ; i++){
 8000a88:	2300      	movs	r3, #0
 8000a8a:	60fb      	str	r3, [r7, #12]
 8000a8c:	e009      	b.n	8000aa2 <systickDelayMs+0x36>

		/*Wait until the COUNTFLAG is set*/
		while((SysTick->CTRL &  CTRL_COUNTFLAG) == 0){}
 8000a8e:	bf00      	nop
 8000a90:	4b0a      	ldr	r3, [pc, #40]	; (8000abc <systickDelayMs+0x50>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d0f9      	beq.n	8000a90 <systickDelayMs+0x24>
	for(int i=0; i<delay ; i++){
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	3301      	adds	r3, #1
 8000aa0:	60fb      	str	r3, [r7, #12]
 8000aa2:	68fa      	ldr	r2, [r7, #12]
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	429a      	cmp	r2, r3
 8000aa8:	dbf1      	blt.n	8000a8e <systickDelayMs+0x22>
	}
	SysTick->CTRL = 0;
 8000aaa:	4b04      	ldr	r3, [pc, #16]	; (8000abc <systickDelayMs+0x50>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
}
 8000ab0:	bf00      	nop
 8000ab2:	3714      	adds	r7, #20
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr
 8000abc:	e000e010 	.word	0xe000e010

08000ac0 <GPIO_Init>:
 *
 * @Note              -  none
*/

void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000ac0:	b590      	push	{r4, r7, lr}
 8000ac2:	b085      	sub	sp, #20
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
	 uint32_t temp=0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	60fb      	str	r3, [r7, #12]
	 GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2101      	movs	r1, #1
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f000 f9d2 	bl	8000e7c <GPIO_PeriClockControl>

	//Pin Configuration
	switch (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode) {
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	795b      	ldrb	r3, [r3, #5]
 8000adc:	2b06      	cmp	r3, #6
 8000ade:	f200 80d0 	bhi.w	8000c82 <GPIO_Init+0x1c2>
 8000ae2:	a201      	add	r2, pc, #4	; (adr r2, 8000ae8 <GPIO_Init+0x28>)
 8000ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ae8:	08000b7d 	.word	0x08000b7d
 8000aec:	08000bbb 	.word	0x08000bbb
 8000af0:	08000b41 	.word	0x08000b41
 8000af4:	08000b05 	.word	0x08000b05
 8000af8:	08000bf7 	.word	0x08000bf7
 8000afc:	08000c27 	.word	0x08000c27
 8000b00:	08000c57 	.word	0x08000c57
	case GPIO_MODE_ANALOG: {
		pGPIOHandle->pGPIOx->MODER &= ~(0x3<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber))); // Clearing the position
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	791b      	ldrb	r3, [r3, #4]
 8000b0e:	005b      	lsls	r3, r3, #1
 8000b10:	2103      	movs	r1, #3
 8000b12:	fa01 f303 	lsl.w	r3, r1, r3
 8000b16:	43db      	mvns	r3, r3
 8000b18:	4619      	mov	r1, r3
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	400a      	ands	r2, r1
 8000b20:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= (0x3<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	791b      	ldrb	r3, [r3, #4]
 8000b2c:	005b      	lsls	r3, r3, #1
 8000b2e:	2103      	movs	r1, #3
 8000b30:	fa01 f303 	lsl.w	r3, r1, r3
 8000b34:	4619      	mov	r1, r3
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	430a      	orrs	r2, r1
 8000b3c:	601a      	str	r2, [r3, #0]
		break;
 8000b3e:	e0a1      	b.n	8000c84 <GPIO_Init+0x1c4>
	}
	case GPIO_MODE_ALTFN: {
		pGPIOHandle->pGPIOx->MODER &= ~(0x3<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber))); // Clearing the position
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	791b      	ldrb	r3, [r3, #4]
 8000b4a:	005b      	lsls	r3, r3, #1
 8000b4c:	2103      	movs	r1, #3
 8000b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b52:	43db      	mvns	r3, r3
 8000b54:	4619      	mov	r1, r3
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	400a      	ands	r2, r1
 8000b5c:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= (0x2<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	791b      	ldrb	r3, [r3, #4]
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	2102      	movs	r1, #2
 8000b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b70:	4619      	mov	r1, r3
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	430a      	orrs	r2, r1
 8000b78:	601a      	str	r2, [r3, #0]
		break;
 8000b7a:	e083      	b.n	8000c84 <GPIO_Init+0x1c4>
	}
	case GPIO_MODE_IN:
	{
		pGPIOHandle->pGPIOx->MODER &= ~(0x3<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber))); // Clearing the position
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	681a      	ldr	r2, [r3, #0]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	791b      	ldrb	r3, [r3, #4]
 8000b86:	005b      	lsls	r3, r3, #1
 8000b88:	2103      	movs	r1, #3
 8000b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b8e:	43db      	mvns	r3, r3
 8000b90:	4619      	mov	r1, r3
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	400a      	ands	r2, r1
 8000b98:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER &= ~(0x1<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	791b      	ldrb	r3, [r3, #4]
 8000ba4:	005b      	lsls	r3, r3, #1
 8000ba6:	2101      	movs	r1, #1
 8000ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bac:	43db      	mvns	r3, r3
 8000bae:	4619      	mov	r1, r3
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	400a      	ands	r2, r1
 8000bb6:	601a      	str	r2, [r3, #0]
		break;
 8000bb8:	e064      	b.n	8000c84 <GPIO_Init+0x1c4>
	}
	case GPIO_MODE_OUT:
	{
		pGPIOHandle->pGPIOx->MODER &= ~(0x3<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber))); // Clearing the position
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	681a      	ldr	r2, [r3, #0]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	791b      	ldrb	r3, [r3, #4]
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	2103      	movs	r1, #3
 8000bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bcc:	43db      	mvns	r3, r3
 8000bce:	4619      	mov	r1, r3
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	400a      	ands	r2, r1
 8000bd6:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= (0x1<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	791b      	ldrb	r3, [r3, #4]
 8000be2:	005b      	lsls	r3, r3, #1
 8000be4:	2101      	movs	r1, #1
 8000be6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bea:	4619      	mov	r1, r3
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	430a      	orrs	r2, r1
 8000bf2:	601a      	str	r2, [r3, #0]
		break;
 8000bf4:	e046      	b.n	8000c84 <GPIO_Init+0x1c4>
	}
	case GPIO_MODE_IT_FT:
	{
		EXTI->FTSR|=(0x1<< ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000bf6:	4b95      	ldr	r3, [pc, #596]	; (8000e4c <GPIO_Init+0x38c>)
 8000bf8:	68db      	ldr	r3, [r3, #12]
 8000bfa:	687a      	ldr	r2, [r7, #4]
 8000bfc:	7912      	ldrb	r2, [r2, #4]
 8000bfe:	4611      	mov	r1, r2
 8000c00:	2201      	movs	r2, #1
 8000c02:	408a      	lsls	r2, r1
 8000c04:	4611      	mov	r1, r2
 8000c06:	4a91      	ldr	r2, [pc, #580]	; (8000e4c <GPIO_Init+0x38c>)
 8000c08:	430b      	orrs	r3, r1
 8000c0a:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR&=~(0x1<< ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));//Clearing Rising Intrupt line
 8000c0c:	4b8f      	ldr	r3, [pc, #572]	; (8000e4c <GPIO_Init+0x38c>)
 8000c0e:	689b      	ldr	r3, [r3, #8]
 8000c10:	687a      	ldr	r2, [r7, #4]
 8000c12:	7912      	ldrb	r2, [r2, #4]
 8000c14:	4611      	mov	r1, r2
 8000c16:	2201      	movs	r2, #1
 8000c18:	408a      	lsls	r2, r1
 8000c1a:	43d2      	mvns	r2, r2
 8000c1c:	4611      	mov	r1, r2
 8000c1e:	4a8b      	ldr	r2, [pc, #556]	; (8000e4c <GPIO_Init+0x38c>)
 8000c20:	400b      	ands	r3, r1
 8000c22:	6093      	str	r3, [r2, #8]
		break;
 8000c24:	e02e      	b.n	8000c84 <GPIO_Init+0x1c4>
	}
	case GPIO_MODE_IT_RT:
	{
		EXTI->RTSR|=(0x1<< ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000c26:	4b89      	ldr	r3, [pc, #548]	; (8000e4c <GPIO_Init+0x38c>)
 8000c28:	689b      	ldr	r3, [r3, #8]
 8000c2a:	687a      	ldr	r2, [r7, #4]
 8000c2c:	7912      	ldrb	r2, [r2, #4]
 8000c2e:	4611      	mov	r1, r2
 8000c30:	2201      	movs	r2, #1
 8000c32:	408a      	lsls	r2, r1
 8000c34:	4611      	mov	r1, r2
 8000c36:	4a85      	ldr	r2, [pc, #532]	; (8000e4c <GPIO_Init+0x38c>)
 8000c38:	430b      	orrs	r3, r1
 8000c3a:	6093      	str	r3, [r2, #8]
		EXTI->FTSR&=~(0x01<< ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));// Clearing the falling intrupt line
 8000c3c:	4b83      	ldr	r3, [pc, #524]	; (8000e4c <GPIO_Init+0x38c>)
 8000c3e:	68db      	ldr	r3, [r3, #12]
 8000c40:	687a      	ldr	r2, [r7, #4]
 8000c42:	7912      	ldrb	r2, [r2, #4]
 8000c44:	4611      	mov	r1, r2
 8000c46:	2201      	movs	r2, #1
 8000c48:	408a      	lsls	r2, r1
 8000c4a:	43d2      	mvns	r2, r2
 8000c4c:	4611      	mov	r1, r2
 8000c4e:	4a7f      	ldr	r2, [pc, #508]	; (8000e4c <GPIO_Init+0x38c>)
 8000c50:	400b      	ands	r3, r1
 8000c52:	60d3      	str	r3, [r2, #12]
		break;
 8000c54:	e016      	b.n	8000c84 <GPIO_Init+0x1c4>
	}
	case GPIO_MODE_IT_RFT:
	{
		EXTI->RTSR|=(0x1<< ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000c56:	4b7d      	ldr	r3, [pc, #500]	; (8000e4c <GPIO_Init+0x38c>)
 8000c58:	689b      	ldr	r3, [r3, #8]
 8000c5a:	687a      	ldr	r2, [r7, #4]
 8000c5c:	7912      	ldrb	r2, [r2, #4]
 8000c5e:	4611      	mov	r1, r2
 8000c60:	2201      	movs	r2, #1
 8000c62:	408a      	lsls	r2, r1
 8000c64:	4611      	mov	r1, r2
 8000c66:	4a79      	ldr	r2, [pc, #484]	; (8000e4c <GPIO_Init+0x38c>)
 8000c68:	430b      	orrs	r3, r1
 8000c6a:	6093      	str	r3, [r2, #8]
		EXTI->FTSR|=(0x1<< ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));// Clearing the falling intrupt line
 8000c6c:	4b77      	ldr	r3, [pc, #476]	; (8000e4c <GPIO_Init+0x38c>)
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	687a      	ldr	r2, [r7, #4]
 8000c72:	7912      	ldrb	r2, [r2, #4]
 8000c74:	4611      	mov	r1, r2
 8000c76:	2201      	movs	r2, #1
 8000c78:	408a      	lsls	r2, r1
 8000c7a:	4611      	mov	r1, r2
 8000c7c:	4a73      	ldr	r2, [pc, #460]	; (8000e4c <GPIO_Init+0x38c>)
 8000c7e:	430b      	orrs	r3, r1
 8000c80:	60d3      	str	r3, [r2, #12]
	}
	default: {
		break;
 8000c82:	bf00      	nop
	}

	}
	//2. configure the speed

	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	799b      	ldrb	r3, [r3, #6]
 8000c88:	461a      	mov	r2, r3
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	791b      	ldrb	r3, [r3, #4]
 8000c8e:	005b      	lsls	r3, r3, #1
 8000c90:	fa02 f303 	lsl.w	r3, r2, r3
 8000c94:	60fb      	str	r3, [r7, #12]
	(pGPIOHandle->pGPIOx->OSPEEDR) &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	689a      	ldr	r2, [r3, #8]
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	791b      	ldrb	r3, [r3, #4]
 8000ca0:	005b      	lsls	r3, r3, #1
 8000ca2:	2103      	movs	r1, #3
 8000ca4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca8:	43db      	mvns	r3, r3
 8000caa:	4619      	mov	r1, r3
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	400a      	ands	r2, r1
 8000cb2:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	6899      	ldr	r1, [r3, #8]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	68fa      	ldr	r2, [r7, #12]
 8000cc0:	430a      	orrs	r2, r1
 8000cc2:	609a      	str	r2, [r3, #8]

	//Pull Push Configuration
	temp=0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	60fb      	str	r3, [r7, #12]
	temp=(pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl<<(2*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	79db      	ldrb	r3, [r3, #7]
 8000ccc:	461a      	mov	r2, r3
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	791b      	ldrb	r3, [r3, #4]
 8000cd2:	005b      	lsls	r3, r3, #1
 8000cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd8:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->PUPDR|= ~(0x3<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	68da      	ldr	r2, [r3, #12]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	791b      	ldrb	r3, [r3, #4]
 8000ce4:	005b      	lsls	r3, r3, #1
 8000ce6:	2103      	movs	r1, #3
 8000ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8000cec:	43db      	mvns	r3, r3
 8000cee:	4619      	mov	r1, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR|=temp;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	68d9      	ldr	r1, [r3, #12]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	68fa      	ldr	r2, [r7, #12]
 8000d04:	430a      	orrs	r2, r1
 8000d06:	60da      	str	r2, [r3, #12]
//	pGPIOHandle->pGPIOx->OTYPER|=temp;
//
	//Alternative Functionality Mode
//	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode==GPIO_MODE_ALTFN)
//	{
		pGPIOHandle->pGPIOx->AFR[pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/8]&=~(0xF<<(4*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber %8)));
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	687a      	ldr	r2, [r7, #4]
 8000d0e:	7912      	ldrb	r2, [r2, #4]
 8000d10:	08d2      	lsrs	r2, r2, #3
 8000d12:	b2d0      	uxtb	r0, r2
 8000d14:	4602      	mov	r2, r0
 8000d16:	3208      	adds	r2, #8
 8000d18:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	791b      	ldrb	r3, [r3, #4]
 8000d20:	f003 0307 	and.w	r3, r3, #7
 8000d24:	009b      	lsls	r3, r3, #2
 8000d26:	210f      	movs	r1, #15
 8000d28:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2c:	43db      	mvns	r3, r3
 8000d2e:	4619      	mov	r1, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4011      	ands	r1, r2
 8000d36:	f100 0208 	add.w	r2, r0, #8
 8000d3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/8]|=(pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode)<<(4*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber %8));
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	687a      	ldr	r2, [r7, #4]
 8000d44:	7912      	ldrb	r2, [r2, #4]
 8000d46:	08d2      	lsrs	r2, r2, #3
 8000d48:	b2d1      	uxtb	r1, r2
 8000d4a:	460a      	mov	r2, r1
 8000d4c:	3208      	adds	r2, #8
 8000d4e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	7a5b      	ldrb	r3, [r3, #9]
 8000d56:	4618      	mov	r0, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	791b      	ldrb	r3, [r3, #4]
 8000d5c:	f003 0307 	and.w	r3, r3, #7
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	fa00 f303 	lsl.w	r3, r0, r3
 8000d66:	461c      	mov	r4, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	ea42 0104 	orr.w	r1, r2, r4
 8000d72:	f100 0208 	add.w	r2, r0, #8
 8000d76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
//	}
	//2. configure the GPIO port selection in SYSCFG_EXTICR
	uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4 ;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	791b      	ldrb	r3, [r3, #4]
 8000d7e:	089b      	lsrs	r3, r3, #2
 8000d80:	72fb      	strb	r3, [r7, #11]
	uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	791b      	ldrb	r3, [r3, #4]
 8000d86:	f003 0303 	and.w	r3, r3, #3
 8000d8a:	72bb      	strb	r3, [r7, #10]
	uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a2f      	ldr	r2, [pc, #188]	; (8000e50 <GPIO_Init+0x390>)
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d039      	beq.n	8000e0a <GPIO_Init+0x34a>
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a2e      	ldr	r2, [pc, #184]	; (8000e54 <GPIO_Init+0x394>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d032      	beq.n	8000e06 <GPIO_Init+0x346>
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a2c      	ldr	r2, [pc, #176]	; (8000e58 <GPIO_Init+0x398>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d02b      	beq.n	8000e02 <GPIO_Init+0x342>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a2b      	ldr	r2, [pc, #172]	; (8000e5c <GPIO_Init+0x39c>)
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d024      	beq.n	8000dfe <GPIO_Init+0x33e>
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a29      	ldr	r2, [pc, #164]	; (8000e60 <GPIO_Init+0x3a0>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d01d      	beq.n	8000dfa <GPIO_Init+0x33a>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4a28      	ldr	r2, [pc, #160]	; (8000e64 <GPIO_Init+0x3a4>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d016      	beq.n	8000df6 <GPIO_Init+0x336>
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a26      	ldr	r2, [pc, #152]	; (8000e68 <GPIO_Init+0x3a8>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d00f      	beq.n	8000df2 <GPIO_Init+0x332>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4a25      	ldr	r2, [pc, #148]	; (8000e6c <GPIO_Init+0x3ac>)
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	d008      	beq.n	8000dee <GPIO_Init+0x32e>
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a23      	ldr	r2, [pc, #140]	; (8000e70 <GPIO_Init+0x3b0>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d101      	bne.n	8000dea <GPIO_Init+0x32a>
 8000de6:	2308      	movs	r3, #8
 8000de8:	e010      	b.n	8000e0c <GPIO_Init+0x34c>
 8000dea:	2300      	movs	r3, #0
 8000dec:	e00e      	b.n	8000e0c <GPIO_Init+0x34c>
 8000dee:	2307      	movs	r3, #7
 8000df0:	e00c      	b.n	8000e0c <GPIO_Init+0x34c>
 8000df2:	2306      	movs	r3, #6
 8000df4:	e00a      	b.n	8000e0c <GPIO_Init+0x34c>
 8000df6:	2305      	movs	r3, #5
 8000df8:	e008      	b.n	8000e0c <GPIO_Init+0x34c>
 8000dfa:	2304      	movs	r3, #4
 8000dfc:	e006      	b.n	8000e0c <GPIO_Init+0x34c>
 8000dfe:	2303      	movs	r3, #3
 8000e00:	e004      	b.n	8000e0c <GPIO_Init+0x34c>
 8000e02:	2302      	movs	r3, #2
 8000e04:	e002      	b.n	8000e0c <GPIO_Init+0x34c>
 8000e06:	2301      	movs	r3, #1
 8000e08:	e000      	b.n	8000e0c <GPIO_Init+0x34c>
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	727b      	strb	r3, [r7, #9]
	SYSCFG_PCLK_EN();
 8000e0e:	4b19      	ldr	r3, [pc, #100]	; (8000e74 <GPIO_Init+0x3b4>)
 8000e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e12:	4a18      	ldr	r2, [pc, #96]	; (8000e74 <GPIO_Init+0x3b4>)
 8000e14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e18:	6453      	str	r3, [r2, #68]	; 0x44
	SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 8000e1a:	7a7a      	ldrb	r2, [r7, #9]
 8000e1c:	7abb      	ldrb	r3, [r7, #10]
 8000e1e:	009b      	lsls	r3, r3, #2
 8000e20:	fa02 f103 	lsl.w	r1, r2, r3
 8000e24:	4a14      	ldr	r2, [pc, #80]	; (8000e78 <GPIO_Init+0x3b8>)
 8000e26:	7afb      	ldrb	r3, [r7, #11]
 8000e28:	3302      	adds	r3, #2
 8000e2a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	//3 . enable the exti interrupt delivery using IMR
	EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000e2e:	4b07      	ldr	r3, [pc, #28]	; (8000e4c <GPIO_Init+0x38c>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	687a      	ldr	r2, [r7, #4]
 8000e34:	7912      	ldrb	r2, [r2, #4]
 8000e36:	4611      	mov	r1, r2
 8000e38:	2201      	movs	r2, #1
 8000e3a:	408a      	lsls	r2, r1
 8000e3c:	4611      	mov	r1, r2
 8000e3e:	4a03      	ldr	r2, [pc, #12]	; (8000e4c <GPIO_Init+0x38c>)
 8000e40:	430b      	orrs	r3, r1
 8000e42:	6013      	str	r3, [r2, #0]
}
 8000e44:	bf00      	nop
 8000e46:	3714      	adds	r7, #20
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd90      	pop	{r4, r7, pc}
 8000e4c:	40013c00 	.word	0x40013c00
 8000e50:	40020000 	.word	0x40020000
 8000e54:	40020400 	.word	0x40020400
 8000e58:	40020800 	.word	0x40020800
 8000e5c:	40020c00 	.word	0x40020c00
 8000e60:	40021000 	.word	0x40021000
 8000e64:	40021400 	.word	0x40021400
 8000e68:	40021800 	.word	0x40021800
 8000e6c:	40021c00 	.word	0x40021c00
 8000e70:	40022000 	.word	0x40022000
 8000e74:	40023800 	.word	0x40023800
 8000e78:	40013800 	.word	0x40013800

08000e7c <GPIO_PeriClockControl>:
 *
 * @Note              -  none

 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	460b      	mov	r3, r1
 8000e86:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000e88:	78fb      	ldrb	r3, [r7, #3]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d162      	bne.n	8000f54 <GPIO_PeriClockControl+0xd8>
	{
		if (pGPIOx == GPIOA) {
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4a64      	ldr	r2, [pc, #400]	; (8001024 <GPIO_PeriClockControl+0x1a8>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d106      	bne.n	8000ea4 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 8000e96:	4b64      	ldr	r3, [pc, #400]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9a:	4a63      	ldr	r2, [pc, #396]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000e9c:	f043 0301 	orr.w	r3, r3, #1
 8000ea0:	6313      	str	r3, [r2, #48]	; 0x30
		} else if (pGPIOx == GPIOI) {
			GPIOI_PCLK_DI();
		}
	}

}
 8000ea2:	e0b9      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	4a61      	ldr	r2, [pc, #388]	; (800102c <GPIO_PeriClockControl+0x1b0>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d106      	bne.n	8000eba <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000eac:	4b5e      	ldr	r3, [pc, #376]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb0:	4a5d      	ldr	r2, [pc, #372]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000eb2:	f043 0302 	orr.w	r3, r3, #2
 8000eb6:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000eb8:	e0ae      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4a5c      	ldr	r2, [pc, #368]	; (8001030 <GPIO_PeriClockControl+0x1b4>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d106      	bne.n	8000ed0 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000ec2:	4b59      	ldr	r3, [pc, #356]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec6:	4a58      	ldr	r2, [pc, #352]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000ec8:	f043 0304 	orr.w	r3, r3, #4
 8000ecc:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000ece:	e0a3      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	4a58      	ldr	r2, [pc, #352]	; (8001034 <GPIO_PeriClockControl+0x1b8>)
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d106      	bne.n	8000ee6 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000ed8:	4b53      	ldr	r3, [pc, #332]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000edc:	4a52      	ldr	r2, [pc, #328]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000ede:	f043 0308 	orr.w	r3, r3, #8
 8000ee2:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000ee4:	e098      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4a53      	ldr	r2, [pc, #332]	; (8001038 <GPIO_PeriClockControl+0x1bc>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d106      	bne.n	8000efc <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000eee:	4b4e      	ldr	r3, [pc, #312]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef2:	4a4d      	ldr	r2, [pc, #308]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000ef4:	f043 0310 	orr.w	r3, r3, #16
 8000ef8:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000efa:	e08d      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	4a4f      	ldr	r2, [pc, #316]	; (800103c <GPIO_PeriClockControl+0x1c0>)
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d106      	bne.n	8000f12 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000f04:	4b48      	ldr	r3, [pc, #288]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f08:	4a47      	ldr	r2, [pc, #284]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000f0a:	f043 0320 	orr.w	r3, r3, #32
 8000f0e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000f10:	e082      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4a4a      	ldr	r2, [pc, #296]	; (8001040 <GPIO_PeriClockControl+0x1c4>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d106      	bne.n	8000f28 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000f1a:	4b43      	ldr	r3, [pc, #268]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	4a42      	ldr	r2, [pc, #264]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000f20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f24:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000f26:	e077      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	4a46      	ldr	r2, [pc, #280]	; (8001044 <GPIO_PeriClockControl+0x1c8>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d106      	bne.n	8000f3e <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000f30:	4b3d      	ldr	r3, [pc, #244]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f34:	4a3c      	ldr	r2, [pc, #240]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000f36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f3a:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000f3c:	e06c      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a41      	ldr	r2, [pc, #260]	; (8001048 <GPIO_PeriClockControl+0x1cc>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d168      	bne.n	8001018 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 8000f46:	4b38      	ldr	r3, [pc, #224]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4a:	4a37      	ldr	r2, [pc, #220]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000f4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f50:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000f52:	e061      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		if (pGPIOx == GPIOA) {
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	4a33      	ldr	r2, [pc, #204]	; (8001024 <GPIO_PeriClockControl+0x1a8>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d106      	bne.n	8000f6a <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 8000f5c:	4b32      	ldr	r3, [pc, #200]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f60:	4a31      	ldr	r2, [pc, #196]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000f62:	f023 0301 	bic.w	r3, r3, #1
 8000f66:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000f68:	e056      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a2f      	ldr	r2, [pc, #188]	; (800102c <GPIO_PeriClockControl+0x1b0>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d106      	bne.n	8000f80 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 8000f72:	4b2d      	ldr	r3, [pc, #180]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f76:	4a2c      	ldr	r2, [pc, #176]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000f78:	f023 0302 	bic.w	r3, r3, #2
 8000f7c:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000f7e:	e04b      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4a2b      	ldr	r2, [pc, #172]	; (8001030 <GPIO_PeriClockControl+0x1b4>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d106      	bne.n	8000f96 <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 8000f88:	4b27      	ldr	r3, [pc, #156]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8c:	4a26      	ldr	r2, [pc, #152]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000f8e:	f023 0304 	bic.w	r3, r3, #4
 8000f92:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000f94:	e040      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4a26      	ldr	r2, [pc, #152]	; (8001034 <GPIO_PeriClockControl+0x1b8>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d106      	bne.n	8000fac <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 8000f9e:	4b22      	ldr	r3, [pc, #136]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa2:	4a21      	ldr	r2, [pc, #132]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000fa4:	f023 0308 	bic.w	r3, r3, #8
 8000fa8:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000faa:	e035      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	4a22      	ldr	r2, [pc, #136]	; (8001038 <GPIO_PeriClockControl+0x1bc>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d106      	bne.n	8000fc2 <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 8000fb4:	4b1c      	ldr	r3, [pc, #112]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb8:	4a1b      	ldr	r2, [pc, #108]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000fba:	f023 0310 	bic.w	r3, r3, #16
 8000fbe:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000fc0:	e02a      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a1d      	ldr	r2, [pc, #116]	; (800103c <GPIO_PeriClockControl+0x1c0>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d106      	bne.n	8000fd8 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 8000fca:	4b17      	ldr	r3, [pc, #92]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fce:	4a16      	ldr	r2, [pc, #88]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000fd0:	f023 0320 	bic.w	r3, r3, #32
 8000fd4:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000fd6:	e01f      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	4a19      	ldr	r2, [pc, #100]	; (8001040 <GPIO_PeriClockControl+0x1c4>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d106      	bne.n	8000fee <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 8000fe0:	4b11      	ldr	r3, [pc, #68]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe4:	4a10      	ldr	r2, [pc, #64]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000fe6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000fea:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000fec:	e014      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a14      	ldr	r2, [pc, #80]	; (8001044 <GPIO_PeriClockControl+0x1c8>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d106      	bne.n	8001004 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 8000ff6:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	4a0b      	ldr	r2, [pc, #44]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8000ffc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001000:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001002:	e009      	b.n	8001018 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4a10      	ldr	r2, [pc, #64]	; (8001048 <GPIO_PeriClockControl+0x1cc>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d105      	bne.n	8001018 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 800100c:	4b06      	ldr	r3, [pc, #24]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 800100e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001010:	4a05      	ldr	r2, [pc, #20]	; (8001028 <GPIO_PeriClockControl+0x1ac>)
 8001012:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001016:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001018:	bf00      	nop
 800101a:	370c      	adds	r7, #12
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	40020000 	.word	0x40020000
 8001028:	40023800 	.word	0x40023800
 800102c:	40020400 	.word	0x40020400
 8001030:	40020800 	.word	0x40020800
 8001034:	40020c00 	.word	0x40020c00
 8001038:	40021000 	.word	0x40021000
 800103c:	40021400 	.word	0x40021400
 8001040:	40021800 	.word	0x40021800
 8001044:	40021c00 	.word	0x40021c00
 8001048:	40022000 	.word	0x40022000

0800104c <GPIO_WriteToOutputPin>:
 *
 * @Note              -

 */
void GPIO_WriteToOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber, uint8_t Value)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	460b      	mov	r3, r1
 8001056:	70fb      	strb	r3, [r7, #3]
 8001058:	4613      	mov	r3, r2
 800105a:	70bb      	strb	r3, [r7, #2]
	if(Value==ENABLE)
 800105c:	78bb      	ldrb	r3, [r7, #2]
 800105e:	2b01      	cmp	r3, #1
 8001060:	d109      	bne.n	8001076 <GPIO_WriteToOutputPin+0x2a>
	{
		 pGPIOx->ODR|=(1<<PinNumber);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	695b      	ldr	r3, [r3, #20]
 8001066:	78fa      	ldrb	r2, [r7, #3]
 8001068:	2101      	movs	r1, #1
 800106a:	fa01 f202 	lsl.w	r2, r1, r2
 800106e:	431a      	orrs	r2, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	615a      	str	r2, [r3, #20]
		 pGPIOx->ODR&=~(1<<PinNumber);
	}



}
 8001074:	e009      	b.n	800108a <GPIO_WriteToOutputPin+0x3e>
		 pGPIOx->ODR&=~(1<<PinNumber);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	695b      	ldr	r3, [r3, #20]
 800107a:	78fa      	ldrb	r2, [r7, #3]
 800107c:	2101      	movs	r1, #1
 800107e:	fa01 f202 	lsl.w	r2, r1, r2
 8001082:	43d2      	mvns	r2, r2
 8001084:	401a      	ands	r2, r3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	615a      	str	r2, [r3, #20]
}
 800108a:	bf00      	nop
 800108c:	370c      	adds	r7, #12
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
	...

08001098 <USART2_Init>:
//baud Rate
static void uart_set_baudrate(USART_RegDef_t *pUSARTx, uint32_t PeriphClk,  uint32_t BaudRate);
static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate);

void USART2_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
	usart2_handle.pUSARTx = USART2;
 800109c:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <USART2_Init+0x34>)
 800109e:	4a0c      	ldr	r2, [pc, #48]	; (80010d0 <USART2_Init+0x38>)
 80010a0:	601a      	str	r2, [r3, #0]
	//usart2_handle.USART_Config.USART_Baud =USART_STD_BAUD_115200;
	usart2_handle.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CTRL_NONE;
 80010a2:	4b0a      	ldr	r3, [pc, #40]	; (80010cc <USART2_Init+0x34>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	73da      	strb	r2, [r3, #15]
	usart2_handle.USART_Config.USART_Mode = USART_MODE_TXRX;
 80010a8:	4b08      	ldr	r3, [pc, #32]	; (80010cc <USART2_Init+0x34>)
 80010aa:	2202      	movs	r2, #2
 80010ac:	711a      	strb	r2, [r3, #4]
	usart2_handle.USART_Config.USART_NoOfStopBits = USART_STOPBITS_1;
 80010ae:	4b07      	ldr	r3, [pc, #28]	; (80010cc <USART2_Init+0x34>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	731a      	strb	r2, [r3, #12]
	usart2_handle.USART_Config.USART_WordLength = USART_WORDLEN_8BITS;
 80010b4:	4b05      	ldr	r3, [pc, #20]	; (80010cc <USART2_Init+0x34>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	735a      	strb	r2, [r3, #13]
	usart2_handle.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 80010ba:	4b04      	ldr	r3, [pc, #16]	; (80010cc <USART2_Init+0x34>)
 80010bc:	2200      	movs	r2, #0
 80010be:	739a      	strb	r2, [r3, #14]
	USART_Init(&usart2_handle);
 80010c0:	4802      	ldr	r0, [pc, #8]	; (80010cc <USART2_Init+0x34>)
 80010c2:	f7ff f93f 	bl	8000344 <USART_Init>
}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000020 	.word	0x20000020
 80010d0:	40004400 	.word	0x40004400

080010d4 <USART2_GPIOInit>:
void USART2_GPIOInit(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
	GPIO_Handle_t usart_gpios;

	usart_gpios.pGPIOx = GPIOA;
 80010da:	4b0e      	ldr	r3, [pc, #56]	; (8001114 <USART2_GPIOInit+0x40>)
 80010dc:	607b      	str	r3, [r7, #4]
	usart_gpios.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80010de:	2302      	movs	r3, #2
 80010e0:	727b      	strb	r3, [r7, #9]
	usart_gpios.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80010e2:	2300      	movs	r3, #0
 80010e4:	733b      	strb	r3, [r7, #12]
	usart_gpios.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 80010e6:	2301      	movs	r3, #1
 80010e8:	72fb      	strb	r3, [r7, #11]
	usart_gpios.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80010ea:	2302      	movs	r3, #2
 80010ec:	72bb      	strb	r3, [r7, #10]
	usart_gpios.GPIO_PinConfig.GPIO_PinAltFunMode =7;
 80010ee:	2307      	movs	r3, #7
 80010f0:	737b      	strb	r3, [r7, #13]

	//USART2 TX
	usart_gpios.GPIO_PinConfig.GPIO_PinNumber  = GPIO_PIN_NO_2;
 80010f2:	2302      	movs	r3, #2
 80010f4:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 80010f6:	1d3b      	adds	r3, r7, #4
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff fce1 	bl	8000ac0 <GPIO_Init>

	//USART2 RX
	usart_gpios.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3;
 80010fe:	2303      	movs	r3, #3
 8001100:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 8001102:	1d3b      	adds	r3, r7, #4
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff fcdb 	bl	8000ac0 <GPIO_Init>


}
 800110a:	bf00      	nop
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40020000 	.word	0x40020000

08001118 <main>:
int main()
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
	//LED PA5
	GPIO_Handle_t GpioLed;
	memset(&GpioLed,0,sizeof(GpioLed));
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	220c      	movs	r2, #12
 8001122:	2100      	movs	r1, #0
 8001124:	4618      	mov	r0, r3
 8001126:	f000 f8b4 	bl	8001292 <memset>
	GpioLed.pGPIOx = GPIOA;
 800112a:	4b18      	ldr	r3, [pc, #96]	; (800118c <main+0x74>)
 800112c:	607b      	str	r3, [r7, #4]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 800112e:	2305      	movs	r3, #5
 8001130:	723b      	strb	r3, [r7, #8]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8001132:	2301      	movs	r3, #1
 8001134:	727b      	strb	r3, [r7, #9]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8001136:	2302      	movs	r3, #2
 8001138:	72bb      	strb	r3, [r7, #10]
	//GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800113a:	2300      	movs	r3, #0
 800113c:	72fb      	strb	r3, [r7, #11]
	GPIO_Init(&GpioLed);
 800113e:	1d3b      	adds	r3, r7, #4
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff fcbd 	bl	8000ac0 <GPIO_Init>

	USART2_GPIOInit();
 8001146:	f7ff ffc5 	bl	80010d4 <USART2_GPIOInit>
    USART2_Init();
 800114a:	f7ff ffa5 	bl	8001098 <USART2_Init>
	/*
	 * Initilising the UART and BaudRate
	 */
    USART_PeriClockControl(USART2,ENABLE);
 800114e:	2101      	movs	r1, #1
 8001150:	480f      	ldr	r0, [pc, #60]	; (8001190 <main+0x78>)
 8001152:	f7ff f857 	bl	8000204 <USART_PeriClockControl>
	uart_set_baudrate(USART2,APB1_CLK,UART_BAUDRATE);
 8001156:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800115a:	490e      	ldr	r1, [pc, #56]	; (8001194 <main+0x7c>)
 800115c:	480c      	ldr	r0, [pc, #48]	; (8001190 <main+0x78>)
 800115e:	f000 f81f 	bl	80011a0 <uart_set_baudrate>
    USART_IRQPriorityConfig(IRQ_NO_EXTI2,NVIC_IRQ_PRI2);
 8001162:	2102      	movs	r1, #2
 8001164:	2008      	movs	r0, #8
 8001166:	f7ff fab9 	bl	80006dc <USART_IRQPriorityConfig>
    USART_IRQInterruptConfig(IRQ_NO_EXTI2,ENABLE);
 800116a:	2101      	movs	r1, #1
 800116c:	2008      	movs	r0, #8
 800116e:	f7ff fa2f 	bl	80005d0 <USART_IRQInterruptConfig>
    USART_IRQHandling(&usart2_handle);
 8001172:	4809      	ldr	r0, [pc, #36]	; (8001198 <main+0x80>)
 8001174:	f7ff fadc 	bl	8000730 <USART_IRQHandling>
    USART_PeripheralControl(USART2,ENABLE);
 8001178:	2101      	movs	r1, #1
 800117a:	4805      	ldr	r0, [pc, #20]	; (8001190 <main+0x78>)
 800117c:	f7ff f99e 	bl	80004bc <USART_PeripheralControl>
	USART_ReceiveData(&usart2_handle,(uint8_t *)rx_buf,sizeof(rx_buf));
 8001180:	2203      	movs	r2, #3
 8001182:	4906      	ldr	r1, [pc, #24]	; (800119c <main+0x84>)
 8001184:	4804      	ldr	r0, [pc, #16]	; (8001198 <main+0x80>)
 8001186:	f7ff f9ca 	bl	800051e <USART_ReceiveData>
	while(1)
 800118a:	e7fe      	b.n	800118a <main+0x72>
 800118c:	40020000 	.word	0x40020000
 8001190:	40004400 	.word	0x40004400
 8001194:	00f42400 	.word	0x00f42400
 8001198:	20000020 	.word	0x20000020
 800119c:	2000001c 	.word	0x2000001c

080011a0 <uart_set_baudrate>:
	{

	}
}
void uart_set_baudrate(USART_RegDef_t *pUSARTx, uint32_t PeriphClk,  uint32_t BaudRate)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	60f8      	str	r0, [r7, #12]
 80011a8:	60b9      	str	r1, [r7, #8]
 80011aa:	607a      	str	r2, [r7, #4]
	pUSARTx->BRR =  compute_uart_bd(PeriphClk,BaudRate);
 80011ac:	6879      	ldr	r1, [r7, #4]
 80011ae:	68b8      	ldr	r0, [r7, #8]
 80011b0:	f000 f808 	bl	80011c4 <compute_uart_bd>
 80011b4:	4603      	mov	r3, r0
 80011b6:	461a      	mov	r2, r3
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	609a      	str	r2, [r3, #8]
}
 80011bc:	bf00      	nop
 80011be:	3710      	adds	r7, #16
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <compute_uart_bd>:

uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	085a      	lsrs	r2, r3, #1
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	441a      	add	r2, r3
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80011dc:	b29b      	uxth	r3, r3
}
 80011de:	4618      	mov	r0, r3
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <USART_ApplicationEventCallback>:
void USART_ApplicationEventCallback(USART_Handle_t *pUSARTHandle,uint8_t ApEv)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	460b      	mov	r3, r1
 80011f6:	70fb      	strb	r3, [r7, #3]
	if(rx_buf[0]=='1')
 80011f8:	4b0f      	ldr	r3, [pc, #60]	; (8001238 <USART_ApplicationEventCallback+0x4c>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b31      	cmp	r3, #49	; 0x31
 80011fe:	d10e      	bne.n	800121e <USART_ApplicationEventCallback+0x32>
			{
				GPIO_WriteToOutputPin(GPIOA, GPIO_PIN_NO_5, ENABLE);
 8001200:	2201      	movs	r2, #1
 8001202:	2105      	movs	r1, #5
 8001204:	480d      	ldr	r0, [pc, #52]	; (800123c <USART_ApplicationEventCallback+0x50>)
 8001206:	f7ff ff21 	bl	800104c <GPIO_WriteToOutputPin>
				systickDelayMs(1000);
 800120a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800120e:	f7ff fc2d 	bl	8000a6c <systickDelayMs>
				GPIO_WriteToOutputPin(GPIOA, GPIO_PIN_NO_5, DISABLE);
 8001212:	2200      	movs	r2, #0
 8001214:	2105      	movs	r1, #5
 8001216:	4809      	ldr	r0, [pc, #36]	; (800123c <USART_ApplicationEventCallback+0x50>)
 8001218:	f7ff ff18 	bl	800104c <GPIO_WriteToOutputPin>
			}
			else{
				GPIO_WriteToOutputPin(GPIOA, GPIO_PIN_NO_5, DISABLE);
				systickDelayMs(1000);
			}
}
 800121c:	e008      	b.n	8001230 <USART_ApplicationEventCallback+0x44>
				GPIO_WriteToOutputPin(GPIOA, GPIO_PIN_NO_5, DISABLE);
 800121e:	2200      	movs	r2, #0
 8001220:	2105      	movs	r1, #5
 8001222:	4806      	ldr	r0, [pc, #24]	; (800123c <USART_ApplicationEventCallback+0x50>)
 8001224:	f7ff ff12 	bl	800104c <GPIO_WriteToOutputPin>
				systickDelayMs(1000);
 8001228:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800122c:	f7ff fc1e 	bl	8000a6c <systickDelayMs>
}
 8001230:	bf00      	nop
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	2000001c 	.word	0x2000001c
 800123c:	40020000 	.word	0x40020000

08001240 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001240:	480d      	ldr	r0, [pc, #52]	; (8001278 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001242:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001244:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001248:	480c      	ldr	r0, [pc, #48]	; (800127c <LoopForever+0x6>)
  ldr r1, =_edata
 800124a:	490d      	ldr	r1, [pc, #52]	; (8001280 <LoopForever+0xa>)
  ldr r2, =_sidata
 800124c:	4a0d      	ldr	r2, [pc, #52]	; (8001284 <LoopForever+0xe>)
  movs r3, #0
 800124e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001250:	e002      	b.n	8001258 <LoopCopyDataInit>

08001252 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001252:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001254:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001256:	3304      	adds	r3, #4

08001258 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001258:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800125a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800125c:	d3f9      	bcc.n	8001252 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800125e:	4a0a      	ldr	r2, [pc, #40]	; (8001288 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001260:	4c0a      	ldr	r4, [pc, #40]	; (800128c <LoopForever+0x16>)
  movs r3, #0
 8001262:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001264:	e001      	b.n	800126a <LoopFillZerobss>

08001266 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001266:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001268:	3204      	adds	r2, #4

0800126a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800126a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800126c:	d3fb      	bcc.n	8001266 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800126e:	f000 f819 	bl	80012a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001272:	f7ff ff51 	bl	8001118 <main>

08001276 <LoopForever>:

LoopForever:
  b LoopForever
 8001276:	e7fe      	b.n	8001276 <LoopForever>
  ldr   r0, =_estack
 8001278:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800127c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001280:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8001284:	0800130c 	.word	0x0800130c
  ldr r2, =_sbss
 8001288:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800128c:	20000044 	.word	0x20000044

08001290 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001290:	e7fe      	b.n	8001290 <ADC_IRQHandler>

08001292 <memset>:
 8001292:	4402      	add	r2, r0
 8001294:	4603      	mov	r3, r0
 8001296:	4293      	cmp	r3, r2
 8001298:	d100      	bne.n	800129c <memset+0xa>
 800129a:	4770      	bx	lr
 800129c:	f803 1b01 	strb.w	r1, [r3], #1
 80012a0:	e7f9      	b.n	8001296 <memset+0x4>
	...

080012a4 <__libc_init_array>:
 80012a4:	b570      	push	{r4, r5, r6, lr}
 80012a6:	4d0d      	ldr	r5, [pc, #52]	; (80012dc <__libc_init_array+0x38>)
 80012a8:	4c0d      	ldr	r4, [pc, #52]	; (80012e0 <__libc_init_array+0x3c>)
 80012aa:	1b64      	subs	r4, r4, r5
 80012ac:	10a4      	asrs	r4, r4, #2
 80012ae:	2600      	movs	r6, #0
 80012b0:	42a6      	cmp	r6, r4
 80012b2:	d109      	bne.n	80012c8 <__libc_init_array+0x24>
 80012b4:	4d0b      	ldr	r5, [pc, #44]	; (80012e4 <__libc_init_array+0x40>)
 80012b6:	4c0c      	ldr	r4, [pc, #48]	; (80012e8 <__libc_init_array+0x44>)
 80012b8:	f000 f818 	bl	80012ec <_init>
 80012bc:	1b64      	subs	r4, r4, r5
 80012be:	10a4      	asrs	r4, r4, #2
 80012c0:	2600      	movs	r6, #0
 80012c2:	42a6      	cmp	r6, r4
 80012c4:	d105      	bne.n	80012d2 <__libc_init_array+0x2e>
 80012c6:	bd70      	pop	{r4, r5, r6, pc}
 80012c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80012cc:	4798      	blx	r3
 80012ce:	3601      	adds	r6, #1
 80012d0:	e7ee      	b.n	80012b0 <__libc_init_array+0xc>
 80012d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80012d6:	4798      	blx	r3
 80012d8:	3601      	adds	r6, #1
 80012da:	e7f2      	b.n	80012c2 <__libc_init_array+0x1e>
 80012dc:	08001304 	.word	0x08001304
 80012e0:	08001304 	.word	0x08001304
 80012e4:	08001304 	.word	0x08001304
 80012e8:	08001308 	.word	0x08001308

080012ec <_init>:
 80012ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012ee:	bf00      	nop
 80012f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012f2:	bc08      	pop	{r3}
 80012f4:	469e      	mov	lr, r3
 80012f6:	4770      	bx	lr

080012f8 <_fini>:
 80012f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012fa:	bf00      	nop
 80012fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012fe:	bc08      	pop	{r3}
 8001300:	469e      	mov	lr, r3
 8001302:	4770      	bx	lr
