// Seed: 2760708272
module module_0 (
    output tri id_0
    , id_13,
    output supply1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    input tri id_5,
    input tri1 id_6,
    output uwire id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri id_10,
    input uwire id_11
);
  wire id_14;
  logic [-1 : 1 'h0] id_15;
  assign id_15 = id_9;
  wire  id_16;
  wire  id_17;
  uwire id_18;
  assign id_10 = "" - -1;
  assign module_1.id_2 = 0;
  assign id_18 = 1;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output wire id_2,
    input wor id_3,
    output supply1 id_4,
    output tri0 id_5,
    input tri1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6,
      id_0,
      id_6,
      id_6,
      id_6,
      id_5,
      id_3,
      id_3,
      id_4,
      id_0
  );
endmodule
