
sch2vlog -FPGA -i V:/CPU2908/FPGA/MachXO2/sequencer_s.sch -o V:/CPU2908/FPGA/MachXO2/impl1/sequencer_s.v -gui -msgset V:/CPU2908/FPGA/MachXO2/promote.xml

sch2vlog -FPGA -i V:/CPU2908/FPGA/MachXO2/executer_s.sch -o V:/CPU2908/FPGA/MachXO2/impl1/executer_s.v -gui -msgset V:/CPU2908/FPGA/MachXO2/promote.xml

sch2vlog -FPGA -i V:/CPU2908/FPGA/MachXO2/serialTxD.sch -o V:/CPU2908/FPGA/MachXO2/impl1/serialTxD.v -gui -msgset V:/CPU2908/FPGA/MachXO2/promote.xml

sch2vlog -FPGA -i V:/CPU2908/FPGA/MachXO2/serialRxD.sch -o V:/CPU2908/FPGA/MachXO2/impl1/serialRxD.v -gui -msgset V:/CPU2908/FPGA/MachXO2/promote.xml

sch2vlog -FPGA -i V:/CPU2908/FPGA/MachXO2/SPI.sch -o V:/CPU2908/FPGA/MachXO2/impl1/SPI.v -gui -msgset V:/CPU2908/FPGA/MachXO2/promote.xml

synthesis -f "cpu_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Sat Jan 04 15:04:37 2020


Command Line:  synthesis -f cpu_impl1_lattice.synproj -gui -msgset V:/CPU2908/FPGA/MachXO2/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP100.
The -d option is LCMXO2-2000HC.
Using package TQFP100.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-2000HC

### Package : TQFP100

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p V:/CPU2908/FPGA/MachXO2 (searchpath added)
-p D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/xo2c00/data (searchpath added)
-p V:/CPU2908/FPGA/MachXO2/impl1 (searchpath added)
-p V:/CPU2908/FPGA/MachXO2 (searchpath added)
Verilog design file = V:/CPU2908/FPGA/MachXO2/top.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/core.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/sequencer.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/impl1/sequencer_s.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/executer.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/impl1/executer_s.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/register.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/tristateBuff.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/mux.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/uromd.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/uromCounter.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/ALU.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/decoder.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/BusSelector.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/sram.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/xorshift.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/impl1/serialTxD.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/impl1/serialRxD.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/urom_TBL.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/bootROM.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/int_ctrl.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/impl1/SPI.v
NGD file = cpu_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file v:/cpu2908/fpga/machxo2/top.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/core.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/sequencer.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/impl1/sequencer_s.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/executer.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/impl1/executer_s.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/register.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/tristatebuff.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/mux.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/uromd.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/uromcounter.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/alu.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/decoder.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/busselector.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/sram.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/xorshift.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/impl1/serialtxd.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/impl1/serialrxd.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/urom_tbl.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/bootrom.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/int_ctrl.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/impl1/spi.v. VERI-1482
Analyzing Verilog file D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/top.v(1): " arg1="top" arg2="v:/cpu2908/fpga/machxo2/top.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187): " arg1="FD1P3DX" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="187"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/top.v(258): " arg1="divider" arg2="v:/cpu2908/fpga/machxo2/top.v" arg3="258"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/core.v(1): " arg1="core" arg2="v:/cpu2908/fpga/machxo2/core.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/register.v(43): " arg1="register8" arg2="v:/cpu2908/fpga/machxo2/register.v" arg3="43"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/tristatebuff.v(11): " arg1="tristateBuff8" arg2="v:/cpu2908/fpga/machxo2/tristatebuff.v" arg3="11"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/register.v(94): " arg1="register16" arg2="v:/cpu2908/fpga/machxo2/register.v" arg3="94"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/register.v(21): " arg1="register1as" arg2="v:/cpu2908/fpga/machxo2/register.v" arg3="21"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/tristatebuff.v(1): " arg1="tristateBuff1" arg2="v:/cpu2908/fpga/machxo2/tristatebuff.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/register.v(1): " arg1="register1" arg2="v:/cpu2908/fpga/machxo2/register.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/sequencer.v(1): " arg1="sequencer" arg2="v:/cpu2908/fpga/machxo2/sequencer.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/impl1/sequencer_s.v(3): " arg1="sequencer_s" arg2="v:/cpu2908/fpga/machxo2/impl1/sequencer_s.v" arg3="3"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(936): " arg1="OR3" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="936"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(49): " arg1="AND3" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="49"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1173): " arg1="XOR2" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1173"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(827): " arg1="NR2" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="827"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(772): " arg1="MUX41" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="772"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/urom_tbl.v(8): " arg1="urom_TBL" arg2="v:/cpu2908/fpga/machxo2/urom_tbl.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): " arg1="ROM256X1A_renamed_due_excessive_length_1" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1062"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): " arg1="ROM256X1A_renamed_due_excessive_length_2" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1062"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): " arg1="ROM256X1A_renamed_due_excessive_length_3" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1062"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): " arg1="ROM256X1A_renamed_due_excessive_length_4" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1062"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): " arg1="ROM256X1A_renamed_due_excessive_length_5" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1062"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): " arg1="ROM256X1A_renamed_due_excessive_length_6" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1062"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): " arg1="ROM256X1A_renamed_due_excessive_length_7" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1062"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): " arg1="ROM256X1A_renamed_due_excessive_length_8" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1062"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): " arg1="ROM256X1A_renamed_due_excessive_length_9" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1062"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): " arg1="ROM256X1A_renamed_due_excessive_length_10" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1062"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/uromd.v(8): " arg1="uromd" arg2="v:/cpu2908/fpga/machxo2/uromd.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291): " arg1="DP8KC_renamed_due_excessive_length_11" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1291"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291): " arg1="DP8KC_renamed_due_excessive_length_12" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1291"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291): " arg1="DP8KC_renamed_due_excessive_length_13" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1291"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): " arg1="VHI" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1120"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291): " arg1="DP8KC_renamed_due_excessive_length_14" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1291"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(176): " arg1="FD1P3BX" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="176"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/sequencer.v(193): " arg1="uConstSel" arg2="v:/cpu2908/fpga/machxo2/sequencer.v" arg3="193"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/sequencer.v(158): " arg1="urSplitter" arg2="v:/cpu2908/fpga/machxo2/sequencer.v" arg3="158"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/sequencer.v(172): " arg1="jccSelector" arg2="v:/cpu2908/fpga/machxo2/sequencer.v" arg3="172"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/sequencer.v(207): " arg1="constEx" arg2="v:/cpu2908/fpga/machxo2/sequencer.v" arg3="207"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/register.v(118): " arg1="register32" arg2="v:/cpu2908/fpga/machxo2/register.v" arg3="118"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/uromcounter.v(1): " arg1="uromCounter" arg2="v:/cpu2908/fpga/machxo2/uromcounter.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/mux.v(14): " arg1="Mux2_1x8" arg2="v:/cpu2908/fpga/machxo2/mux.v" arg3="14"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(723): " arg1="MUX21" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="723"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(56): " arg1="AND4" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="56"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(930): " arg1="OR2" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="930"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): " arg1="AND2" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="43"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(563): " arg1="INV" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="563"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="v:/cpu2908/fpga/machxo2/sequencer.v(123): " arg1="1" arg2="10" arg3="CT" arg4="v:/cpu2908/fpga/machxo2/sequencer.v" arg5="123"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/executer.v(2): " arg1="executer" arg2="v:/cpu2908/fpga/machxo2/executer.v" arg3="2"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/impl1/executer_s.v(3): " arg1="executer_s" arg2="v:/cpu2908/fpga/machxo2/impl1/executer_s.v" arg3="3"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/alu.v(141): " arg1="zeroFlag" arg2="v:/cpu2908/fpga/machxo2/alu.v" arg3="141"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/executer.v(244): " arg1="flagReg" arg2="v:/cpu2908/fpga/machxo2/executer.v" arg3="244"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/executer.v(170): " arg1="splitter16_8x2" arg2="v:/cpu2908/fpga/machxo2/executer.v" arg3="170"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/executer.v(193): " arg1="addrEx" arg2="v:/cpu2908/fpga/machxo2/executer.v" arg3="193"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/executer.v(227): " arg1="addrMux" arg2="v:/cpu2908/fpga/machxo2/executer.v" arg3="227"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/executer.v(182): " arg1="splitter8x2_16" arg2="v:/cpu2908/fpga/machxo2/executer.v" arg3="182"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/decoder.v(1): " arg1="decoder4" arg2="v:/cpu2908/fpga/machxo2/decoder.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/executer.v(100): " arg1="dataReg" arg2="v:/cpu2908/fpga/machxo2/executer.v" arg3="100"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/executer.v(64): " arg1="addrReg" arg2="v:/cpu2908/fpga/machxo2/executer.v" arg3="64"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/alu.v(1): " arg1="ALU" arg2="v:/cpu2908/fpga/machxo2/alu.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/alu.v(94): " arg1="ALU_L8" arg2="v:/cpu2908/fpga/machxo2/alu.v" arg3="94"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/alu.v(81): " arg1="ALU_A8" arg2="v:/cpu2908/fpga/machxo2/alu.v" arg3="81"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/executer.v(135): " arg1="writeBackSelector" arg2="v:/cpu2908/fpga/machxo2/executer.v" arg3="135"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/impl1/serialrxd.v(3): " arg1="serialRxD" arg2="v:/cpu2908/fpga/machxo2/impl1/serialrxd.v" arg3="3"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(943): " arg1="OR4" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="943"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(951): " arg1="OR5" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="951"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/register.v(67): " arg1="register8AC" arg2="v:/cpu2908/fpga/machxo2/register.v" arg3="67"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/impl1/serialtxd.v(3): " arg1="serialTxD" arg2="v:/cpu2908/fpga/machxo2/impl1/serialtxd.v" arg3="3"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/bootrom.v(8): " arg1="bootROM" arg2="v:/cpu2908/fpga/machxo2/bootrom.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): " arg1="ROM32X1A(initval=32&apos;b0110111010111100000)" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1077"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): " arg1="ROM32X1A(initval=32&apos;b0110111000111010001)" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1077"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): " arg1="ROM32X1A(initval=32&apos;b0110011010011100001)" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1077"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): " arg1="ROM32X1A(initval=32&apos;b0100110000110100001)" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1077"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): " arg1="ROM32X1A(initval=32&apos;b011010100110110101)" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1077"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): " arg1="ROM32X1A(initval=32&apos;b010101010101000101)" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1077"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): " arg1="ROM32X1A(initval=32&apos;b010110000110000100)" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1077"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): " arg1="ROM32X1A(initval=32&apos;b0101011010011010110)" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1077"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/sram.v(8): " arg1="sram" arg2="v:/cpu2908/fpga/machxo2/sram.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291): " arg1="DP8KC(CSDECODE_B=&quot;0b111&quot;,RESETMODE=&quot;ASYNC&quot;)" arg2="D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1291"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/top.v(47): " arg1="addrHi[3]" arg2="v:/cpu2908/fpga/machxo2/top.v" arg3="47"  />
Last elaborated design is top()
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c2000.nph' in environment: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/executer.v(198): " arg1="addrOut_15__N_184[15]" arg2="v:/cpu2908/fpga/machxo2/executer.v" arg3="198"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="v:/cpu2908/fpga/machxo2/alu.v(86): " arg1="Y_7__N_275[8]" arg2="v:/cpu2908/fpga/machxo2/alu.v" arg3="86"  />
######## Missing driver on net nCS[3]. Patching with GND.
######## Missing driver on net nCS[2]. Patching with GND.
######## Missing driver on net SPI_CLK. Patching with GND.
######## Missing driver on net SPI_MISO. Patching with GND.
######## Missing driver on net SPI_MOSI. Patching with GND.
######## Missing driver on net SPI_CS[5]. Patching with GND.
######## Missing driver on net SPI_CS[4]. Patching with GND.
######## Missing driver on net SPI_CS[3]. Patching with GND.
######## Missing driver on net SPI_CS[2]. Patching with GND.
######## Missing driver on net SPI_CS[1]. Patching with GND.
######## Missing driver on net SPI_CS[0]. Patching with GND.
######## Missing driver on net addrHi[3]. Patching with GND.
######## Missing driver on net addrHi[2]. Patching with GND.
######## Missing driver on net addrHi[1]. Patching with GND.
######## Missing driver on net addrHi[0]. Patching with GND.



Combinational loop found : 1

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[7] 

	Instance Select_243_i15 

	Net \Select_243/n14 

	Instance Select_243_i14 

	Net \Select_243/n13 

	Instance Select_243_i13 

	Net \Select_243/n7 

	Instance Select_243_i7 

	Net \nWR_I_0_84/data_ibus[7] 

	Instance Select_211_i7 

	Net \Select_211/n5 

	Instance Select_211_i5 

	Net \Select_211/n1 

	Instance Select_211_i1 

Combinational loop found : 2

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[6] 

	Instance Select_244_i15 

	Net \Select_244/n14 

	Instance Select_244_i14 

	Net \Select_244/n13 

	Instance Select_244_i13 

	Net \Select_244/n7 

	Instance Select_244_i7 

	Net \nWR_I_0_84/data_ibus[6] 

	Instance Select_212_i7 

	Net \Select_212/n5 

	Instance Select_212_i5 

	Net \Select_212/n1 

	Instance Select_212_i1 

Combinational loop found : 3

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[5] 

	Instance Select_245_i15 

	Net \Select_245/n14 

	Instance Select_245_i14 

	Net \Select_245/n13 

	Instance Select_245_i13 

	Net \Select_245/n7 

	Instance Select_245_i7 

	Net \nWR_I_0_84/data_ibus[5] 

	Instance Select_213_i7 

	Net \Select_213/n5 

	Instance Select_213_i5 

	Net \Select_213/n1 

	Instance Select_213_i1 

Combinational loop found : 4

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[4] 

	Instance Select_246_i15 

	Net \Select_246/n14 

	Instance Select_246_i14 

	Net \Select_246/n13 

	Instance Select_246_i13 

	Net \Select_246/n7 

	Instance Select_246_i7 

	Net \nWR_I_0_84/data_ibus[4] 

	Instance Select_214_i7 

	Net \Select_214/n5 

	Instance Select_214_i5 

	Net \Select_214/n1 

	Instance Select_214_i1 

Combinational loop found : 5

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[3] 

	Instance Select_247_i15 

	Net \Select_247/n14 

	Instance Select_247_i14 

	Net \Select_247/n13 

	Instance Select_247_i13 

	Net \Select_247/n7 

	Instance Select_247_i7 

	Net \nWR_I_0_84/data_ibus[3] 

	Instance Select_215_i7 

	Net \Select_215/n5 

	Instance Select_215_i5 

	Net \Select_215/n1 

	Instance Select_215_i1 

Combinational loop found : 6

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[2] 

	Instance Select_248_i15 

	Net \Select_248/n14 

	Instance Select_248_i14 

	Net \Select_248/n13 

	Instance Select_248_i13 

	Net \Select_248/n7 

	Instance Select_248_i7 

	Net \nWR_I_0_84/data_ibus[2] 

	Instance Select_216_i7 

	Net \Select_216/n5 

	Instance Select_216_i5 

	Net \Select_216/n1 

	Instance Select_216_i1 

Combinational loop found : 7

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[1] 

	Instance Select_249_i15 

	Net \Select_249/n14 

	Instance Select_249_i14 

	Net \Select_249/n13 

	Instance Select_249_i13 

	Net \Select_249/n7 

	Instance Select_249_i7 

	Net \nWR_I_0_84/data_ibus[1] 

	Instance Select_217_i7 

	Net \Select_217/n5 

	Instance Select_217_i5 

	Net \Select_217/n1 

	Instance Select_217_i1 

Combinational loop found : 8

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[0] 

	Instance Select_250_i15 

	Net \Select_250/n14 

	Instance Select_250_i14 

	Net \Select_250/n13 

	Instance Select_250_i13 

	Net \Select_250/n7 

	Instance Select_250_i7 

	Net \nWR_I_0_84/data_ibus[0] 

	Instance Select_218_i7 

	Net \Select_218/n5 

	Instance Select_218_i5 

	Net \Select_218/n1 

	Instance Select_218_i1 

GSR instance connected to net nReset1.
######## Converted FF type for instance \nWR_I_0_84/Sequencer/Sequencer_s/Bit0 due to shared LSR/GSR.
######## Converted FF type for instance \nWR_I_0_84/Sequencer/Sequencer_s/I109 due to shared LSR/GSR.
######## Converted FF type for instance \nWR_I_0_84/Sequencer/Sequencer_s/Bit1 due to shared LSR/GSR.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="gclk1" arg2="gclk1"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="gclk1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="bootMode" arg2="bootMode"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="bootMode"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="nCTS" arg2="nCTS"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="nCTS"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="monitor_sel[3]" arg2="monitor_sel[3]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="monitor_sel[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="monitor_sel[2]" arg2="monitor_sel[2]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="monitor_sel[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="monitor_sel[1]" arg2="monitor_sel[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="monitor_sel[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="monitor_sel[0]" arg2="monitor_sel[0]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="monitor_sel[0]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="14"  />

Design Results:
    814 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file cpu_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 274 of 2352 (11 % )
AND2 => 7
AND3 => 3
AND4 => 3
BB => 8
CCU2D => 25
DP8KC => 5
FD1P3AX => 143
FD1P3AY => 1
FD1P3BX => 3
FD1P3DX => 35
FD1P3IX => 2
FD1P3JX => 1
FD1S3AX => 70
FD1S3BX => 3
FD1S3DX => 16
GSR => 1
IB => 5
INV => 34
LUT4 => 289
MUX21 => 32
NR2 => 2
OB => 29
OBZ => 25
OR2 => 7
OR3 => 1
PFUMX => 41
ROM256X1A => 10
ROM32X1A => 8
XOR2 => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 22
  Net : nWR_I_0_84/N_34, loads : 96
  Net : clkE_c, loads : 26
  Net : clkQ_c, loads : 18
  Net : clk_c, loads : 12
  Net : txd01/N_48, loads : 11
  Net : nWR_I_0_84/Sequencer/Sequencer_s/sig_4, loads : 10
  Net : nWR_I_0_84/addrOut_15__I_0/nWRTxD, loads : 9
  Net : rxd01/N_19, loads : 9
  Net : rxd01/N_41, loads : 8
  Net : clkQ_c__inv, loads : 5
  Net : nWR_I_0_84/Sequencer/Sequencer_s/N_28, loads : 4
  Net : rxd01/N_6, loads : 3
  Net : SerialClock2, loads : 3
  Net : iclk, loads : 2
  Net : txd01/N_44, loads : 2
  Net : txd01/N_36, loads : 2
  Net : txd01/N_38, loads : 2
  Net : rxd01/N_2, loads : 1
  Net : nWR_I_0_84/addrOut_15__I_0/nRDRxD, loads : 1
  Net : nWR_I_0_84/Sequencer/Sequencer_s/N_14, loads : 1
  Net : RxD_c, loads : 1
  Net : txd01/N_34, loads : 1
Clock Enable Nets
Number of Clock Enables: 15
Top 10 highest fanout Clock Enables:
  Net : nWR_I_0_84/addrOut_15__I_0/ocea_enable_1, loads : 2
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : clkE_N_18, loads : 37
  Net : nWR_I_0_84/Sequencer/Sequencer_s/I62/sig_80, loads : 33
  Net : nWR_I_0_84/Sequencer/Sequencer_s/I62/sig_79, loads : 32
  Net : nWR_I_0_84/Sequencer/Sequencer_s/I62/sig_77, loads : 32
  Net : nWR_I_0_84/Sequencer/Sequencer_s/I62/sig_83, loads : 29
  Net : nWR_I_0_84/Sequencer/Sequencer_s/I62/sig_81, loads : 28
  Net : nReset2, loads : 27
  Net : nTSC_c, loads : 25
  Net : nWR_I_0_84/Sequencer/Sequencer_s/I62/sig_75, loads : 24
  Net : nWR_I_0_84/addrOut_15__I_0/n5398, loads : 23
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk21 [get_nets clkQ_c__inv]            |    1.000 MHz|   43.716 MHz|    13  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk20 [get_nets RxD_c]                  |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk19 [get_nets \rxd01/N_2]             |    1.000 MHz|  489.237 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk18 [get_nets \rxd01/N_6]             |    1.000 MHz|  314.564 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk17 [get_nets \rxd01/N_19]            |    1.000 MHz|  554.939 MHz|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk16 [get_nets \nWR_I_0_84/N_34]       |    1.000 MHz|   95.979 MHz|     8  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk15 [get_nets nWRTxD]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk14 [get_nets                         |             |             |
\nWR_I_0_84/Sequencer/Sequencer_s/N_14] |    1.000 MHz|  152.253 MHz|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk13 [get_nets                         |             |             |
\nWR_I_0_84/Sequencer/Sequencer_s/sig[4]|             |             |
]                                       |    1.000 MHz|  151.653 MHz|     8  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk12 [get_nets                         |             |             |
\nWR_I_0_84/Sequencer/Sequencer_s/N_28] |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk11 [get_nets clkE_c]                 |    1.000 MHz|   40.997 MHz|    10  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk10 [get_nets \rxd01/N_41]            |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk9 [get_nets \txd01/N_44]             |    1.000 MHz|  314.564 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk8 [get_nets SerialClock2]            |    1.000 MHz|  489.237 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk7 [get_nets \txd01/N_38]             |    1.000 MHz|  445.633 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk6 [get_nets \txd01/N_36]             |    1.000 MHz|  423.549 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk5 [get_nets \txd01/N_34]             |    1.000 MHz|  309.023 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk4 [get_nets \txd01/N_48]             |    1.000 MHz|  142.005 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets nRDRxD]                  |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets clkQ_c]                  |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|  200.361 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets iclk]                    |    1.000 MHz|  317.360 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 64.711  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.466  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-2000HC -t TQFP100 -s 4 -oc Commercial   "cpu_impl1.ngd" -o "cpu_impl1_map.ncd" -pr "cpu_impl1.prf" -mp "cpu_impl1.mrp" -lpf "V:/CPU2908/FPGA/MachXO2/impl1/cpu_impl1.lpf" -lpf "V:/CPU2908/FPGA/MachXO2/cpu.lpf" -c 0            
map:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: cpu_impl1.ngd
   Picdevice="LCMXO2-2000HC"

   Pictype="TQFP100"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-2000HCTQFP100, Performance used: 4.

Loading device for application baspr from file 'xo2c2000.nph' in environment: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga.
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="V:/CPU2908/FPGA/MachXO2/cpu.lpf(100): Semantic error in &quot;IOBUF PORT &quot;UM[15]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="UM[15]" arg2="V:/CPU2908/FPGA/MachXO2/cpu.lpf" arg3="100"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="V:/CPU2908/FPGA/MachXO2/cpu.lpf(101): Semantic error in &quot;IOBUF PORT &quot;UM[14]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="UM[14]" arg2="V:/CPU2908/FPGA/MachXO2/cpu.lpf" arg3="101"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="V:/CPU2908/FPGA/MachXO2/cpu.lpf(102): Semantic error in &quot;IOBUF PORT &quot;UM[13]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="UM[13]" arg2="V:/CPU2908/FPGA/MachXO2/cpu.lpf" arg3="102"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="V:/CPU2908/FPGA/MachXO2/cpu.lpf(103): Semantic error in &quot;IOBUF PORT &quot;UM[12]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="UM[12]" arg2="V:/CPU2908/FPGA/MachXO2/cpu.lpf" arg3="103"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="V:/CPU2908/FPGA/MachXO2/cpu.lpf(104): Semantic error in &quot;IOBUF PORT &quot;UM[11]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="UM[11]" arg2="V:/CPU2908/FPGA/MachXO2/cpu.lpf" arg3="104"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="V:/CPU2908/FPGA/MachXO2/cpu.lpf(105): Semantic error in &quot;IOBUF PORT &quot;UM[10]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="UM[10]" arg2="V:/CPU2908/FPGA/MachXO2/cpu.lpf" arg3="105"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="V:/CPU2908/FPGA/MachXO2/cpu.lpf(106): Semantic error in &quot;IOBUF PORT &quot;UM[9]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="UM[9]" arg2="V:/CPU2908/FPGA/MachXO2/cpu.lpf" arg3="106"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="V:/CPU2908/FPGA/MachXO2/cpu.lpf(107): Semantic error in &quot;IOBUF PORT &quot;UM[8]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="UM[8]" arg2="V:/CPU2908/FPGA/MachXO2/cpu.lpf" arg3="107"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="V:/CPU2908/FPGA/MachXO2/cpu.lpf(139): Semantic error in &quot;IOBUF PORT &quot;serialClockOut&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="serialClockOut" arg2="V:/CPU2908/FPGA/MachXO2/cpu.lpf" arg3="139"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="V:/CPU2908/FPGA/MachXO2/cpu.lpf(155): Semantic error in &quot;IOBUF PORT &quot;monitor_sel[3]&quot; IO_TYPE=LVCMOS33 PULLMODE=NONE ;&quot;: " arg1="monitor_sel[3]" arg2="V:/CPU2908/FPGA/MachXO2/cpu.lpf" arg3="155"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="V:/CPU2908/FPGA/MachXO2/cpu.lpf(156): Semantic error in &quot;IOBUF PORT &quot;monitor_sel[2]&quot; IO_TYPE=LVCMOS33 PULLMODE=NONE ;&quot;: " arg1="monitor_sel[2]" arg2="V:/CPU2908/FPGA/MachXO2/cpu.lpf" arg3="156"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="V:/CPU2908/FPGA/MachXO2/cpu.lpf(157): Semantic error in &quot;IOBUF PORT &quot;monitor_sel[1]&quot; IO_TYPE=LVCMOS33 PULLMODE=NONE ;&quot;: " arg1="monitor_sel[1]" arg2="V:/CPU2908/FPGA/MachXO2/cpu.lpf" arg3="157"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="V:/CPU2908/FPGA/MachXO2/cpu.lpf(158): Semantic error in &quot;IOBUF PORT &quot;monitor_sel[0]&quot; IO_TYPE=LVCMOS33 PULLMODE=NONE ;&quot;: " arg1="monitor_sel[0]" arg2="V:/CPU2908/FPGA/MachXO2/cpu.lpf" arg3="158"  />
    <postMsg mid="1104062" type="Warning" dynamic="2" navigation="0" arg0="" arg1="13 semantic errors"  />
Package Status:                     Final          Version 1.44.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="gclk1"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="bootMode"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="nCTS"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="monitor_sel[3]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="monitor_sel[2]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="monitor_sel[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="monitor_sel[0]"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="gclk1"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="bootMode"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="nCTS"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="monitor_sel[3:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="monitor_sel[3:0](2)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="monitor_sel[3:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="monitor_sel[3:0](0)"  />



Design Summary:
   Number of registers:    274 out of  2352 (12%)
      PFU registers:          274 out of  2112 (13%)
      PIO registers:            0 out of   240 (0%)
   Number of SLICEs:       298 out of  1056 (28%)
      SLICEs as Logic/ROM:    298 out of  1056 (28%)
      SLICEs as RAM:            0 out of   792 (0%)
      SLICEs as Carry:         25 out of  1056 (2%)
   Number of LUT4s:        556 out of  2112 (26%)
      Number used as logic LUTs:        506
      Number used as distributed RAM:     0
      Number used as ripple logic:       50
      Number used as shift registers:     0
   Number of PIO sites used: 67 + 4(JTAG) out of 80 (89%)
   Number of block RAMs:  5 out of 8 (63%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  21
     Net iclk: 1 loads, 1 rising, 0 falling (Driver: clk3_I_0_2_lut )
     Net clkQ_c: 25 loads, 9 rising, 16 falling (Driver: clkQ_I_0_89 )
     Net clk_c: 7 loads, 7 rising, 0 falling (Driver: PIO clk )
     Net SerialClock2: 2 loads, 1 rising, 1 falling (Driver: dff06 )
     Net nRDRxD: 1 loads, 1 rising, 0 falling (Driver: nWR_I_0_84/addrOut_15__I_0/i2643_3_lut_4_lut )
     Net clkE_c: 38 loads, 17 rising, 21 falling (Driver: clkE_I_0_88 )
     Net nWR_I_0_84/Executer/Executer_s/N_34: 51 loads, 51 rising, 0 falling (Driver: nWR_I_0_84/i2_3_lut_3_lut )
     Net nWRTxD: 4 loads, 4 rising, 0 falling (Driver: nWR_I_0_84/addrOut_15__I_0/i2710_2_lut_3_lut_4_lut )
     Net nWR_I_0_84/Sequencer/Sequencer_s/N_14: 1 loads, 0 rising, 1 falling (Driver: nWR_I_0_84/Sequencer/Sequencer_s/I46 )
     Net nWR_I_0_84/sig[4]: 5 loads, 5 rising, 0 falling (Driver: nWR_I_0_84/Sequencer/Sequencer_s/I48 )
     Net nWR_I_0_84/Sequencer/Sequencer_s/N_28: 4 loads, 4 rising, 0 falling (Driver: nWR_I_0_84/Sequencer/Sequencer_s/I112 )
     Net rxd01/N_41: 8 loads, 8 rising, 0 falling (Driver: rxd01/I9 )
     Net rxd01/N_2: 1 loads, 1 rising, 0 falling (Driver: rxd01/I13 )
     Net rxd01/N_6: 1 loads, 1 rising, 0 falling (Driver: rxd01/I16 )
     Net rxd01/N_19: 5 loads, 5 rising, 0 falling (Driver: rxd01/I14 )
     Net RxD_c: 1 loads, 0 rising, 1 falling (Driver: PIO RxD )
     Net txd01/N_48: 7 loads, 6 rising, 1 falling (Driver: txd01/I36 )
     Net txd01/N_44: 1 loads, 1 rising, 0 falling (Driver: txd01/I50 )
     Net txd01/N_38: 1 loads, 0 rising, 1 falling (Driver: txd01/I39 )
     Net txd01/N_36: 1 loads, 0 rising, 1 falling (Driver: txd01/I40 )
     Net txd01/N_34: 1 loads, 0 rising, 1 falling (Driver: txd01/I41 )
   Number of Clock Enables:  15
     Net ocea_enable_1: 2 loads, 0 LSLICEs
     Net nWR_I_0_84/sig_34: 5 loads, 5 LSLICEs
     Net nWR_I_0_84/sig_35: 9 loads, 9 LSLICEs
     Net nWR_I_0_84/sig_89: 4 loads, 4 LSLICEs
     Net nWR_I_0_84/clkQ_c_derived_27_enable_5: 1 loads, 1 LSLICEs
     Net nWR_I_0_84/Executer/Executer_s/sig_60: 6 loads, 6 LSLICEs
     Net nWR_I_0_84/Executer/Executer_s/sig_61: 4 loads, 4 LSLICEs
     Net nWR_I_0_84/Executer/Executer_s/sig_62: 4 loads, 4 LSLICEs
     Net nWR_I_0_84/Executer/Executer_s/sig_63: 4 loads, 4 LSLICEs
     Net nWR_I_0_84/Executer/Executer_s/sig_59: 9 loads, 9 LSLICEs
     Net nWR_I_0_84/Executer/Executer_s/sig_57: 8 loads, 8 LSLICEs
     Net nWR_I_0_84/Executer/Executer_s/sig_58: 8 loads, 8 LSLICEs
     Net nWR_I_0_84/Executer/Executer_s/sig_56: 8 loads, 8 LSLICEs
     Net nWR_I_0_84/Executer/Executer_s/out_3_N_226_1: 4 loads, 4 LSLICEs
     Net nWR_I_0_84/Executer/Executer_s/out_3_N_226_2: 4 loads, 4 LSLICEs
   Number of LSRs:  9
     Net clkQ_c: 1 loads, 1 LSLICEs
     Net nReset2: 9 loads, 8 LSLICEs
     Net RxDclr: 8 loads, 8 LSLICEs
     Net nWRTxD: 12 loads, 12 LSLICEs
     Net nWR_I_0_84/Sequencer/Sequencer_s/N_2: 1 loads, 1 LSLICEs
     Net nWR_I_0_84/Sequencer/Sequencer_s/N_16: 1 loads, 1 LSLICEs
     Net nWR_I_0_84/Executer/Executer_s/I29/n1103: 2 loads, 2 LSLICEs
     Net sig_40: 8 loads, 8 LSLICEs
     Net nReset_c: 3 loads, 3 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net nWR_I_0_84/Sequencer/Sequencer_s/uromIDX_6: 123 loads
     Net nWR_I_0_84/Sequencer/Sequencer_s/uromIDX_3: 99 loads
     Net nWR_I_0_84/Sequencer/Sequencer_s/uromIDX_2: 96 loads
     Net nWR_I_0_84/Sequencer/Sequencer_s/uromIDX_1: 90 loads
     Net nWR_I_0_84/Sequencer/Sequencer_s/uromIDX_7: 70 loads
     Net nWR_I_0_84/Sequencer/Sequencer_s/uromIDX_5: 37 loads
     Net nWR_I_0_84/sig_80: 36 loads
     Net nReset2: 35 loads
     Net nWR_I_0_84/sig_77: 35 loads
     Net nWR_I_0_84/sig_79: 35 loads
    <postMsg mid="51001230" type="Warning" dynamic="1" navigation="0" arg0="V:/CPU2908/FPGA/MachXO2/cpu.lpf"  />
 

   Number of warnings:  29
   Number of errors:    0



INFO: Design contains EBR with GSR enabled. The GSR is only applicable for output registers except FIFO. 


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 47 MB

Dumping design to file cpu_impl1_map.ncd.

ncd2vdb "cpu_impl1_map.ncd" ".vdbs/cpu_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c2000.nph' in environment: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga.

mpartrce -p "cpu_impl1.p2t" -f "cpu_impl1.p3t" -tf "cpu_impl1.pt" "cpu_impl1_map.ncd" "cpu_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "cpu_impl1_map.ncd"
Sat Jan 04 15:04:42 2020

PAR: Place And Route Diamond (64-bit) 3.8.0.115.3.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset V:/CPU2908/FPGA/MachXO2/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF cpu_impl1_map.ncd cpu_impl1.dir/5_1.ncd cpu_impl1.prf
Preference file: cpu_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file cpu_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application par from file 'xo2c2000.nph' in environment: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   67+4(JTAG)/216     33% used
                  67+4(JTAG)/80      89% bonded

   SLICE            298/1056         28% used

   GSR                1/1           100% used
   EBR                5/8            62% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
Number of Signals: 857
Number of Connections: 2724

Pin Constraint Summary:
   63 out of 67 pins locked (94% locked).

The following 2 signals are selected to use the primary clock routing resources:
    nWR_I_0_84/Executer/Executer_s/N_34 (driver: nWR_I_0_84/SLICE_373, clk load #: 51)
    clkE_c (driver: SLICE_39, clk load #: 38)


The following 7 signals are selected to use the secondary clock routing resources:
    clkQ_c (driver: SLICE_39, clk load #: 25, sr load #: 1, ce load #: 0)
    nWRTxD (driver: SLICE_324, clk load #: 4, sr load #: 12, ce load #: 0)
    rxd01/N_41 (driver: rxd01/SLICE_167, clk load #: 8, sr load #: 0, ce load #: 0)
    clk_c (driver: clk, clk load #: 7, sr load #: 0, ce load #: 0)
    txd01/N_48 (driver: SLICE_357, clk load #: 7, sr load #: 0, ce load #: 0)
    nWR_I_0_84/sig[4] (driver: nWR_I_0_84/SLICE_373, clk load #: 5, sr load #: 0, ce load #: 0)
    rxd01/N_19 (driver: rxd01/SLICE_162, clk load #: 5, sr load #: 0, ce load #: 0)

Signal nReset1 is selected as Global Set/Reset.
.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
.....................
Placer score = 190861.
Finished Placer Phase 1.  REAL time: 4 secs 

Starting Placer Phase 2.
.
Placer score =  190549
Finished Placer Phase 2.  REAL time: 4 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 1 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "nWR_I_0_84/Executer/Executer_s/N_34" from F0 on comp "nWR_I_0_84/SLICE_373" on site "R2C16C", clk load = 51
  PRIMARY "clkE_c" from Q1 on comp "SLICE_39" on site "R10C2B", clk load = 38
  SECONDARY "clkQ_c" from Q0 on comp "SLICE_39" on site "R10C2B", clk load = 25, ce load = 0, sr load = 1
  SECONDARY "nWRTxD" from F0 on comp "SLICE_324" on site "R9C13B", clk load = 4, ce load = 0, sr load = 12
  SECONDARY "rxd01/N_41" from Q1 on comp "rxd01/SLICE_167" on site "R9C13C", clk load = 8, ce load = 0, sr load = 0
  SECONDARY "clk_c" from comp "clk" on CLK_PIN site "12 (PL7C)", clk load = 7, ce load = 0, sr load = 0
  SECONDARY "txd01/N_48" from F0 on comp "SLICE_357" on site "R9C13D", clk load = 7, ce load = 0, sr load = 0
  SECONDARY "nWR_I_0_84/sig[4]" from F1 on comp "nWR_I_0_84/SLICE_373" on site "R2C16C", clk load = 5, ce load = 0, sr load = 0
  SECONDARY "rxd01/N_19" from F1 on comp "rxd01/SLICE_162" on site "R9C15C", clk load = 5, ce load = 0, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 7 out of 8 (87%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   67 + 4(JTAG) out of 216 (32.9%) PIO sites used.
   67 + 4(JTAG) out of 80 (88.8%) bonded PIO sites used.
   Number of PIO comps: 67; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 15 / 19 ( 78%) | 3.3V       | -         |
| 1        | 18 / 21 ( 85%) | 3.3V       | -         |
| 2        | 17 / 20 ( 85%) | 3.3V       | -         |
| 3        | 4 / 6 ( 66%)   | 3.3V       | -         |
| 4        | 5 / 6 ( 83%)   | 3.3V       | -         |
| 5        | 8 / 8 (100%)   | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 4 secs 

Dumping design to file cpu_impl1.dir/5_1.ncd.


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------

0 connections routed; 2724 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=iclk loads=1 clock_loads=1&#xA;   Signal=SerialClock2 loads=3 clock_loads=2&#xA;   Signal=nRDRxD loads=1 clock_loads=1&#xA;   Signal=nWR_I_0_84/Sequencer/Sequencer_s/N_14 loads=1 clock_loads=1&#xA;   Signal=nWR_I_0_84/Sequencer/Sequencer_s/N_28 loads=4 clock_loads=4&#xA;   Signal=rxd01/N_2 loads=1 clock_loads=1&#xA;   Signal=rxd01/N_6 l   ....   nal=txd01/N_44 loads=2 clock_loads=1&#xA;   Signal=txd01/N_38 loads=3 clock_loads=1&#xA;   Signal=txd01/N_36 loads=3 clock_loads=1&#xA;   Signal=txd01/N_34 loads=3 clock_loads=1"  />

Completed router resource preassignment. Real time: 4 secs 

Start NBR router at 15:04:46 01/04/20

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 15:04:46 01/04/20

Start NBR section for initial routing at 15:04:46 01/04/20
Level 4, iteration 1
93(0.07%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 15:04:47 01/04/20
Level 4, iteration 1
39(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 2
26(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 3
17(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 4
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 7
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 

Start NBR section for re-routing at 15:04:47 01/04/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 

Start NBR section for post-routing at 15:04:47 01/04/20

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=iclk loads=1 clock_loads=1&#xA;   Signal=SerialClock2 loads=3 clock_loads=2&#xA;   Signal=nRDRxD loads=1 clock_loads=1&#xA;   Signal=nWR_I_0_84/Sequencer/Sequencer_s/N_14 loads=1 clock_loads=1&#xA;   Signal=nWR_I_0_84/Sequencer/Sequencer_s/N_28 loads=4 clock_loads=4&#xA;   Signal=rxd01/N_2 loads=1 clock_loads=1&#xA;   Signal=rxd01/N_6 l   ....   nal=txd01/N_44 loads=2 clock_loads=1&#xA;   Signal=txd01/N_38 loads=3 clock_loads=1&#xA;   Signal=txd01/N_36 loads=3 clock_loads=1&#xA;   Signal=txd01/N_34 loads=3 clock_loads=1"  />

Total CPU time 5 secs 
Total REAL time: 5 secs 
Completely routed.
End of route.  2724 routed (100.00%); 0 unrouted.

9 potential circuit loops found in timing analysis.
9 potential circuit loops found in timing analysis.
Hold time timing score: 0, hold timing errors: 0

9 potential circuit loops found in timing analysis.
Timing score: 0 

Dumping design to file cpu_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 5 secs 
Total REAL time to completion: 5 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0
