###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin5.ecn.purdue.edu)
#  Generated on:      Tue Mar  8 14:56:50 2016
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.892
- Setup                         1.602
+ Phase Shift                   4.000
= Required Time                 3.289
- Arrival Time                  3.260
= Slack Time                    0.029
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.145 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    1.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    1.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    1.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    1.770 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.125 | 0.293 |   2.446 |    2.475 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.193 | 0.153 |   2.599 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.539 | 0.524 |   3.124 |    3.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230                 | B ^ -> Y v     | MUX2X1   | 0.237 | 0.136 |   3.260 |    3.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D v            | DFFPOSX1 | 0.237 | 0.000 |   3.260 |    3.289 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.071 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.208 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.531 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.311 | 0.312 |   0.872 |    0.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.322 | 0.020 |   0.892 |    0.862 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
- Setup                         1.567
+ Phase Shift                   4.000
= Required Time                 3.321
- Arrival Time                  3.265
= Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.172 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    1.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    1.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    1.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    1.797 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.125 | 0.293 |   2.446 |    2.503 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.193 | 0.153 |   2.599 |    2.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.539 | 0.524 |   3.124 |    3.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247                 | B ^ -> Y v     | MUX2X1   | 0.235 | 0.141 |   3.265 |    3.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.235 | 0.000 |   3.265 |    3.321 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.044 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.181 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.504 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.311 | 0.312 |   0.872 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.321 | 0.017 |   0.888 |    0.832 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         1.514
+ Phase Shift                   4.000
= Required Time                 3.375
- Arrival Time                  3.269
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.222 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    1.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    1.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    1.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    1.847 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.125 | 0.293 |   2.446 |    2.552 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.193 | 0.153 |   2.599 |    2.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.539 | 0.524 |   3.124 |    3.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212                 | B ^ -> Y v     | MUX2X1   | 0.240 | 0.145 |   3.269 |    3.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.240 | 0.000 |   3.269 |    3.375 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.006 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.131 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.454 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |    0.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.357 | 0.028 |   0.889 |    0.783 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.886
- Setup                         1.512
+ Phase Shift                   4.000
= Required Time                 3.374
- Arrival Time                  3.253
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.237 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    1.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    1.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    1.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    1.861 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.125 | 0.293 |   2.446 |    2.567 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.193 | 0.153 |   2.599 |    2.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.539 | 0.524 |   3.124 |    3.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | B ^ -> Y v     | MUX2X1   | 0.233 | 0.130 |   3.253 |    3.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D v            | DFFPOSX1 | 0.233 | 0.000 |   3.253 |    3.374 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.020 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.117 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.439 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.311 | 0.312 |   0.872 |    0.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.320 | 0.014 |   0.886 |    0.766 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         1.449
+ Phase Shift                   4.000
= Required Time                 3.445
- Arrival Time                  3.266
= Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.295 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    1.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    1.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    1.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    1.919 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.125 | 0.293 |   2.446 |    2.625 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.193 | 0.153 |   2.599 |    2.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.539 | 0.524 |   3.124 |    3.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178                 | B ^ -> Y v     | MUX2X1   | 0.237 | 0.143 |   3.266 |    3.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.237 | 0.000 |   3.266 |    3.445 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.078 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.059 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.381 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |    0.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.359 | 0.032 |   0.893 |    0.715 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
- Setup                         1.446
+ Phase Shift                   4.000
= Required Time                 3.442
- Arrival Time                  3.263
= Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.295 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    1.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    1.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    1.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    1.920 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.125 | 0.293 |   2.446 |    2.625 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.193 | 0.153 |   2.599 |    2.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.539 | 0.524 |   3.124 |    3.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161                 | B ^ -> Y v     | MUX2X1   | 0.236 | 0.139 |   3.263 |    3.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D v            | DFFPOSX1 | 0.236 | 0.000 |   3.263 |    3.442 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.079 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.058 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.381 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |    0.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.357 | 0.027 |   0.888 |    0.709 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         1.619
+ Phase Shift                   4.000
= Required Time                 3.274
- Arrival Time                  3.091
= Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.299 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    1.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    1.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    1.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    1.924 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.271 | 0.222 |   2.376 |    2.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   2.932 |    3.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.245 | 0.159 |   3.091 |    3.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.245 | 0.000 |   3.091 |    3.274 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.083 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.054 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.377 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    0.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.038 |   0.893 |    0.711 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         1.582
+ Phase Shift                   4.000
= Required Time                 3.314
- Arrival Time                  3.088
= Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.343 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    1.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    1.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    1.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    1.967 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.271 | 0.222 |   2.376 |    2.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   2.932 |    3.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | B ^ -> Y v     | MUX2X1   | 0.243 | 0.155 |   3.087 |    3.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.243 | 0.000 |   3.088 |    3.314 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.126 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.011 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.333 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    0.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.041 |   0.896 |    0.669 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Setup                         1.391
+ Phase Shift                   4.000
= Required Time                 3.503
- Arrival Time                  3.263
= Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.356 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    1.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    1.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    1.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    1.981 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.125 | 0.293 |   2.446 |    2.687 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.193 | 0.153 |   2.599 |    2.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.539 | 0.524 |   3.124 |    3.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144                 | B ^ -> Y v     | MUX2X1   | 0.234 | 0.139 |   3.263 |    3.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D v            | DFFPOSX1 | 0.234 | 0.000 |   3.263 |    3.503 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.140 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.003 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.319 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |    0.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.359 | 0.033 |   0.894 |    0.654 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         1.571
+ Phase Shift                   4.000
= Required Time                 3.327
- Arrival Time                  3.082
= Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.361 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    1.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    1.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    1.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    1.986 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.271 | 0.222 |   2.376 |    2.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   2.932 |    3.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.243 | 0.150 |   3.082 |    3.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.243 | 0.000 |   3.082 |    3.327 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.145 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.008 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.315 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    0.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.355 | 0.044 |   0.899 |    0.654 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Setup                         1.534
+ Phase Shift                   4.000
= Required Time                 3.357
- Arrival Time                  3.086
= Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.387 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    1.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    1.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    1.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.012 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.271 | 0.222 |   2.376 |    2.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   2.932 |    3.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.241 | 0.154 |   3.086 |    3.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.241 | 0.000 |   3.086 |    3.357 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.171 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.034 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.289 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    0.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.036 |   0.891 |    0.620 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         1.517
+ Phase Shift                   4.000
= Required Time                 3.380
- Arrival Time                  3.081
= Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.415 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    1.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    1.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    1.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.040 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.271 | 0.222 |   2.376 |    2.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   2.932 |    3.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.240 | 0.149 |   3.081 |    3.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.240 | 0.000 |   3.081 |    3.380 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.199 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.062 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.261 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    0.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.042 |   0.897 |    0.598 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         1.484
+ Phase Shift                   4.000
= Required Time                 3.412
- Arrival Time                  3.079
= Slack Time                    0.333
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.450 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    1.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    1.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    1.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.074 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.271 | 0.222 |   2.376 |    2.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   2.932 |    3.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.238 | 0.147 |   3.079 |    3.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.238 | 0.000 |   3.079 |    3.412 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.233 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.096 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.226 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    0.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.041 |   0.896 |    0.563 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
- Setup                         1.448
+ Phase Shift                   4.000
= Required Time                 3.441
- Arrival Time                  3.080
= Slack Time                    0.361
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.477 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    1.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    1.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    1.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.102 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.271 | 0.222 |   2.376 |    2.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   2.932 |    3.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.236 | 0.148 |   3.079 |    3.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.236 | 0.000 |   3.080 |    3.441 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.261 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.124 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.199 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    0.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.353 | 0.033 |   0.888 |    0.528 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         1.447
+ Phase Shift                   4.000
= Required Time                 3.451
- Arrival Time                  3.075
= Slack Time                    0.376
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.492 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    1.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    1.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    1.857 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.117 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.271 | 0.222 |   2.376 |    2.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   2.932 |    3.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.236 | 0.143 |   3.075 |    3.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.236 | 0.000 |   3.075 |    3.451 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.276 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.139 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.184 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    0.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.355 | 0.043 |   0.898 |    0.523 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         1.124
+ Phase Shift                   4.000
= Required Time                 3.766
- Arrival Time                  2.924
= Slack Time                    0.842
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.958 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    2.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.583 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    2.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.172 | 0.142 |   2.296 |    3.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.461 | 0.491 |   2.787 |    3.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | B ^ -> Y v     | MUX2X1   | 0.215 | 0.137 |   2.924 |    3.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D v            | DFFPOSX1 | 0.215 | 0.000 |   2.924 |    3.766 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.742 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.605 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.282 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.311 | 0.312 |   0.872 |    0.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.322 | 0.018 |   0.890 |    0.048 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.871
- Setup                         1.097
+ Phase Shift                   4.000
= Required Time                 3.774
- Arrival Time                  2.922
= Slack Time                    0.852
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.969 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    2.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.593 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.172 | 0.142 |   2.296 |    3.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.461 | 0.491 |   2.787 |    3.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | B ^ -> Y v     | MUX2X1   | 0.212 | 0.135 |   2.922 |    3.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D v            | DFFPOSX1 | 0.212 | 0.000 |   2.922 |    3.774 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.752 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.615 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.293 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.292 | 0.284 |   0.843 |   -0.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.305 | 0.028 |   0.871 |    0.019 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
- Setup                         1.095
+ Phase Shift                   4.000
= Required Time                 3.792
- Arrival Time                  2.924
= Slack Time                    0.868
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.985 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    2.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.609 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.172 | 0.142 |   2.296 |    3.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.461 | 0.491 |   2.787 |    3.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142               | B ^ -> Y v     | MUX2X1   | 0.213 | 0.136 |   2.923 |    3.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D v            | DFFPOSX1 | 0.213 | 0.000 |   2.924 |    3.792 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.768 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.631 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.309 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.311 | 0.312 |   0.872 |    0.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.321 | 0.016 |   0.888 |    0.019 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
- Setup                         1.079
+ Phase Shift                   4.000
= Required Time                 3.810
- Arrival Time                  2.930
= Slack Time                    0.880
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.996 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.621 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.172 | 0.142 |   2.296 |    3.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.461 | 0.491 |   2.787 |    3.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210               | B ^ -> Y v     | MUX2X1   | 0.216 | 0.142 |   2.929 |    3.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D v            | DFFPOSX1 | 0.216 | 0.000 |   2.930 |    3.810 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.780 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.643 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.321 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |   -0.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.352 | 0.033 |   0.888 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
- Setup                         0.392
+ Phase Shift                   4.000
= Required Time                 4.495
- Arrival Time                  3.606
= Slack Time                    0.889
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.005 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    2.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.125 | 0.293 |   2.446 |    3.335 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | B v -> Y v     | AND2X2   | 0.078 | 0.217 |   2.663 |    3.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | B v -> Y v     | OR2X2    | 0.542 | 0.526 |   3.190 |    4.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195                 | B v -> Y ^     | MUX2X1   | 0.245 | 0.201 |   3.391 |    4.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSC120_n134       | A ^ -> Y ^     | BUFX2    | 0.083 | 0.215 |   3.606 |    4.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D ^            | DFFPOSX1 | 0.083 | 0.001 |   3.606 |    4.495 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.789 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.652 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.329 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.311 | 0.312 |   0.872 |   -0.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.321 | 0.015 |   0.887 |   -0.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.872
- Setup                         1.054
+ Phase Shift                   4.000
= Required Time                 3.818
- Arrival Time                  2.926
= Slack Time                    0.892
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.008 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.172 | 0.142 |   2.296 |    3.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.461 | 0.491 |   2.787 |    3.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | B ^ -> Y v     | MUX2X1   | 0.214 | 0.139 |   2.926 |    3.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D v            | DFFPOSX1 | 0.214 | 0.000 |   2.926 |    3.818 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.792 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.655 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.332 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |   -0.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.343 | 0.017 |   0.872 |   -0.020 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         1.034
+ Phase Shift                   4.000
= Required Time                 3.848
- Arrival Time                  2.917
= Slack Time                    0.931
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.047 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    2.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.672 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.172 | 0.142 |   2.296 |    3.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.461 | 0.491 |   2.787 |    3.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193               | B ^ -> Y v     | MUX2X1   | 0.210 | 0.130 |   2.917 |    3.848 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.210 | 0.000 |   2.917 |    3.848 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.831 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.694 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.372 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.311 | 0.312 |   0.872 |   -0.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.319 | 0.010 |   0.882 |   -0.049 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
- Setup                         0.114
+ Phase Shift                   4.000
= Required Time                 4.770
- Arrival Time                  3.792
= Slack Time                    0.978
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                 | write_enable v |         | 0.162 |       |   1.116 |    2.094 | 
     | U18                                             | YPAD v -> DI v | PADINC  | 0.046 | 0.147 |   1.263 |    2.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                   | A v -> Y ^     | INVX8   | 0.087 | 0.078 |   1.341 |    2.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                   | B ^ -> Y v     | NOR2X1  | 0.174 | 0.141 |   1.481 |    2.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo | A v -> Y v     | BUFX4   | 0.124 | 0.260 |   1.741 |    2.719 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo     | A v -> Y v     | BUFX4   | 0.345 | 0.413 |   2.154 |    3.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U21              | B v -> Y v     | XOR2X1  | 0.299 | 0.362 |   2.516 |    3.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U15              | B v -> Y ^     | XOR2X1  | 0.438 | 0.409 |   2.925 |    3.902 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U26                   | B ^ -> Y v     | XNOR2X1 | 0.139 | 0.246 |   3.171 |    4.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_158_0           | B v -> Y v     | AND2X2  | 0.080 | 0.224 |   3.395 |    4.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_157_0           | A v -> Y v     | AND2X2  | 0.067 | 0.175 |   3.570 |    4.548 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_156_0           | B v -> Y v     | AND2X2  | 0.106 | 0.221 |   3.791 |    4.769 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg       | D v            | DFFSR   | 0.106 | 0.001 |   3.792 |    4.770 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -0.878 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.137 |   0.237 |   -0.740 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.405 | 0.323 |   0.560 |   -0.418 | 
     | nclk__L2_I6                               | A v -> Y ^     | INVX8  | 0.303 | 0.311 |   0.871 |   -0.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.314 | 0.014 |   0.884 |   -0.093 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         0.974
+ Phase Shift                   4.000
= Required Time                 3.915
- Arrival Time                  2.921
= Slack Time                    0.994
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.110 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    2.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.735 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.172 | 0.142 |   2.296 |    3.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.461 | 0.491 |   2.787 |    3.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176               | B ^ -> Y v     | MUX2X1   | 0.211 | 0.133 |   2.920 |    3.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D v            | DFFPOSX1 | 0.211 | 0.000 |   2.921 |    3.915 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.894 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.757 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.434 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |   -0.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.353 | 0.034 |   0.889 |   -0.105 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         0.410
+ Phase Shift                   4.000
= Required Time                 4.483
- Arrival Time                  3.308
= Slack Time                    1.175
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.291 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    2.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.916 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.235 | 0.378 |   2.532 |    3.706 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.177 | 0.279 |   2.811 |    3.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.233 | 0.343 |   3.153 |    4.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275                 | B v -> Y ^     | MUX2X1   | 0.166 | 0.155 |   3.308 |    4.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D ^            | DFFPOSX1 | 0.166 | 0.000 |   3.308 |    4.483 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.075 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.938 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.615 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |   -0.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.357 | 0.029 |   0.893 |   -0.282 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.892
- Setup                         0.409
+ Phase Shift                   4.000
= Required Time                 4.483
- Arrival Time                  3.306
= Slack Time                    1.177
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.293 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.918 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.235 | 0.378 |   2.532 |    3.708 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.177 | 0.279 |   2.810 |    3.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.233 | 0.343 |   3.153 |    4.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B v -> Y ^     | MUX2X1   | 0.163 | 0.153 |   3.306 |    4.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   3.306 |    4.483 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.077 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.940 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.617 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |   -0.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.357 | 0.028 |   0.892 |   -0.285 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         0.413
+ Phase Shift                   4.000
= Required Time                 4.486
- Arrival Time                  3.304
= Slack Time                    1.182
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.298 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.922 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.235 | 0.378 |   2.532 |    3.713 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.137 | 0.251 |   2.782 |    3.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.269 | 0.350 |   3.132 |    4.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232                 | B v -> Y ^     | MUX2X1   | 0.181 | 0.171 |   3.304 |    4.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D ^            | DFFPOSX1 | 0.181 | 0.000 |   3.304 |    4.486 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.082 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.944 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.622 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |   -0.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.360 | 0.037 |   0.898 |   -0.283 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
- Setup                         0.413
+ Phase Shift                   4.000
= Required Time                 4.491
- Arrival Time                  3.310
= Slack Time                    1.182
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.298 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    2.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.923 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.235 | 0.378 |   2.532 |    3.713 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.137 | 0.251 |   2.782 |    3.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.269 | 0.350 |   3.132 |    4.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163                 | B v -> Y ^     | MUX2X1   | 0.183 | 0.177 |   3.309 |    4.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D ^            | DFFPOSX1 | 0.183 | 0.000 |   3.310 |    4.491 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.082 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.944 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.622 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |   -0.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.361 | 0.043 |   0.904 |   -0.277 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         0.412
+ Phase Shift                   4.000
= Required Time                 4.484
- Arrival Time                  3.302
= Slack Time                    1.182
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.298 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.923 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.235 | 0.378 |   2.532 |    3.714 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.137 | 0.251 |   2.782 |    3.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.269 | 0.350 |   3.132 |    4.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146                 | B v -> Y ^     | MUX2X1   | 0.181 | 0.170 |   3.302 |    4.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D ^            | DFFPOSX1 | 0.181 | 0.000 |   3.302 |    4.484 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.082 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.945 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.623 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |   -0.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.360 | 0.036 |   0.897 |   -0.285 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Setup                         0.413
+ Phase Shift                   4.000
= Required Time                 4.490
- Arrival Time                  3.306
= Slack Time                    1.185
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.301 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.926 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.235 | 0.378 |   2.532 |    3.716 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.137 | 0.251 |   2.782 |    3.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.269 | 0.350 |   3.132 |    4.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | B v -> Y ^     | MUX2X1   | 0.179 | 0.173 |   3.305 |    4.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D ^            | DFFPOSX1 | 0.179 | 0.000 |   3.306 |    4.490 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.085 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.948 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.625 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |   -0.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.361 | 0.042 |   0.903 |   -0.281 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
- Setup                         0.412
+ Phase Shift                   4.000
= Required Time                 4.496
- Arrival Time                  3.308
= Slack Time                    1.188
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.304 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    2.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.929 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.235 | 0.378 |   2.532 |    3.719 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.177 | 0.279 |   2.811 |    3.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.233 | 0.343 |   3.153 |    4.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199                 | B v -> Y ^     | MUX2X1   | 0.167 | 0.154 |   3.307 |    4.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D ^            | DFFPOSX1 | 0.167 | 0.000 |   3.308 |    4.496 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.088 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.951 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.628 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |   -0.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.361 | 0.043 |   0.907 |   -0.280 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.892
- Setup                         0.411
+ Phase Shift                   4.000
= Required Time                 4.481
- Arrival Time                  3.292
= Slack Time                    1.190
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.306 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    2.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.931 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.235 | 0.378 |   2.532 |    3.721 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.137 | 0.251 |   2.782 |    3.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.269 | 0.350 |   3.132 |    4.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249                 | B v -> Y ^     | MUX2X1   | 0.170 | 0.159 |   3.292 |    4.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.292 |    4.481 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.090 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.952 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.630 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |   -0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.359 | 0.031 |   0.892 |   -0.297 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
- Setup                         0.412
+ Phase Shift                   4.000
= Required Time                 4.493
- Arrival Time                  3.301
= Slack Time                    1.191
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.307 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.932 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.235 | 0.378 |   2.532 |    3.723 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.137 | 0.251 |   2.782 |    3.973 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.269 | 0.350 |   3.132 |    4.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197                 | B v -> Y ^     | MUX2X1   | 0.174 | 0.168 |   3.301 |    4.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D ^            | DFFPOSX1 | 0.174 | 0.000 |   3.301 |    4.493 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.091 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.954 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.632 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |   -0.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.361 | 0.044 |   0.905 |   -0.286 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
- Setup                         0.411
+ Phase Shift                   4.000
= Required Time                 4.497
- Arrival Time                  3.305
= Slack Time                    1.192
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.308 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    2.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.933 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.235 | 0.378 |   2.532 |    3.723 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.177 | 0.279 |   2.811 |    4.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.233 | 0.343 |   3.153 |    4.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182                 | B v -> Y ^     | MUX2X1   | 0.163 | 0.151 |   3.304 |    4.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   3.305 |    4.497 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.092 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.955 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.632 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |   -0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.361 | 0.044 |   0.908 |   -0.284 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
- Setup                         0.412
+ Phase Shift                   4.000
= Required Time                 4.500
- Arrival Time                  3.307
= Slack Time                    1.192
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.309 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    2.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.933 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.235 | 0.378 |   2.532 |    3.724 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.177 | 0.279 |   2.811 |    4.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.233 | 0.343 |   3.153 |    4.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148                 | B v -> Y ^     | MUX2X1   | 0.165 | 0.154 |   3.307 |    4.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D ^            | DFFPOSX1 | 0.165 | 0.000 |   3.307 |    4.500 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.092 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.955 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.633 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |   -0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.361 | 0.047 |   0.911 |   -0.281 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.909
- Setup                         0.411
+ Phase Shift                   4.000
= Required Time                 4.497
- Arrival Time                  3.303
= Slack Time                    1.194
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.310 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.935 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.235 | 0.378 |   2.532 |    3.726 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.177 | 0.279 |   2.811 |    4.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.233 | 0.343 |   3.153 |    4.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216                 | B v -> Y ^     | MUX2X1   | 0.163 | 0.150 |   3.303 |    4.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   3.303 |    4.497 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.094 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.957 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.634 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |   -0.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.361 | 0.045 |   0.909 |   -0.285 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Setup                         0.410
+ Phase Shift                   4.000
= Required Time                 4.493
- Arrival Time                  3.298
= Slack Time                    1.195
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.311 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.936 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.235 | 0.378 |   2.532 |    3.727 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.177 | 0.279 |   2.810 |    4.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.233 | 0.343 |   3.153 |    4.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165                 | B v -> Y ^     | MUX2X1   | 0.156 | 0.145 |   3.298 |    4.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D ^            | DFFPOSX1 | 0.156 | 0.000 |   3.298 |    4.493 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.095 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.958 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.636 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |   -0.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.361 | 0.039 |   0.903 |   -0.292 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
- Setup                         0.413
+ Phase Shift                   4.000
= Required Time                 4.499
- Arrival Time                  3.301
= Slack Time                    1.198
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.314 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    2.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.939 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.235 | 0.378 |   2.532 |    3.729 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.137 | 0.251 |   2.782 |    3.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.269 | 0.350 |   3.132 |    4.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | B v -> Y ^     | MUX2X1   | 0.176 | 0.168 |   3.301 |    4.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D ^            | DFFPOSX1 | 0.176 | 0.000 |   3.301 |    4.499 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.098 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.960 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.638 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |   -0.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.361 | 0.047 |   0.911 |   -0.286 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         0.411
+ Phase Shift                   4.000
= Required Time                 4.487
- Arrival Time                  3.281
= Slack Time                    1.206
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.322 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.947 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.235 | 0.378 |   2.532 |    3.738 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.137 | 0.251 |   2.782 |    3.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.269 | 0.350 |   3.132 |    4.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B v -> Y ^     | MUX2X1   | 0.165 | 0.148 |   3.280 |    4.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D ^            | DFFPOSX1 | 0.165 | 0.000 |   3.281 |    4.487 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.106 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.969 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.646 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |   -0.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.360 | 0.037 |   0.898 |   -0.308 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.857
- Setup                         0.382
+ Phase Shift                   4.000
= Required Time                 4.474
- Arrival Time                  3.249
= Slack Time                    1.225
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.342 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.966 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.171 | 0.338 |   2.492 |    3.718 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.144 | 0.237 |   2.729 |    3.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.266 | 0.356 |   3.085 |    4.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150                 | B v -> Y ^     | MUX2X1   | 0.178 | 0.163 |   3.249 |    4.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D ^            | DFFPOSX1 | 0.178 | 0.000 |   3.249 |    4.474 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.125 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.988 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.666 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.292 | 0.284 |   0.843 |   -0.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.302 | 0.013 |   0.857 |   -0.369 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
- Setup                         0.384
+ Phase Shift                   4.000
= Required Time                 4.486
- Arrival Time                  3.244
= Slack Time                    1.241
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.358 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.982 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.171 | 0.338 |   2.492 |    3.734 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.144 | 0.237 |   2.729 |    3.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.266 | 0.356 |   3.085 |    4.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201                 | B v -> Y ^     | MUX2X1   | 0.170 | 0.158 |   3.244 |    4.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.244 |    4.486 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.141 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -1.004 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.682 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.292 | 0.284 |   0.843 |   -0.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.305 | 0.026 |   0.869 |   -0.372 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.866
- Setup                         0.384
+ Phase Shift                   4.000
= Required Time                 4.482
- Arrival Time                  3.240
= Slack Time                    1.242
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.358 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.983 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.171 | 0.338 |   2.492 |    3.734 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.144 | 0.237 |   2.729 |    3.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.266 | 0.356 |   3.085 |    4.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184                 | B v -> Y ^     | MUX2X1   | 0.170 | 0.155 |   3.240 |    4.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.240 |    4.482 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.142 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -1.005 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.682 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.292 | 0.284 |   0.843 |   -0.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.305 | 0.023 |   0.866 |   -0.376 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
- Setup                         0.413
+ Phase Shift                   4.000
= Required Time                 4.487
- Arrival Time                  3.245
= Slack Time                    1.243
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.359 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.984 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.171 | 0.338 |   2.492 |    3.735 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.144 | 0.237 |   2.729 |    3.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.266 | 0.356 |   3.085 |    4.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167                 | B v -> Y ^     | MUX2X1   | 0.171 | 0.159 |   3.244 |    4.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D ^            | DFFPOSX1 | 0.171 | 0.000 |   3.245 |    4.487 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.143 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -1.005 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.683 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.333 | 0.312 |   0.871 |   -0.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.363 | 0.030 |   0.901 |   -0.342 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.867
- Setup                         0.384
+ Phase Shift                   4.000
= Required Time                 4.483
- Arrival Time                  3.240
= Slack Time                    1.243
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.359 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.984 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.171 | 0.338 |   2.492 |    3.735 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.144 | 0.237 |   2.729 |    3.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.266 | 0.356 |   3.085 |    4.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218                 | B v -> Y ^     | MUX2X1   | 0.174 | 0.155 |   3.240 |    4.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D ^            | DFFPOSX1 | 0.174 | 0.000 |   3.240 |    4.483 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.143 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -1.006 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.683 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.292 | 0.284 |   0.843 |   -0.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.305 | 0.024 |   0.867 |   -0.376 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
- Setup                         0.388
+ Phase Shift                   4.000
= Required Time                 4.496
- Arrival Time                  3.249
= Slack Time                    1.247
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.363 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.988 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.171 | 0.338 |   2.492 |    3.739 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.144 | 0.237 |   2.729 |    3.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.266 | 0.356 |   3.085 |    4.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | B v -> Y ^     | MUX2X1   | 0.177 | 0.163 |   3.249 |    4.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D ^            | DFFPOSX1 | 0.177 | 0.000 |   3.249 |    4.496 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.147 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -1.010 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.687 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |   -0.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.313 | 0.014 |   0.884 |   -0.363 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.881
- Setup                         0.391
+ Phase Shift                   4.000
= Required Time                 4.490
- Arrival Time                  3.240
= Slack Time                    1.250
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.366 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.482 |    2.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.991 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.171 | 0.338 |   2.492 |    3.742 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.144 | 0.237 |   2.729 |    3.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.266 | 0.356 |   3.085 |    4.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253                 | B v -> Y ^     | MUX2X1   | 0.170 | 0.155 |   3.240 |    4.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.240 |    4.490 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.150 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -1.013 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.690 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.311 | 0.312 |   0.872 |   -0.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.318 | 0.009 |   0.881 |   -0.369 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         0.409
+ Phase Shift                   4.000
= Required Time                 4.490
- Arrival Time                  3.239
= Slack Time                    1.251
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.367 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.992 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.171 | 0.338 |   2.492 |    3.743 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y v     | MUX2X1   | 0.134 | 0.231 |   2.723 |    3.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184       | A v -> Y v     | BUFX4    | 0.262 | 0.345 |   3.068 |    4.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186                 | B v -> Y ^     | MUX2X1   | 0.178 | 0.171 |   3.238 |    4.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D ^            | DFFPOSX1 | 0.178 | 0.000 |   3.239 |    4.490 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.151 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -1.014 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.691 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |   -0.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.355 | 0.044 |   0.899 |   -0.352 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
- Setup                         0.389
+ Phase Shift                   4.000
= Required Time                 4.497
- Arrival Time                  3.242
= Slack Time                    1.255
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.371 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.996 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.171 | 0.338 |   2.492 |    3.747 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.144 | 0.237 |   2.729 |    3.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.266 | 0.356 |   3.085 |    4.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | B v -> Y ^     | MUX2X1   | 0.169 | 0.156 |   3.241 |    4.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D ^            | DFFPOSX1 | 0.169 | 0.000 |   3.242 |    4.497 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.155 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -1.018 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.696 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |   -0.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.314 | 0.015 |   0.885 |   -0.370 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         0.383
+ Phase Shift                   4.000
= Required Time                 4.499
- Arrival Time                  3.243
= Slack Time                    1.256
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.372 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    2.997 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.171 | 0.338 |   2.492 |    3.748 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y v     | MUX2X1   | 0.134 | 0.231 |   2.723 |    3.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184       | A v -> Y v     | BUFX4    | 0.262 | 0.345 |   3.068 |    4.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238                 | B v -> Y ^     | MUX2X1   | 0.188 | 0.175 |   3.242 |    4.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D ^            | DFFPOSX1 | 0.188 | 0.001 |   3.243 |    4.499 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.156 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -1.019 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.696 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.292 | 0.284 |   0.843 |   -0.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.304 | 0.038 |   0.882 |   -0.374 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.875
- Setup                         0.384
+ Phase Shift                   4.000
= Required Time                 4.491
- Arrival Time                  3.229
= Slack Time                    1.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.379 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.046 | 0.147 |   1.263 |    2.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.087 | 0.078 |   1.341 |    2.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.174 | 0.141 |   1.481 |    2.744 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.124 | 0.260 |   1.741 |    3.003 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.345 | 0.413 |   2.154 |    3.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.171 | 0.338 |   2.492 |    3.755 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y v     | MUX2X1   | 0.134 | 0.231 |   2.723 |    3.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184       | A v -> Y v     | BUFX4    | 0.262 | 0.345 |   3.068 |    4.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256                 | B v -> Y ^     | MUX2X1   | 0.166 | 0.161 |   3.229 |    4.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D ^            | DFFPOSX1 | 0.166 | 0.000 |   3.229 |    4.491 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.162 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -1.025 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.703 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.292 | 0.284 |   0.843 |   -0.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.305 | 0.032 |   0.875 |   -0.387 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

