{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570411621864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570411621879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 19:27:01 2019 " "Processing started: Sun Oct 06 19:27:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570411621879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411621879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off designblock2 -c designblock2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off designblock2 -c designblock2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411621879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570411623110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570411623110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 1/design_block_2/verilog/print7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 1/design_block_2/verilog/print7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 print7seg " "Found entity 1: print7seg" {  } { { "../../Verilog/print7seg.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/print7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570411642974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411642974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 1/design_block_2/verilog/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 1/design_block_2/verilog/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../Verilog/full_adder.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570411642993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411642993 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final designblock2.v(10) " "Verilog HDL Declaration warning at designblock2.v(10): \"final\" is SystemVerilog-2005 keyword" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1570411643002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 1/design_block_2/verilog/designblock2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 1/design_block_2/verilog/designblock2.v" { { "Info" "ISGN_ENTITY_NAME" "1 designblock2 " "Found entity 1: designblock2" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570411643007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411643007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "designblock2 " "Elaborating entity \"designblock2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570411643071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 designblock2.v(28) " "Verilog HDL assignment warning at designblock2.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411643075 "|designblock2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 designblock2.v(32) " "Verilog HDL assignment warning at designblock2.v(32): truncated value with size 32 to match size of target (4)" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411643075 "|designblock2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 designblock2.v(33) " "Verilog HDL assignment warning at designblock2.v(33): truncated value with size 32 to match size of target (4)" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411643075 "|designblock2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 designblock2.v(34) " "Verilog HDL assignment warning at designblock2.v(34): truncated value with size 32 to match size of target (4)" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411643075 "|designblock2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:U0 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:U0\"" {  } { { "../../Verilog/designblock2.v" "U0" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570411643080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print7seg print7seg:U4 " "Elaborating entity \"print7seg\" for hierarchy \"print7seg:U4\"" {  } { { "../../Verilog/designblock2.v" "U4" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570411643098 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411643711 "|designblock2|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570411643711 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570411643814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570411644461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570411644461 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_2/Verilog/designblock2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570411644530 "|designblock2|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570411644530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570411644530 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570411644530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570411644530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570411644530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570411644558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 06 19:27:24 2019 " "Processing ended: Sun Oct 06 19:27:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570411644558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570411644558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570411644558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411644558 ""}
