#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Mar 21 14:32:52 2025
# Process ID         : 27843
# Current directory  : /home/cesare/ASDI/1/1.3/project_1.3
# Command line       : vivado project_1.3.xpr
# Log file           : /home/cesare/ASDI/1/1.3/project_1.3/vivado.log
# Journal file       : /home/cesare/ASDI/1/1.3/project_1.3/vivado.jou
# Running On         : cesare-desktop
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 7600X 6-Core Processor
# CPU Frequency      : 400.000 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 32792 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41382 MB
# Available Virtual  : 34100 MB
#-----------------------------------------------------------
start_gui
open_project project_1.3.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/cesare/ASDI/1/1.3/project_1.3/project_1.3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
remove_files  -fileset constrs_1 /home/cesare/ASDI/digilent-xdc-master/Nexys-A7-100T-Master.xdc
add_files -norecurse {/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd /home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd /home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd /home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse /home/cesare/ASDI/1/1.3/project_1.3/Nexys-A7-100T-Master.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Mar 21 14:35:12 2025] Launched synth_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/synth_1/runme.log
[Fri Mar 21 14:35:12 2025] Launched impl_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Mar 21 14:36:31 2025] Launched synth_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/synth_1/runme.log
[Fri Mar 21 14:36:31 2025] Launched impl_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/synth_1/net_16_4_fpga.dcp to /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Mar 21 14:38:32 2025] Launched synth_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/synth_1/runme.log
[Fri Mar 21 14:38:33 2025] Launched impl_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/impl_1/runme.log
add_files -norecurse /home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Mar 21 14:39:40 2025] Launched impl_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 6
[Fri Mar 21 14:40:07 2025] Launched impl_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/impl_1/runme.log
add_files -norecurse /home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
reset_run impl_1
launch_runs impl_1 -jobs 6
[Fri Mar 21 14:41:29 2025] Launched impl_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/impl_1/runme.log
add_files -norecurse /home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd
WARNING: [filemgmt 56-12] File '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse /home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd
WARNING: [filemgmt 56-12] File '/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd' cannot be added to the project because it already exists in the project, skipping this file
reset_run impl_1
launch_runs impl_1 -jobs 6
[Fri Mar 21 14:43:25 2025] Launched impl_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: net_16_4_fpga
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31836
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 8606.344 ; gain = 442.891 ; free physical = 16612 ; free virtual = 30587
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input' is neither a static name nor a globally static expression [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:87]
INFO: [Synth 8-638] synthesizing module 'net_16_4_fpga' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:46]
INFO: [Synth 8-3491] module 'switch_8_capture' declared at '/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:34' bound to instance 'switch_0' of component 'switch_8_capture' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:70]
INFO: [Synth 8-638] synthesizing module 'switch_8_capture' [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'switch_8_capture' (0#1) [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:45]
INFO: [Synth 8-3491] module 'switch_8_capture' declared at '/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:34' bound to instance 'switch_1' of component 'switch_8_capture' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:78]
INFO: [Synth 8-3491] module 'net_16_4' declared at '/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:34' bound to instance 'net' of component 'net_16_4' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:86]
INFO: [Synth 8-638] synthesizing module 'net_16_4' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:42]
INFO: [Synth 8-3491] module 'mux_16_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:34' bound to instance 'mux0' of component 'mux_16_1' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mux_16_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:45]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux0' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (0#1) [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:46]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux1' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:75]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux2' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:85]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux3' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:95]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux4' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'mux_16_1' (0#1) [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:45]
INFO: [Synth 8-3491] module 'demux_1_4' declared at '/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd:34' bound to instance 'demux0' of component 'demux_1_4' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:74]
INFO: [Synth 8-638] synthesizing module 'demux_1_4' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'demux_1_4' (0#1) [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'net_16_4' (0#1) [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'net_16_4_fpga' (0#1) [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8673.344 ; gain = 509.891 ; free physical = 16611 ; free virtual = 30587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8685.219 ; gain = 521.766 ; free physical = 16611 ; free virtual = 30587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8685.219 ; gain = 521.766 ; free physical = 16611 ; free virtual = 30587
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8685.227 ; gain = 0.000 ; free physical = 16611 ; free virtual = 30587
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cesare/ASDI/1/1.3/project_1.3/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/cesare/ASDI/1/1.3/project_1.3/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8812.992 ; gain = 0.000 ; free physical = 16666 ; free virtual = 30641
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 9012.059 ; gain = 848.605 ; free physical = 16549 ; free virtual = 30524
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9012.059 ; gain = 1017.918 ; free physical = 16549 ; free virtual = 30524
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1949.001; main = 1949.001; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9002.062; main = 9002.062; forked = 0.000
synth_design -top net_16_4_fpga -part xc7a100tcsg324-1 -lint 
Command: synth_design -top net_16_4_fpga -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9112.078 ; gain = 94.844 ; free physical = 16906 ; free virtual = 30881
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-9112] actual for formal port 'input' is neither a static name nor a globally static expression [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:87]
INFO: [Synth 8-638] synthesizing module 'net_16_4_fpga' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:46]
INFO: [Synth 8-3491] module 'switch_8_capture' declared at '/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:34' bound to instance 'switch_0' of component 'switch_8_capture' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:70]
INFO: [Synth 8-638] synthesizing module 'switch_8_capture' [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'switch_8_capture' (1#1) [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:45]
INFO: [Synth 8-3491] module 'switch_8_capture' declared at '/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:34' bound to instance 'switch_1' of component 'switch_8_capture' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:78]
INFO: [Synth 8-3491] module 'net_16_4' declared at '/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:34' bound to instance 'net' of component 'net_16_4' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:86]
INFO: [Synth 8-638] synthesizing module 'net_16_4' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:42]
INFO: [Synth 8-3491] module 'mux_16_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:34' bound to instance 'mux0' of component 'mux_16_1' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mux_16_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:45]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux0' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (2#1) [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:46]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux1' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:75]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux2' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:85]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux3' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:95]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux4' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'mux_16_1' (3#1) [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:45]
INFO: [Synth 8-3491] module 'demux_1_4' declared at '/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd:34' bound to instance 'demux0' of component 'demux_1_4' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:74]
INFO: [Synth 8-638] synthesizing module 'demux_1_4' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'demux_1_4' (4#1) [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'net_16_4' (5#1) [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'net_16_4_fpga' (6#1) [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9192.047 ; gain = 174.812 ; free physical = 16811 ; free virtual = 30787
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Mar 21 14:44:29 2025
| Host         : cesare-desktop running 64-bit Ubuntu 24.04.2 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+------------------+--------------+----------+
| Rule ID | Severity         | # Violations | # Waived |
+---------+------------------+--------------+----------+
| INFER-1 | CRITICAL WARNING | 1            | 0        |
+---------+------------------+--------------+----------+


CRITICAL WARNING: [Synth 37-88] [INFER-1]Inferred latch found for y_reg. 
RTL Name 'y_reg', Hierarchy 'demux_1_4', File '/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd', Line 48.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9195.016 ; gain = 177.781 ; free physical = 16810 ; free virtual = 30785
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.srcs/utils_1/imports/synth_1/net_16_4_fpga.dcp with file /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/synth_1/net_16_4_fpga.dcp
launch_runs synth_1 -jobs 6
[Fri Mar 21 14:44:46 2025] Launched synth_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
launch_runs impl_1 -jobs 6
[Fri Mar 21 14:45:20 2025] Launched impl_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9219.016 ; gain = 0.000 ; free physical = 15277 ; free virtual = 29283
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9219.016 ; gain = 0.000 ; free physical = 15288 ; free virtual = 29294
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9362.727 ; gain = 0.000 ; free physical = 16838 ; free virtual = 30844
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9362.727 ; gain = 0.000 ; free physical = 16838 ; free virtual = 30844
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9362.727 ; gain = 0.000 ; free physical = 16838 ; free virtual = 30844
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9362.727 ; gain = 0.000 ; free physical = 16838 ; free virtual = 30844
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9362.727 ; gain = 0.000 ; free physical = 16838 ; free virtual = 30844
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9362.727 ; gain = 0.000 ; free physical = 16838 ; free virtual = 30844
Restored from archive | CPU: 0.010000 secs | Memory: 0.086746 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9362.727 ; gain = 0.000 ; free physical = 16838 ; free virtual = 30844
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9362.727 ; gain = 0.000 ; free physical = 16838 ; free virtual = 30844
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9452.004 ; gain = 0.000 ; free physical = 16735 ; free virtual = 30742
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cesare/ASDI/1/1.3/project_1.3/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/cesare/ASDI/1/1.3/project_1.3/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9464.020 ; gain = 0.000 ; free physical = 16734 ; free virtual = 30741
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: net_16_4_fpga
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9518.031 ; gain = 0.000 ; free physical = 16468 ; free virtual = 30475
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input' is neither a static name nor a globally static expression [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:87]
INFO: [Synth 8-638] synthesizing module 'net_16_4_fpga' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:46]
INFO: [Synth 8-3491] module 'switch_8_capture' declared at '/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:34' bound to instance 'switch_0' of component 'switch_8_capture' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:70]
INFO: [Synth 8-638] synthesizing module 'switch_8_capture' [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'switch_8_capture' (0#1) [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:45]
INFO: [Synth 8-3491] module 'switch_8_capture' declared at '/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:34' bound to instance 'switch_1' of component 'switch_8_capture' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:78]
INFO: [Synth 8-3491] module 'net_16_4' declared at '/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:34' bound to instance 'net' of component 'net_16_4' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:86]
INFO: [Synth 8-638] synthesizing module 'net_16_4' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:42]
INFO: [Synth 8-3491] module 'mux_16_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:34' bound to instance 'mux0' of component 'mux_16_1' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mux_16_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:45]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux0' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (0#1) [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:46]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux1' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:75]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux2' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:85]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux3' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:95]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux4' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'mux_16_1' (0#1) [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:45]
INFO: [Synth 8-3491] module 'demux_1_4' declared at '/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd:34' bound to instance 'demux0' of component 'demux_1_4' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:74]
INFO: [Synth 8-638] synthesizing module 'demux_1_4' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'demux_1_4' (0#1) [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'net_16_4' (0#1) [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'net_16_4_fpga' (0#1) [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9574.836 ; gain = 56.805 ; free physical = 16384 ; free virtual = 30391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9574.836 ; gain = 56.805 ; free physical = 16384 ; free virtual = 30391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9574.836 ; gain = 56.805 ; free physical = 16384 ; free virtual = 30391
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9574.844 ; gain = 0.000 ; free physical = 16384 ; free virtual = 30391
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cesare/ASDI/1/1.3/project_1.3/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/cesare/ASDI/1/1.3/project_1.3/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9619.648 ; gain = 0.000 ; free physical = 16505 ; free virtual = 30512
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 9636.656 ; gain = 118.625 ; free physical = 16505 ; free virtual = 30511
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
current_design synth_1
reset_run impl_1
launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9637.660 ; gain = 0.000 ; free physical = 16647 ; free virtual = 30652
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9637.660 ; gain = 0.000 ; free physical = 16647 ; free virtual = 30652
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9637.660 ; gain = 0.000 ; free physical = 16647 ; free virtual = 30652
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9637.660 ; gain = 0.000 ; free physical = 16647 ; free virtual = 30652
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9637.660 ; gain = 0.000 ; free physical = 16647 ; free virtual = 30652
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9637.660 ; gain = 0.000 ; free physical = 16646 ; free virtual = 30652
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9637.660 ; gain = 0.000 ; free physical = 16646 ; free virtual = 30652
[Fri Mar 21 14:46:44 2025] Launched impl_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Mar 21 14:47:12 2025] Launched impl_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9659.656 ; gain = 0.000 ; free physical = 16594 ; free virtual = 30609
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9659.656 ; gain = 0.000 ; free physical = 16600 ; free virtual = 30615
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9725.137 ; gain = 0.000 ; free physical = 16573 ; free virtual = 30588
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9725.137 ; gain = 0.000 ; free physical = 16573 ; free virtual = 30588
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9725.137 ; gain = 0.000 ; free physical = 16573 ; free virtual = 30588
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9725.137 ; gain = 0.000 ; free physical = 16573 ; free virtual = 30588
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9725.137 ; gain = 0.000 ; free physical = 16573 ; free virtual = 30588
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9725.137 ; gain = 0.000 ; free physical = 16573 ; free virtual = 30588
Restored from archive | CPU: 0.010000 secs | Memory: 0.067352 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9725.137 ; gain = 0.000 ; free physical = 16573 ; free virtual = 30588
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9725.137 ; gain = 0.000 ; free physical = 16573 ; free virtual = 30588
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.srcs/utils_1/imports/synth_1/net_16_4_fpga.dcp with file /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/synth_1/net_16_4_fpga.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Mar 21 14:49:45 2025] Launched synth_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/synth_1/runme.log
[Fri Mar 21 14:49:45 2025] Launched impl_1...
Run output will be captured here: /home/cesare/ASDI/1/1.3/project_1.3/project_1.3.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:]
close_design
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9760.934 ; gain = 9.984 ; free physical = 14985 ; free virtual = 28996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'net_16_4_fpga' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:46]
INFO: [Synth 8-3491] module 'switch_8_capture' declared at '/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:34' bound to instance 'switch_0' of component 'switch_8_capture' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:71]
INFO: [Synth 8-638] synthesizing module 'switch_8_capture' [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'switch_8_capture' (0#1) [/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:45]
INFO: [Synth 8-3491] module 'switch_8_capture' declared at '/home/cesare/ASDI/1/1.3/project_1.3/switch_8_capture.vhd:34' bound to instance 'switch_1' of component 'switch_8_capture' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:79]
INFO: [Synth 8-3491] module 'net_16_4' declared at '/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:34' bound to instance 'net' of component 'net_16_4' [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:87]
INFO: [Synth 8-638] synthesizing module 'net_16_4' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:42]
INFO: [Synth 8-3491] module 'mux_16_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:34' bound to instance 'mux0' of component 'mux_16_1' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mux_16_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:45]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux0' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (0#1) [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:46]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux1' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:75]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux2' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:85]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux3' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:95]
INFO: [Synth 8-3491] module 'mux_4_1' declared at '/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_4_1.vhd:34' bound to instance 'mux4' of component 'mux_4_1' [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'mux_16_1' (0#1) [/home/cesare/ASDI/1/1.1/mux_16_1/mux_16_1.srcs/sources_1.1/new/mux_16_1.vhd:45]
INFO: [Synth 8-3491] module 'demux_1_4' declared at '/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd:34' bound to instance 'demux0' of component 'demux_1_4' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:74]
INFO: [Synth 8-638] synthesizing module 'demux_1_4' [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'demux_1_4' (0#1) [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/demux_1_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'net_16_4' (0#1) [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sources_1/new/net_16_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'net_16_4_fpga' (0#1) [/home/cesare/ASDI/1/1.3/project_1.3/net_16_4_fpga.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9760.934 ; gain = 9.984 ; free physical = 14970 ; free virtual = 28982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9760.934 ; gain = 9.984 ; free physical = 14970 ; free virtual = 28982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9760.934 ; gain = 9.984 ; free physical = 14970 ; free virtual = 28982
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9770.934 ; gain = 0.000 ; free physical = 15094 ; free virtual = 29105
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cesare/ASDI/1/1.3/project_1.3/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/cesare/ASDI/1/1.3/project_1.3/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9780.934 ; gain = 0.000 ; free physical = 16411 ; free virtual = 30427
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9780.934 ; gain = 0.000 ; free physical = 16411 ; free virtual = 30427
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9780.934 ; gain = 0.000 ; free physical = 16416 ; free virtual = 30432
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9780.934 ; gain = 0.000 ; free physical = 16416 ; free virtual = 30432
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9780.934 ; gain = 0.000 ; free physical = 16416 ; free virtual = 30432
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9780.934 ; gain = 0.000 ; free physical = 16416 ; free virtual = 30432
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9780.934 ; gain = 0.000 ; free physical = 16416 ; free virtual = 30432
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9780.934 ; gain = 0.000 ; free physical = 16416 ; free virtual = 30432
Restored from archive | CPU: 0.010000 secs | Memory: 0.081192 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9780.934 ; gain = 0.000 ; free physical = 16416 ; free virtual = 30432
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9780.934 ; gain = 0.000 ; free physical = 16416 ; free virtual = 30432
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 17:33:23 2025...
