read -sv run_verilog_mid/adder_32b_10_92_e9c7a0f94c9803ec0ba997ebb212beed.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_92_e9c7a0f94c9803ec0ba997ebb212beed_yosys.v
