#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56551c74ac50 .scope module, "mux3" "mux3" 2 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 8 "y";
P_0x56551c66bce0 .param/l "WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
v0x56551c6aaa40_0 .net *"_ivl_1", 0 0, L_0x56551c7bcc60;  1 drivers
v0x56551c6aa720_0 .net *"_ivl_3", 0 0, L_0x56551c7bcd00;  1 drivers
v0x56551c6aa8b0_0 .net *"_ivl_4", 7 0, L_0x56551c7bcda0;  1 drivers
o0x7f372fd5d0a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x56551c6bb580_0 .net "d0", 7 0, o0x7f372fd5d0a8;  0 drivers
o0x7f372fd5d0d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x56551c794df0_0 .net "d1", 7 0, o0x7f372fd5d0d8;  0 drivers
o0x7f372fd5d108 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x56551c74a4c0_0 .net "d2", 7 0, o0x7f372fd5d108;  0 drivers
o0x7f372fd5d138 .functor BUFZ 2, C4<zz>; HiZ drive
v0x56551c7ab080_0 .net "sel", 1 0, o0x7f372fd5d138;  0 drivers
v0x56551c7ab160_0 .net "y", 7 0, L_0x56551c7bce40;  1 drivers
L_0x56551c7bcc60 .part o0x7f372fd5d138, 1, 1;
L_0x56551c7bcd00 .part o0x7f372fd5d138, 0, 1;
L_0x56551c7bcda0 .functor MUXZ 8, o0x7f372fd5d0a8, o0x7f372fd5d0d8, L_0x56551c7bcd00, C4<>;
L_0x56551c7bce40 .functor MUXZ 8, L_0x56551c7bcda0, o0x7f372fd5d108, L_0x56551c7bcc60, C4<>;
S_0x56551c756340 .scope module, "tb" "tb" 3 6;
 .timescale -9 -9;
P_0x56551c799170 .param/l "ADD" 1 3 37, C4<00000000000000000000000000110100>;
P_0x56551c7991b0 .param/l "ADDI" 1 3 27, C4<00000000000000000000000000010000>;
P_0x56551c7991f0 .param/l "ADDI_x0" 1 3 26, C4<00000000000000000000000000001000>;
P_0x56551c799230 .param/l "AND" 1 3 46, C4<00000000000000000000000001011000>;
P_0x56551c799270 .param/l "ANDI" 1 3 35, C4<00000000000000000000000000110000>;
P_0x56551c7992b0 .param/l "AUIPC" 1 3 49, C4<00000000000000000000000001100000>;
P_0x56551c7992f0 .param/l "BEQ_IN" 1 3 76, C4<00000000000000000000000100011100>;
P_0x56551c799330 .param/l "BEQ_OUT" 1 3 77, C4<00000000000000000000000100101000>;
P_0x56551c799370 .param/l "BGEU_IN" 1 3 70, C4<00000000000000000000000011100100>;
P_0x56551c7993b0 .param/l "BGEU_OUT" 1 3 71, C4<00000000000000000000000011110000>;
P_0x56551c7993f0 .param/l "BGE_IN" 1 3 64, C4<00000000000000000000000010101100>;
P_0x56551c799430 .param/l "BGE_OUT" 1 3 65, C4<00000000000000000000000010111000>;
P_0x56551c799470 .param/l "BLTU_IN" 1 3 67, C4<00000000000000000000000011001000>;
P_0x56551c7994b0 .param/l "BLTU_OUT" 1 3 68, C4<00000000000000000000000011010100>;
P_0x56551c7994f0 .param/l "BLT_IN" 1 3 61, C4<00000000000000000000000010010000>;
P_0x56551c799530 .param/l "BLT_OUT" 1 3 62, C4<00000000000000000000000010011100>;
P_0x56551c799570 .param/l "BNE_IN" 1 3 73, C4<00000000000000000000000100000000>;
P_0x56551c7995b0 .param/l "BNE_OUT" 1 3 74, C4<00000000000000000000000100001100>;
P_0x56551c7995f0 .param/l "JAL" 1 3 80, C4<00000000000000000000000100111000>;
P_0x56551c799630 .param/l "JALR" 1 3 79, C4<00000000000000000000000100110100>;
P_0x56551c799670 .param/l "LB" 1 3 55, C4<00000000000000000000000001110000>;
P_0x56551c7996b0 .param/l "LBU" 1 3 58, C4<00000000000000000000000001111100>;
P_0x56551c7996f0 .param/l "LH" 1 3 56, C4<00000000000000000000000001110100>;
P_0x56551c799730 .param/l "LHU" 1 3 59, C4<00000000000000000000000010000000>;
P_0x56551c799770 .param/l "LUI" 1 3 48, C4<00000000000000000000000001011100>;
P_0x56551c7997b0 .param/l "LW" 1 3 57, C4<00000000000000000000000001111000>;
P_0x56551c7997f0 .param/l "OR" 1 3 45, C4<00000000000000000000000001010100>;
P_0x56551c799830 .param/l "ORI" 1 3 34, C4<00000000000000000000000000101100>;
P_0x56551c799870 .param/l "SB" 1 3 51, C4<00000000000000000000000001100100>;
P_0x56551c7998b0 .param/l "SH" 1 3 52, C4<00000000000000000000000001101000>;
P_0x56551c7998f0 .param/l "SLL" 1 3 39, C4<00000000000000000000000000111100>;
P_0x56551c799930 .param/l "SLLI" 1 3 28, C4<00000000000000000000000000010100>;
P_0x56551c799970 .param/l "SLT" 1 3 40, C4<00000000000000000000000001000000>;
P_0x56551c7999b0 .param/l "SLTI" 1 3 29, C4<00000000000000000000000000011000>;
P_0x56551c7999f0 .param/l "SLTIU" 1 3 30, C4<00000000000000000000000000011100>;
P_0x56551c799a30 .param/l "SLTU" 1 3 41, C4<00000000000000000000000001000100>;
P_0x56551c799a70 .param/l "SRA" 1 3 44, C4<00000000000000000000000001010000>;
P_0x56551c799ab0 .param/l "SRAI" 1 3 33, C4<00000000000000000000000000101000>;
P_0x56551c799af0 .param/l "SRL" 1 3 43, C4<00000000000000000000000001001100>;
P_0x56551c799b30 .param/l "SRLI" 1 3 32, C4<00000000000000000000000000100100>;
P_0x56551c799b70 .param/l "SUB" 1 3 38, C4<00000000000000000000000000111000>;
P_0x56551c799bb0 .param/l "SW" 1 3 53, C4<00000000000000000000000001101100>;
P_0x56551c799bf0 .param/l "XOR" 1 3 42, C4<00000000000000000000000001001000>;
P_0x56551c799c30 .param/l "XORI" 1 3 31, C4<00000000000000000000000000100000>;
v0x56551c7bc070_0 .net "DataAdr", 31 0, L_0x56551c7d11f0;  1 drivers
v0x56551c7bc150_0 .var "Ext_DataAdr", 31 0;
v0x56551c7bc210_0 .var "Ext_MemWrite", 0 0;
v0x56551c7bc2b0_0 .var "Ext_WriteData", 31 0;
v0x56551c7bc350_0 .net "MemWrite", 0 0, L_0x56551c7d0f70;  1 drivers
v0x56551c7bc3f0_0 .net "PC", 31 0, v0x56551c7b47f0_0;  1 drivers
v0x56551c7bc5a0_0 .net "ReadData", 31 0, v0x56551c7ac940_0;  1 drivers
v0x56551c7bc640_0 .net "Result", 31 0, L_0x56551c7d0160;  1 drivers
v0x56551c7bc6e0_0 .net "WriteData", 31 0, L_0x56551c7d1100;  1 drivers
v0x56551c7bc7a0_0 .var "clk", 0 0;
v0x56551c7bc840_0 .var/i "fault_instrs", 31 0;
v0x56551c7bc920_0 .var/i "flag", 31 0;
v0x56551c7bca00_0 .var/i "fw", 31 0;
v0x56551c7bcae0_0 .var/i "i", 31 0;
v0x56551c7bcbc0_0 .var "reset", 0 0;
E_0x56551c6ea6d0 .event negedge, v0x56551c7abe90_0;
S_0x56551c7ab320 .scope module, "uut" "top_riscv_cpu" 3 20, 4 17 0, S_0x56551c756340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Ext_MemWrite";
    .port_info 3 /INPUT 32 "Ext_WriteData";
    .port_info 4 /INPUT 32 "Ext_DataAdr";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "DataAdr";
    .port_info 8 /OUTPUT 32 "ReadData";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /OUTPUT 32 "Result";
L_0x56551c7d0b20 .functor AND 1, v0x56551c7bc210_0, v0x56551c7bcbc0_0, C4<1>, C4<1>;
L_0x56551c7d1090 .functor AND 1, v0x56551c7bc210_0, v0x56551c7bcbc0_0, C4<1>, C4<1>;
v0x56551c7bac50_0 .net "DataAdr", 31 0, L_0x56551c7d11f0;  alias, 1 drivers
v0x56551c7bad30_0 .net "DataAdr_rv32", 31 0, L_0x56551c7d0430;  1 drivers
v0x56551c7badd0_0 .net "Ext_DataAdr", 31 0, v0x56551c7bc150_0;  1 drivers
v0x56551c7bae90_0 .net "Ext_MemWrite", 0 0, v0x56551c7bc210_0;  1 drivers
v0x56551c7baf50_0 .net "Ext_WriteData", 31 0, v0x56551c7bc2b0_0;  1 drivers
v0x56551c7bb030_0 .net "Instr", 31 0, L_0x56551c7d06f0;  1 drivers
v0x56551c7bb0f0_0 .net "MemWrite", 0 0, L_0x56551c7d0f70;  alias, 1 drivers
v0x56551c7bb190_0 .net "MemWrite_rv32", 0 0, L_0x56551c7bd270;  1 drivers
v0x56551c7bb230_0 .net "PC", 31 0, v0x56551c7b47f0_0;  alias, 1 drivers
v0x56551c7bb360_0 .net "ReadData", 31 0, v0x56551c7ac940_0;  alias, 1 drivers
v0x56551c7bb4b0_0 .net "Result", 31 0, L_0x56551c7d0160;  alias, 1 drivers
v0x56551c7bb600_0 .net "WriteData", 31 0, L_0x56551c7d1100;  alias, 1 drivers
v0x56551c7bb6c0_0 .net "WriteData_rv32", 31 0, L_0x56551c7be080;  1 drivers
v0x56551c7bb760_0 .net *"_ivl_10", 1 0, L_0x56551c7d0de0;  1 drivers
v0x56551c7bb840_0 .net *"_ivl_15", 0 0, L_0x56551c7d1090;  1 drivers
v0x56551c7bb900_0 .net *"_ivl_3", 0 0, L_0x56551c7d0b20;  1 drivers
L_0x7f372fd14498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56551c7bb9c0_0 .net/2u *"_ivl_4", 1 0, L_0x7f372fd14498;  1 drivers
v0x56551c7bbbb0_0 .net *"_ivl_6", 1 0, L_0x56551c7d0cf0;  1 drivers
L_0x7f372fd144e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56551c7bbc90_0 .net *"_ivl_9", 0 0, L_0x7f372fd144e0;  1 drivers
v0x56551c7bbd70_0 .net "clk", 0 0, v0x56551c7bc7a0_0;  1 drivers
v0x56551c7bbe10_0 .net "reset", 0 0, v0x56551c7bcbc0_0;  1 drivers
L_0x56551c7d0a80 .part L_0x56551c7d06f0, 12, 3;
L_0x56551c7d0cf0 .concat [ 1 1 0 0], L_0x56551c7bd270, L_0x7f372fd144e0;
L_0x56551c7d0de0 .functor MUXZ 2, L_0x56551c7d0cf0, L_0x7f372fd14498, L_0x56551c7d0b20, C4<>;
L_0x56551c7d0f70 .part L_0x56551c7d0de0, 0, 1;
L_0x56551c7d1100 .functor MUXZ 32, L_0x56551c7be080, v0x56551c7bc2b0_0, L_0x56551c7d1090, C4<>;
L_0x56551c7d11f0 .functor MUXZ 32, L_0x56551c7d0430, v0x56551c7bc150_0, v0x56551c7bcbc0_0, C4<>;
S_0x56551c7ab520 .scope module, "datamem" "data_mem" 4 35, 5 4 0, S_0x56551c7ab320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "wr_addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "rd_data_mem";
P_0x56551c66c620 .param/l "ADDR_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x56551c66c660 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x56551c66c6a0 .param/l "MEM_SIZE" 0 5 4, +C4<00000000000000000000000001000000>;
v0x56551c7abb10_0 .net *"_ivl_1", 29 0, L_0x56551c7d0760;  1 drivers
v0x56551c7abc10_0 .net *"_ivl_2", 31 0, L_0x56551c7d0800;  1 drivers
L_0x7f372fd14408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56551c7abcf0_0 .net *"_ivl_5", 1 0, L_0x7f372fd14408;  1 drivers
L_0x7f372fd14450 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x56551c7abdb0_0 .net/2u *"_ivl_6", 31 0, L_0x7f372fd14450;  1 drivers
v0x56551c7abe90_0 .net "clk", 0 0, v0x56551c7bc7a0_0;  alias, 1 drivers
v0x56551c7abfa0 .array "data_ram", 63 0, 31 0;
v0x56551c7ac860_0 .net "funct3", 2 0, L_0x56551c7d0a80;  1 drivers
v0x56551c7ac940_0 .var "rd_data_mem", 31 0;
v0x56551c7aca20_0 .net "word_addr", 31 0, L_0x56551c7d0940;  1 drivers
v0x56551c7acb00_0 .net "wr_addr", 31 0, L_0x56551c7d11f0;  alias, 1 drivers
v0x56551c7acbe0_0 .net "wr_data", 31 0, L_0x56551c7d1100;  alias, 1 drivers
v0x56551c7accc0_0 .net "wr_en", 0 0, L_0x56551c7d0f70;  alias, 1 drivers
v0x56551c7abfa0_0 .array/port v0x56551c7abfa0, 0;
E_0x56551c68ee70/0 .event edge, v0x56551c7ac860_0, v0x56551c7acb00_0, v0x56551c7aca20_0, v0x56551c7abfa0_0;
v0x56551c7abfa0_1 .array/port v0x56551c7abfa0, 1;
v0x56551c7abfa0_2 .array/port v0x56551c7abfa0, 2;
v0x56551c7abfa0_3 .array/port v0x56551c7abfa0, 3;
v0x56551c7abfa0_4 .array/port v0x56551c7abfa0, 4;
E_0x56551c68ee70/1 .event edge, v0x56551c7abfa0_1, v0x56551c7abfa0_2, v0x56551c7abfa0_3, v0x56551c7abfa0_4;
v0x56551c7abfa0_5 .array/port v0x56551c7abfa0, 5;
v0x56551c7abfa0_6 .array/port v0x56551c7abfa0, 6;
v0x56551c7abfa0_7 .array/port v0x56551c7abfa0, 7;
v0x56551c7abfa0_8 .array/port v0x56551c7abfa0, 8;
E_0x56551c68ee70/2 .event edge, v0x56551c7abfa0_5, v0x56551c7abfa0_6, v0x56551c7abfa0_7, v0x56551c7abfa0_8;
v0x56551c7abfa0_9 .array/port v0x56551c7abfa0, 9;
v0x56551c7abfa0_10 .array/port v0x56551c7abfa0, 10;
v0x56551c7abfa0_11 .array/port v0x56551c7abfa0, 11;
v0x56551c7abfa0_12 .array/port v0x56551c7abfa0, 12;
E_0x56551c68ee70/3 .event edge, v0x56551c7abfa0_9, v0x56551c7abfa0_10, v0x56551c7abfa0_11, v0x56551c7abfa0_12;
v0x56551c7abfa0_13 .array/port v0x56551c7abfa0, 13;
v0x56551c7abfa0_14 .array/port v0x56551c7abfa0, 14;
v0x56551c7abfa0_15 .array/port v0x56551c7abfa0, 15;
v0x56551c7abfa0_16 .array/port v0x56551c7abfa0, 16;
E_0x56551c68ee70/4 .event edge, v0x56551c7abfa0_13, v0x56551c7abfa0_14, v0x56551c7abfa0_15, v0x56551c7abfa0_16;
v0x56551c7abfa0_17 .array/port v0x56551c7abfa0, 17;
v0x56551c7abfa0_18 .array/port v0x56551c7abfa0, 18;
v0x56551c7abfa0_19 .array/port v0x56551c7abfa0, 19;
v0x56551c7abfa0_20 .array/port v0x56551c7abfa0, 20;
E_0x56551c68ee70/5 .event edge, v0x56551c7abfa0_17, v0x56551c7abfa0_18, v0x56551c7abfa0_19, v0x56551c7abfa0_20;
v0x56551c7abfa0_21 .array/port v0x56551c7abfa0, 21;
v0x56551c7abfa0_22 .array/port v0x56551c7abfa0, 22;
v0x56551c7abfa0_23 .array/port v0x56551c7abfa0, 23;
v0x56551c7abfa0_24 .array/port v0x56551c7abfa0, 24;
E_0x56551c68ee70/6 .event edge, v0x56551c7abfa0_21, v0x56551c7abfa0_22, v0x56551c7abfa0_23, v0x56551c7abfa0_24;
v0x56551c7abfa0_25 .array/port v0x56551c7abfa0, 25;
v0x56551c7abfa0_26 .array/port v0x56551c7abfa0, 26;
v0x56551c7abfa0_27 .array/port v0x56551c7abfa0, 27;
v0x56551c7abfa0_28 .array/port v0x56551c7abfa0, 28;
E_0x56551c68ee70/7 .event edge, v0x56551c7abfa0_25, v0x56551c7abfa0_26, v0x56551c7abfa0_27, v0x56551c7abfa0_28;
v0x56551c7abfa0_29 .array/port v0x56551c7abfa0, 29;
v0x56551c7abfa0_30 .array/port v0x56551c7abfa0, 30;
v0x56551c7abfa0_31 .array/port v0x56551c7abfa0, 31;
v0x56551c7abfa0_32 .array/port v0x56551c7abfa0, 32;
E_0x56551c68ee70/8 .event edge, v0x56551c7abfa0_29, v0x56551c7abfa0_30, v0x56551c7abfa0_31, v0x56551c7abfa0_32;
v0x56551c7abfa0_33 .array/port v0x56551c7abfa0, 33;
v0x56551c7abfa0_34 .array/port v0x56551c7abfa0, 34;
v0x56551c7abfa0_35 .array/port v0x56551c7abfa0, 35;
v0x56551c7abfa0_36 .array/port v0x56551c7abfa0, 36;
E_0x56551c68ee70/9 .event edge, v0x56551c7abfa0_33, v0x56551c7abfa0_34, v0x56551c7abfa0_35, v0x56551c7abfa0_36;
v0x56551c7abfa0_37 .array/port v0x56551c7abfa0, 37;
v0x56551c7abfa0_38 .array/port v0x56551c7abfa0, 38;
v0x56551c7abfa0_39 .array/port v0x56551c7abfa0, 39;
v0x56551c7abfa0_40 .array/port v0x56551c7abfa0, 40;
E_0x56551c68ee70/10 .event edge, v0x56551c7abfa0_37, v0x56551c7abfa0_38, v0x56551c7abfa0_39, v0x56551c7abfa0_40;
v0x56551c7abfa0_41 .array/port v0x56551c7abfa0, 41;
v0x56551c7abfa0_42 .array/port v0x56551c7abfa0, 42;
v0x56551c7abfa0_43 .array/port v0x56551c7abfa0, 43;
v0x56551c7abfa0_44 .array/port v0x56551c7abfa0, 44;
E_0x56551c68ee70/11 .event edge, v0x56551c7abfa0_41, v0x56551c7abfa0_42, v0x56551c7abfa0_43, v0x56551c7abfa0_44;
v0x56551c7abfa0_45 .array/port v0x56551c7abfa0, 45;
v0x56551c7abfa0_46 .array/port v0x56551c7abfa0, 46;
v0x56551c7abfa0_47 .array/port v0x56551c7abfa0, 47;
v0x56551c7abfa0_48 .array/port v0x56551c7abfa0, 48;
E_0x56551c68ee70/12 .event edge, v0x56551c7abfa0_45, v0x56551c7abfa0_46, v0x56551c7abfa0_47, v0x56551c7abfa0_48;
v0x56551c7abfa0_49 .array/port v0x56551c7abfa0, 49;
v0x56551c7abfa0_50 .array/port v0x56551c7abfa0, 50;
v0x56551c7abfa0_51 .array/port v0x56551c7abfa0, 51;
v0x56551c7abfa0_52 .array/port v0x56551c7abfa0, 52;
E_0x56551c68ee70/13 .event edge, v0x56551c7abfa0_49, v0x56551c7abfa0_50, v0x56551c7abfa0_51, v0x56551c7abfa0_52;
v0x56551c7abfa0_53 .array/port v0x56551c7abfa0, 53;
v0x56551c7abfa0_54 .array/port v0x56551c7abfa0, 54;
v0x56551c7abfa0_55 .array/port v0x56551c7abfa0, 55;
v0x56551c7abfa0_56 .array/port v0x56551c7abfa0, 56;
E_0x56551c68ee70/14 .event edge, v0x56551c7abfa0_53, v0x56551c7abfa0_54, v0x56551c7abfa0_55, v0x56551c7abfa0_56;
v0x56551c7abfa0_57 .array/port v0x56551c7abfa0, 57;
v0x56551c7abfa0_58 .array/port v0x56551c7abfa0, 58;
v0x56551c7abfa0_59 .array/port v0x56551c7abfa0, 59;
v0x56551c7abfa0_60 .array/port v0x56551c7abfa0, 60;
E_0x56551c68ee70/15 .event edge, v0x56551c7abfa0_57, v0x56551c7abfa0_58, v0x56551c7abfa0_59, v0x56551c7abfa0_60;
v0x56551c7abfa0_61 .array/port v0x56551c7abfa0, 61;
v0x56551c7abfa0_62 .array/port v0x56551c7abfa0, 62;
v0x56551c7abfa0_63 .array/port v0x56551c7abfa0, 63;
E_0x56551c68ee70/16 .event edge, v0x56551c7abfa0_61, v0x56551c7abfa0_62, v0x56551c7abfa0_63;
E_0x56551c68ee70 .event/or E_0x56551c68ee70/0, E_0x56551c68ee70/1, E_0x56551c68ee70/2, E_0x56551c68ee70/3, E_0x56551c68ee70/4, E_0x56551c68ee70/5, E_0x56551c68ee70/6, E_0x56551c68ee70/7, E_0x56551c68ee70/8, E_0x56551c68ee70/9, E_0x56551c68ee70/10, E_0x56551c68ee70/11, E_0x56551c68ee70/12, E_0x56551c68ee70/13, E_0x56551c68ee70/14, E_0x56551c68ee70/15, E_0x56551c68ee70/16;
E_0x56551c797a60 .event posedge, v0x56551c7abe90_0;
L_0x56551c7d0760 .part L_0x56551c7d11f0, 2, 30;
L_0x56551c7d0800 .concat [ 30 2 0 0], L_0x56551c7d0760, L_0x7f372fd14408;
L_0x56551c7d0940 .arith/mod 32, L_0x56551c7d0800, L_0x7f372fd14450;
S_0x56551c7ace40 .scope module, "instrmem" "instr_mem" 4 34, 6 3 0, S_0x56551c7ab320;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr_addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x56551c7acff0 .param/l "ADDR_WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
P_0x56551c7ad030 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
P_0x56551c7ad070 .param/l "MEM_SIZE" 0 6 3, +C4<00000000000000000000001000000000>;
L_0x56551c7d06f0 .functor BUFZ 32, L_0x56551c7d05b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56551c7ad1b0_0 .net *"_ivl_0", 31 0, L_0x56551c7d05b0;  1 drivers
v0x56551c7ad2b0_0 .net *"_ivl_3", 29 0, L_0x56551c7d0650;  1 drivers
v0x56551c7ad390_0 .net "instr", 31 0, L_0x56551c7d06f0;  alias, 1 drivers
v0x56551c7ad450_0 .net "instr_addr", 31 0, v0x56551c7b47f0_0;  alias, 1 drivers
v0x56551c7ad530 .array "instr_ram", 511 0, 31 0;
L_0x56551c7d05b0 .array/port v0x56551c7ad530, L_0x56551c7d0650;
L_0x56551c7d0650 .part v0x56551c7b47f0_0, 2, 30;
S_0x56551c7ad6a0 .scope module, "rvcpu" "riscv_cpu" 4 31, 7 3 0, S_0x56551c7ab320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "Mem_WrAddr";
    .port_info 6 /OUTPUT 32 "Mem_WrData";
    .port_info 7 /INPUT 32 "ReadData";
    .port_info 8 /OUTPUT 32 "Result";
v0x56551c7b9970_0 .net "ALUControl", 3 0, v0x56551c7add90_0;  1 drivers
v0x56551c7b9a50_0 .net "ALUR31", 0 0, L_0x56551c7d0330;  1 drivers
v0x56551c7b9b10_0 .net "ALUSrc", 0 0, L_0x56551c7bd1d0;  1 drivers
v0x56551c7b9c40_0 .net "ImmSrc", 1 0, L_0x56551c7bd0e0;  1 drivers
v0x56551c7b9d70_0 .net "Instr", 31 0, L_0x56551c7d06f0;  alias, 1 drivers
v0x56551c7b9e10_0 .net "Jalr", 0 0, L_0x56551c7bd650;  1 drivers
v0x56551c7b9f40_0 .net "Jump", 0 0, L_0x56551c7bd5b0;  1 drivers
v0x56551c7b9fe0_0 .net "MemWrite", 0 0, L_0x56551c7bd270;  alias, 1 drivers
v0x56551c7ba080_0 .net "Mem_WrAddr", 31 0, L_0x56551c7d0430;  alias, 1 drivers
v0x56551c7ba1d0_0 .net "Mem_WrData", 31 0, L_0x56551c7be080;  alias, 1 drivers
v0x56551c7ba270_0 .net "PC", 31 0, v0x56551c7b47f0_0;  alias, 1 drivers
v0x56551c7ba310_0 .net "PCSrc", 0 0, L_0x56551c7bd960;  1 drivers
v0x56551c7ba3b0_0 .net "ReadData", 31 0, v0x56551c7ac940_0;  alias, 1 drivers
v0x56551c7ba470_0 .net "RegWrite", 0 0, L_0x56551c7bd040;  1 drivers
v0x56551c7ba5a0_0 .net "Result", 31 0, L_0x56551c7d0160;  alias, 1 drivers
v0x56551c7ba660_0 .net "ResultSrc", 1 0, L_0x56551c7bd430;  1 drivers
v0x56551c7ba7b0_0 .net "Zero", 0 0, L_0x56551c7cf330;  1 drivers
v0x56551c7ba960_0 .net "clk", 0 0, v0x56551c7bc7a0_0;  alias, 1 drivers
v0x56551c7baa90_0 .net "reset", 0 0, v0x56551c7bcbc0_0;  alias, 1 drivers
L_0x56551c7bda60 .part L_0x56551c7d06f0, 0, 7;
L_0x56551c7bdb90 .part L_0x56551c7d06f0, 12, 3;
L_0x56551c7bdc30 .part L_0x56551c7d06f0, 30, 1;
S_0x56551c7ad8d0 .scope module, "c" "controller" 7 17, 8 4 0, S_0x56551c7ad6a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /INPUT 1 "ALUR31";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "PCSrc";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "Jump";
    .port_info 11 /OUTPUT 1 "Jalr";
    .port_info 12 /OUTPUT 2 "ImmSrc";
    .port_info 13 /OUTPUT 4 "ALUControl";
L_0x56551c7bd960 .functor OR 1, v0x56551c7aeea0_0, L_0x56551c7bd5b0, C4<0>, C4<0>;
v0x56551c7af500_0 .net "ALUControl", 3 0, v0x56551c7add90_0;  alias, 1 drivers
v0x56551c7af610_0 .net "ALUOp", 1 0, L_0x56551c7bd4d0;  1 drivers
v0x56551c7af6b0_0 .net "ALUR31", 0 0, L_0x56551c7d0330;  alias, 1 drivers
v0x56551c7af780_0 .net "ALUSrc", 0 0, L_0x56551c7bd1d0;  alias, 1 drivers
v0x56551c7af850_0 .net "Branch", 0 0, v0x56551c7aeea0_0;  1 drivers
v0x56551c7af940_0 .net "ImmSrc", 1 0, L_0x56551c7bd0e0;  alias, 1 drivers
v0x56551c7afa10_0 .net "Jalr", 0 0, L_0x56551c7bd650;  alias, 1 drivers
v0x56551c7afae0_0 .net "Jump", 0 0, L_0x56551c7bd5b0;  alias, 1 drivers
v0x56551c7afbb0_0 .net "MemWrite", 0 0, L_0x56551c7bd270;  alias, 1 drivers
v0x56551c7afd10_0 .net "PCSrc", 0 0, L_0x56551c7bd960;  alias, 1 drivers
v0x56551c7afdb0_0 .net "RegWrite", 0 0, L_0x56551c7bd040;  alias, 1 drivers
v0x56551c7afe80_0 .net "ResultSrc", 1 0, L_0x56551c7bd430;  alias, 1 drivers
v0x56551c7aff50_0 .net "Zero", 0 0, L_0x56551c7cf330;  alias, 1 drivers
v0x56551c7b0020_0 .net "funct3", 2 0, L_0x56551c7bdb90;  1 drivers
v0x56551c7b00c0_0 .net "funct7b5", 0 0, L_0x56551c7bdc30;  1 drivers
v0x56551c7b0160_0 .net "op", 6 0, L_0x56551c7bda60;  1 drivers
L_0x56551c7bd8c0 .part L_0x56551c7bda60, 5, 1;
S_0x56551c7adab0 .scope module, "ad" "alu_decoder" 8 23, 9 4 0, S_0x56551c7ad8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 4 "ALUControl";
v0x56551c7add90_0 .var "ALUControl", 3 0;
v0x56551c7ade90_0 .net "ALUOp", 1 0, L_0x56551c7bd4d0;  alias, 1 drivers
v0x56551c7adf70_0 .net "funct3", 2 0, L_0x56551c7bdb90;  alias, 1 drivers
v0x56551c7ae060_0 .net "funct7b5", 0 0, L_0x56551c7bdc30;  alias, 1 drivers
v0x56551c7ae120_0 .net "opb5", 0 0, L_0x56551c7bd8c0;  1 drivers
E_0x56551c798250 .event edge, v0x56551c7ade90_0, v0x56551c7adf70_0, v0x56551c7ae060_0, v0x56551c7ae120_0;
S_0x56551c7ae2d0 .scope module, "md" "main_decoder" 8 20, 10 4 0, S_0x56551c7ad8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "Zero";
    .port_info 3 /INPUT 1 "ALUR31";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 1 "Jalr";
    .port_info 11 /OUTPUT 2 "ImmSrc";
    .port_info 12 /OUTPUT 2 "ALUOp";
v0x56551c7ae680_0 .net "ALUOp", 1 0, L_0x56551c7bd4d0;  alias, 1 drivers
v0x56551c7ae760_0 .net "ALUR31", 0 0, L_0x56551c7d0330;  alias, 1 drivers
v0x56551c7ae800_0 .net "ALUSrc", 0 0, L_0x56551c7bd1d0;  alias, 1 drivers
v0x56551c7ae8d0_0 .net "Branch", 0 0, v0x56551c7aeea0_0;  alias, 1 drivers
v0x56551c7ae990_0 .net "ImmSrc", 1 0, L_0x56551c7bd0e0;  alias, 1 drivers
v0x56551c7aeac0_0 .net "Jalr", 0 0, L_0x56551c7bd650;  alias, 1 drivers
v0x56551c7aeb80_0 .net "Jump", 0 0, L_0x56551c7bd5b0;  alias, 1 drivers
v0x56551c7aec40_0 .net "MemWrite", 0 0, L_0x56551c7bd270;  alias, 1 drivers
v0x56551c7aed00_0 .net "RegWrite", 0 0, L_0x56551c7bd040;  alias, 1 drivers
v0x56551c7aedc0_0 .net "ResultSrc", 1 0, L_0x56551c7bd430;  alias, 1 drivers
v0x56551c7aeea0_0 .var "TakeBranch", 0 0;
v0x56551c7aef60_0 .net "Zero", 0 0, L_0x56551c7cf330;  alias, 1 drivers
v0x56551c7af020_0 .net *"_ivl_12", 10 0, v0x56551c7af100_0;  1 drivers
v0x56551c7af100_0 .var "controls", 10 0;
v0x56551c7af1e0_0 .net "funct3", 2 0, L_0x56551c7bdb90;  alias, 1 drivers
v0x56551c7af2a0_0 .net "op", 6 0, L_0x56551c7bda60;  alias, 1 drivers
E_0x56551c7ae610 .event edge, v0x56551c7af2a0_0, v0x56551c7adf70_0, v0x56551c7aef60_0, v0x56551c7ae760_0;
L_0x56551c7bd040 .part v0x56551c7af100_0, 10, 1;
L_0x56551c7bd0e0 .part v0x56551c7af100_0, 8, 2;
L_0x56551c7bd1d0 .part v0x56551c7af100_0, 7, 1;
L_0x56551c7bd270 .part v0x56551c7af100_0, 6, 1;
L_0x56551c7bd430 .part v0x56551c7af100_0, 4, 2;
L_0x56551c7bd4d0 .part v0x56551c7af100_0, 2, 2;
L_0x56551c7bd5b0 .part v0x56551c7af100_0, 1, 1;
L_0x56551c7bd650 .part v0x56551c7af100_0, 0, 1;
S_0x56551c7b0370 .scope module, "dp" "datapath" 7 21, 11 3 0, S_0x56551c7ad6a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 4 "ALUControl";
    .port_info 8 /INPUT 1 "Jalr";
    .port_info 9 /OUTPUT 1 "Zero";
    .port_info 10 /OUTPUT 1 "ALUR31";
    .port_info 11 /OUTPUT 32 "PC";
    .port_info 12 /INPUT 32 "Instr";
    .port_info 13 /OUTPUT 32 "Mem_WrAddr";
    .port_info 14 /OUTPUT 32 "Mem_WrData";
    .port_info 15 /INPUT 32 "ReadData";
    .port_info 16 /OUTPUT 32 "Result";
L_0x56551c7be080 .functor BUFZ 32, L_0x56551c7cece0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56551c7d0430 .functor BUFZ 32, v0x56551c7b1160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56551c7b7b00_0 .net "ALUControl", 3 0, v0x56551c7add90_0;  alias, 1 drivers
v0x56551c7b7be0_0 .net "ALUR31", 0 0, L_0x56551c7d0330;  alias, 1 drivers
v0x56551c7b7cf0_0 .net "ALUResult", 31 0, v0x56551c7b1160_0;  1 drivers
v0x56551c7b7d90_0 .net "ALUSrc", 0 0, L_0x56551c7bd1d0;  alias, 1 drivers
v0x56551c7b7e30_0 .net "AuiPC", 31 0, L_0x56551c7cf4c0;  1 drivers
v0x56551c7b7f70_0 .net "ImmExt", 31 0, v0x56551c7b1d80_0;  1 drivers
v0x56551c7b8030_0 .net "ImmSrc", 1 0, L_0x56551c7bd0e0;  alias, 1 drivers
v0x56551c7b80f0_0 .net "Instr", 31 0, L_0x56551c7d06f0;  alias, 1 drivers
v0x56551c7b81b0_0 .net "Jalr", 0 0, L_0x56551c7bd650;  alias, 1 drivers
v0x56551c7b8250_0 .net "Mem_WrAddr", 31 0, L_0x56551c7d0430;  alias, 1 drivers
v0x56551c7b8310_0 .net "Mem_WrData", 31 0, L_0x56551c7be080;  alias, 1 drivers
v0x56551c7b83f0_0 .net "PC", 31 0, v0x56551c7b47f0_0;  alias, 1 drivers
v0x56551c7b84b0_0 .net "PCJalr", 31 0, L_0x56551c7bde00;  1 drivers
v0x56551c7b8570_0 .net "PCNext", 31 0, L_0x56551c7bdcd0;  1 drivers
v0x56551c7b8680_0 .net "PCPlus4", 31 0, L_0x56551c7bdfe0;  1 drivers
v0x56551c7b8740_0 .net "PCSrc", 0 0, L_0x56551c7bd960;  alias, 1 drivers
v0x56551c7b8830_0 .net "PCTarget", 31 0, L_0x56551c7ce120;  1 drivers
v0x56551c7b8a50_0 .net "ReadData", 31 0, v0x56551c7ac940_0;  alias, 1 drivers
v0x56551c7b8b60_0 .net "RegWrite", 0 0, L_0x56551c7bd040;  alias, 1 drivers
v0x56551c7b8c00_0 .net "Result", 31 0, L_0x56551c7d0160;  alias, 1 drivers
v0x56551c7b8d10_0 .net "ResultSrc", 1 0, L_0x56551c7bd430;  alias, 1 drivers
v0x56551c7b8dd0_0 .net "SrcA", 31 0, L_0x56551c7ce5d0;  1 drivers
v0x56551c7b8ee0_0 .net "SrcB", 31 0, L_0x56551c7cf1f0;  1 drivers
v0x56551c7b8ff0_0 .net "WriteData", 31 0, L_0x56551c7cece0;  1 drivers
v0x56551c7b9100_0 .net "Zero", 0 0, L_0x56551c7cf330;  alias, 1 drivers
v0x56551c7b91a0_0 .net *"_ivl_11", 19 0, L_0x56551c7cf560;  1 drivers
L_0x7f372fd14378 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x56551c7b9280_0 .net/2u *"_ivl_12", 11 0, L_0x7f372fd14378;  1 drivers
v0x56551c7b9360_0 .net *"_ivl_17", 19 0, L_0x56551c7cf900;  1 drivers
L_0x7f372fd143c0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x56551c7b9440_0 .net/2u *"_ivl_18", 11 0, L_0x7f372fd143c0;  1 drivers
v0x56551c7b9520_0 .net "clk", 0 0, v0x56551c7bc7a0_0;  alias, 1 drivers
v0x56551c7b95c0_0 .net "lAuiPC", 31 0, L_0x56551c7cf7d0;  1 drivers
v0x56551c7b96d0_0 .net "reset", 0 0, v0x56551c7bcbc0_0;  alias, 1 drivers
L_0x56551c7cee30 .part L_0x56551c7d06f0, 15, 5;
L_0x56551c7ceed0 .part L_0x56551c7d06f0, 20, 5;
L_0x56551c7cf080 .part L_0x56551c7d06f0, 7, 5;
L_0x56551c7cf120 .part L_0x56551c7d06f0, 7, 25;
L_0x56551c7cf560 .part L_0x56551c7d06f0, 12, 20;
L_0x56551c7cf600 .concat [ 12 20 0 0], L_0x7f372fd14378, L_0x56551c7cf560;
L_0x56551c7cf900 .part L_0x56551c7d06f0, 12, 20;
L_0x56551c7cf9a0 .concat [ 12 20 0 0], L_0x7f372fd143c0, L_0x56551c7cf900;
L_0x56551c7cfb30 .part L_0x56551c7d06f0, 5, 1;
L_0x56551c7d0330 .part v0x56551c7b1160_0, 31, 1;
S_0x56551c7b07a0 .scope module, "alu" "alu" 11 37, 12 3 0, S_0x56551c7b0370;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "alu_out";
    .port_info 4 /OUTPUT 1 "zero";
P_0x56551c7b0980 .param/l "WIDTH" 0 12 3, +C4<00000000000000000000000000100000>;
L_0x7f372fd142a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56551c7b0b90_0 .net/2u *"_ivl_0", 31 0, L_0x7f372fd142a0;  1 drivers
v0x56551c7b0c90_0 .net *"_ivl_2", 0 0, L_0x56551c7cf290;  1 drivers
L_0x7f372fd142e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56551c7b0d50_0 .net/2u *"_ivl_4", 0 0, L_0x7f372fd142e8;  1 drivers
L_0x7f372fd14330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56551c7b0e40_0 .net/2u *"_ivl_6", 0 0, L_0x7f372fd14330;  1 drivers
v0x56551c7b0f20_0 .net "a", 31 0, L_0x56551c7ce5d0;  alias, 1 drivers
v0x56551c7b1050_0 .net "alu_ctrl", 3 0, v0x56551c7add90_0;  alias, 1 drivers
v0x56551c7b1160_0 .var "alu_out", 31 0;
v0x56551c7b1240_0 .net "b", 31 0, L_0x56551c7cf1f0;  alias, 1 drivers
v0x56551c7b1320_0 .net "zero", 0 0, L_0x56551c7cf330;  alias, 1 drivers
E_0x56551c7b0b10 .event edge, v0x56551c7add90_0, v0x56551c7b1240_0, v0x56551c7b0f20_0;
L_0x56551c7cf290 .cmp/eq 32, v0x56551c7b1160_0, L_0x7f372fd142a0;
L_0x56551c7cf330 .functor MUXZ 1, L_0x7f372fd14330, L_0x7f372fd142e8, L_0x56551c7cf290, C4<>;
S_0x56551c7b1460 .scope module, "auipcadder" "adder" 11 40, 13 4 0, S_0x56551c7b0370;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x56551c7b1660 .param/l "WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
v0x56551c7b17e0_0 .net "a", 31 0, L_0x56551c7cf600;  1 drivers
v0x56551c7b18e0_0 .net "b", 31 0, v0x56551c7b47f0_0;  alias, 1 drivers
v0x56551c7b19a0_0 .net "sum", 31 0, L_0x56551c7cf4c0;  alias, 1 drivers
L_0x56551c7cf4c0 .arith/sum 32, L_0x56551c7cf600, v0x56551c7b47f0_0;
S_0x56551c7b1ac0 .scope module, "ext" "imm_extend" 11 33, 14 3 0, S_0x56551c7b0370;
 .timescale -9 -9;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x56551c7b1d80_0 .var "immext", 31 0;
v0x56551c7b1e80_0 .net "immsrc", 1 0, L_0x56551c7bd0e0;  alias, 1 drivers
v0x56551c7b1f90_0 .net "instr", 31 7, L_0x56551c7cf120;  1 drivers
E_0x56551c7b1d20 .event edge, v0x56551c7ae990_0, v0x56551c7b1f90_0;
S_0x56551c7b20d0 .scope module, "jalrmux" "mux2" 11 24, 15 4 0, S_0x56551c7b0370;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x56551c7b22b0 .param/l "WIDTH" 0 15 4, +C4<00000000000000000000000000100000>;
v0x56551c7b23b0_0 .net "d0", 31 0, L_0x56551c7bdcd0;  alias, 1 drivers
v0x56551c7b2490_0 .net "d1", 31 0, v0x56551c7b1160_0;  alias, 1 drivers
v0x56551c7b2580_0 .net "sel", 0 0, L_0x56551c7bd650;  alias, 1 drivers
v0x56551c7b26a0_0 .net "y", 31 0, L_0x56551c7bde00;  alias, 1 drivers
L_0x56551c7bde00 .functor MUXZ 32, L_0x56551c7bdcd0, v0x56551c7b1160_0, L_0x56551c7bd650, C4<>;
S_0x56551c7b27c0 .scope module, "lauipcmux" "mux2" 11 41, 15 4 0, S_0x56551c7b0370;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x56551c7b29f0 .param/l "WIDTH" 0 15 4, +C4<00000000000000000000000000100000>;
v0x56551c7b2a90_0 .net "d0", 31 0, L_0x56551c7cf4c0;  alias, 1 drivers
v0x56551c7b2ba0_0 .net "d1", 31 0, L_0x56551c7cf9a0;  1 drivers
v0x56551c7b2c60_0 .net "sel", 0 0, L_0x56551c7cfb30;  1 drivers
v0x56551c7b2d30_0 .net "y", 31 0, L_0x56551c7cf7d0;  alias, 1 drivers
L_0x56551c7cf7d0 .functor MUXZ 32, L_0x56551c7cf4c0, L_0x56551c7cf9a0, L_0x56551c7cfb30, C4<>;
S_0x56551c7b2ec0 .scope module, "pcadd4" "adder" 11 27, 13 4 0, S_0x56551c7b0370;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x56551c7b30a0 .param/l "WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
v0x56551c7b31b0_0 .net "a", 31 0, v0x56551c7b47f0_0;  alias, 1 drivers
L_0x7f372fd14018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56551c7b32e0_0 .net "b", 31 0, L_0x7f372fd14018;  1 drivers
v0x56551c7b33c0_0 .net "sum", 31 0, L_0x56551c7bdfe0;  alias, 1 drivers
L_0x56551c7bdfe0 .arith/sum 32, v0x56551c7b47f0_0, L_0x7f372fd14018;
S_0x56551c7b3500 .scope module, "pcaddbranch" "adder" 11 28, 13 4 0, S_0x56551c7b0370;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x56551c7b36e0 .param/l "WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
v0x56551c7b3800_0 .net "a", 31 0, v0x56551c7b47f0_0;  alias, 1 drivers
v0x56551c7b38e0_0 .net "b", 31 0, v0x56551c7b1d80_0;  alias, 1 drivers
v0x56551c7b39d0_0 .net "sum", 31 0, L_0x56551c7ce120;  alias, 1 drivers
L_0x56551c7ce120 .arith/sum 32, v0x56551c7b47f0_0, v0x56551c7b1d80_0;
S_0x56551c7b3b20 .scope module, "pcmux" "mux2" 11 23, 15 4 0, S_0x56551c7b0370;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x56551c7b3d00 .param/l "WIDTH" 0 15 4, +C4<00000000000000000000000000100000>;
v0x56551c7b3e70_0 .net "d0", 31 0, L_0x56551c7bdfe0;  alias, 1 drivers
v0x56551c7b3f60_0 .net "d1", 31 0, L_0x56551c7ce120;  alias, 1 drivers
v0x56551c7b4030_0 .net "sel", 0 0, L_0x56551c7bd960;  alias, 1 drivers
v0x56551c7b4130_0 .net "y", 31 0, L_0x56551c7bdcd0;  alias, 1 drivers
L_0x56551c7bdcd0 .functor MUXZ 32, L_0x56551c7bdfe0, L_0x56551c7ce120, L_0x56551c7bd960, C4<>;
S_0x56551c7b4250 .scope module, "pcreg" "reset_ff" 11 26, 16 4 0, S_0x56551c7b0370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x56551c7b29a0 .param/l "WIDTH" 0 16 4, +C4<00000000000000000000000000100000>;
v0x56551c7b4630_0 .net "clk", 0 0, v0x56551c7bc7a0_0;  alias, 1 drivers
v0x56551c7b4720_0 .net "d", 31 0, L_0x56551c7bde00;  alias, 1 drivers
v0x56551c7b47f0_0 .var "q", 31 0;
v0x56551c7b48c0_0 .net "rst", 0 0, v0x56551c7bcbc0_0;  alias, 1 drivers
E_0x56551c7b45b0 .event posedge, v0x56551c7b48c0_0, v0x56551c7abe90_0;
S_0x56551c7b4a10 .scope module, "resultmux" "mux4" 11 44, 17 3 0, S_0x56551c7b0370;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
P_0x56551c7b4ba0 .param/l "WIDTH" 0 17 3, +C4<00000000000000000000000000100000>;
v0x56551c7b4db0_0 .net *"_ivl_1", 0 0, L_0x56551c7cfc20;  1 drivers
v0x56551c7b4eb0_0 .net *"_ivl_3", 0 0, L_0x56551c7cfcc0;  1 drivers
v0x56551c7b4f90_0 .net *"_ivl_4", 31 0, L_0x56551c7cfd60;  1 drivers
v0x56551c7b5080_0 .net *"_ivl_7", 0 0, L_0x56551c7cfee0;  1 drivers
v0x56551c7b5160_0 .net *"_ivl_8", 31 0, L_0x56551c7d00c0;  1 drivers
v0x56551c7b5290_0 .net "d0", 31 0, v0x56551c7b1160_0;  alias, 1 drivers
v0x56551c7b53a0_0 .net "d1", 31 0, v0x56551c7ac940_0;  alias, 1 drivers
v0x56551c7b5460_0 .net "d2", 31 0, L_0x56551c7bdfe0;  alias, 1 drivers
v0x56551c7b5550_0 .net "d3", 31 0, L_0x56551c7cf7d0;  alias, 1 drivers
v0x56551c7b5610_0 .net "sel", 1 0, L_0x56551c7bd430;  alias, 1 drivers
v0x56551c7b56b0_0 .net "y", 31 0, L_0x56551c7d0160;  alias, 1 drivers
L_0x56551c7cfc20 .part L_0x56551c7bd430, 1, 1;
L_0x56551c7cfcc0 .part L_0x56551c7bd430, 0, 1;
L_0x56551c7cfd60 .functor MUXZ 32, L_0x56551c7bdfe0, L_0x56551c7cf7d0, L_0x56551c7cfcc0, C4<>;
L_0x56551c7cfee0 .part L_0x56551c7bd430, 0, 1;
L_0x56551c7d00c0 .functor MUXZ 32, v0x56551c7b1160_0, v0x56551c7ac940_0, L_0x56551c7cfee0, C4<>;
L_0x56551c7d0160 .functor MUXZ 32, L_0x56551c7d00c0, L_0x56551c7cfd60, L_0x56551c7cfc20, C4<>;
S_0x56551c7b5890 .scope module, "rf" "reg_file" 11 32, 18 8 0, S_0x56551c7b0370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 5 "rd_addr1";
    .port_info 3 /INPUT 5 "rd_addr2";
    .port_info 4 /INPUT 5 "wr_addr";
    .port_info 5 /INPUT 32 "wr_data";
    .port_info 6 /OUTPUT 32 "rd_data1";
    .port_info 7 /OUTPUT 32 "rd_data2";
P_0x56551c7b5a70 .param/l "DATA_WIDTH" 0 18 8, +C4<00000000000000000000000000100000>;
v0x56551c7b5cc0_0 .net *"_ivl_0", 31 0, L_0x56551c7ce300;  1 drivers
v0x56551c7b5dc0_0 .net *"_ivl_10", 6 0, L_0x56551c7ce500;  1 drivers
L_0x7f372fd140f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56551c7b5ea0_0 .net *"_ivl_13", 1 0, L_0x7f372fd140f0;  1 drivers
L_0x7f372fd14138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56551c7b5f60_0 .net/2u *"_ivl_14", 31 0, L_0x7f372fd14138;  1 drivers
v0x56551c7b6040_0 .net *"_ivl_18", 31 0, L_0x56551c7ce760;  1 drivers
L_0x7f372fd14180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56551c7b6170_0 .net *"_ivl_21", 26 0, L_0x7f372fd14180;  1 drivers
L_0x7f372fd141c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56551c7b6250_0 .net/2u *"_ivl_22", 31 0, L_0x7f372fd141c8;  1 drivers
v0x56551c7b6330_0 .net *"_ivl_24", 0 0, L_0x56551c7ce890;  1 drivers
v0x56551c7b63f0_0 .net *"_ivl_26", 31 0, L_0x56551c7ce9d0;  1 drivers
v0x56551c7b64d0_0 .net *"_ivl_28", 6 0, L_0x56551c7ceac0;  1 drivers
L_0x7f372fd14060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56551c7b65b0_0 .net *"_ivl_3", 26 0, L_0x7f372fd14060;  1 drivers
L_0x7f372fd14210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56551c7b6690_0 .net *"_ivl_31", 1 0, L_0x7f372fd14210;  1 drivers
L_0x7f372fd14258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56551c7b6770_0 .net/2u *"_ivl_32", 31 0, L_0x7f372fd14258;  1 drivers
L_0x7f372fd140a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56551c7b6850_0 .net/2u *"_ivl_4", 31 0, L_0x7f372fd140a8;  1 drivers
v0x56551c7b6930_0 .net *"_ivl_6", 0 0, L_0x56551c7ce3c0;  1 drivers
v0x56551c7b69f0_0 .net *"_ivl_8", 31 0, L_0x56551c7ce460;  1 drivers
v0x56551c7b6ad0_0 .net "clk", 0 0, v0x56551c7bc7a0_0;  alias, 1 drivers
v0x56551c7b6b70_0 .var/i "i", 31 0;
v0x56551c7b6c50_0 .net "rd_addr1", 4 0, L_0x56551c7cee30;  1 drivers
v0x56551c7b6d30_0 .net "rd_addr2", 4 0, L_0x56551c7ceed0;  1 drivers
v0x56551c7b6e10_0 .net "rd_data1", 31 0, L_0x56551c7ce5d0;  alias, 1 drivers
v0x56551c7b6ed0_0 .net "rd_data2", 31 0, L_0x56551c7cece0;  alias, 1 drivers
v0x56551c7b6f90 .array "reg_file_arr", 31 0, 31 0;
v0x56551c7b7050_0 .net "wr_addr", 4 0, L_0x56551c7cf080;  1 drivers
v0x56551c7b7130_0 .net "wr_data", 31 0, L_0x56551c7d0160;  alias, 1 drivers
v0x56551c7b71f0_0 .net "wr_en", 0 0, L_0x56551c7bd040;  alias, 1 drivers
L_0x56551c7ce300 .concat [ 5 27 0 0], L_0x56551c7cee30, L_0x7f372fd14060;
L_0x56551c7ce3c0 .cmp/ne 32, L_0x56551c7ce300, L_0x7f372fd140a8;
L_0x56551c7ce460 .array/port v0x56551c7b6f90, L_0x56551c7ce500;
L_0x56551c7ce500 .concat [ 5 2 0 0], L_0x56551c7cee30, L_0x7f372fd140f0;
L_0x56551c7ce5d0 .functor MUXZ 32, L_0x7f372fd14138, L_0x56551c7ce460, L_0x56551c7ce3c0, C4<>;
L_0x56551c7ce760 .concat [ 5 27 0 0], L_0x56551c7ceed0, L_0x7f372fd14180;
L_0x56551c7ce890 .cmp/ne 32, L_0x56551c7ce760, L_0x7f372fd141c8;
L_0x56551c7ce9d0 .array/port v0x56551c7b6f90, L_0x56551c7ceac0;
L_0x56551c7ceac0 .concat [ 5 2 0 0], L_0x56551c7ceed0, L_0x7f372fd14210;
L_0x56551c7cece0 .functor MUXZ 32, L_0x7f372fd14258, L_0x56551c7ce9d0, L_0x56551c7ce890, C4<>;
S_0x56551c7b7410 .scope module, "srcbmux" "mux2" 11 36, 15 4 0, S_0x56551c7b0370;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x56551c7b75a0 .param/l "WIDTH" 0 15 4, +C4<00000000000000000000000000100000>;
v0x56551c7b76e0_0 .net "d0", 31 0, L_0x56551c7cece0;  alias, 1 drivers
v0x56551c7b77f0_0 .net "d1", 31 0, v0x56551c7b1d80_0;  alias, 1 drivers
v0x56551c7b78e0_0 .net "sel", 0 0, L_0x56551c7bd1d0;  alias, 1 drivers
v0x56551c7b79d0_0 .net "y", 31 0, L_0x56551c7cf1f0;  alias, 1 drivers
L_0x56551c7cf1f0 .functor MUXZ 32, L_0x56551c7cece0, v0x56551c7b1d80_0, L_0x56551c7bd1d0, C4<>;
    .scope S_0x56551c7ae2d0;
T_0 ;
    %wait E_0x56551c7ae610;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56551c7aeea0_0, 0, 1;
    %load/vec4 v0x56551c7af2a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/z;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_0.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_0.6, 4;
    %dup/vec4;
    %pushi/vec4 23, 32, 7;
    %cmp/z;
    %jmp/1 T_0.7, 4;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v0x56551c7af100_0, 0, 11;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x56551c7af100_0, 0, 11;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0x56551c7af100_0, 0, 11;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 1800, 768, 11;
    %store/vec4 v0x56551c7af100_0, 0, 11;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 516, 0, 11;
    %store/vec4 v0x56551c7af100_0, 0, 11;
    %load/vec4 v0x56551c7af1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.10 ;
    %load/vec4 v0x56551c7aef60_0;
    %store/vec4 v0x56551c7aeea0_0, 0, 1;
    %jmp T_0.16;
T_0.11 ;
    %load/vec4 v0x56551c7aef60_0;
    %nor/r;
    %store/vec4 v0x56551c7aeea0_0, 0, 1;
    %jmp T_0.16;
T_0.12 ;
    %load/vec4 v0x56551c7ae760_0;
    %nor/r;
    %store/vec4 v0x56551c7aeea0_0, 0, 1;
    %jmp T_0.16;
T_0.13 ;
    %load/vec4 v0x56551c7ae760_0;
    %nor/r;
    %store/vec4 v0x56551c7aeea0_0, 0, 1;
    %jmp T_0.16;
T_0.14 ;
    %load/vec4 v0x56551c7ae760_0;
    %store/vec4 v0x56551c7aeea0_0, 0, 1;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x56551c7ae760_0;
    %store/vec4 v0x56551c7aeea0_0, 0, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 1160, 0, 11;
    %store/vec4 v0x56551c7af100_0, 0, 11;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 1826, 0, 11;
    %store/vec4 v0x56551c7af100_0, 0, 11;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 1185, 0, 11;
    %store/vec4 v0x56551c7af100_0, 0, 11;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 1980, 908, 11;
    %store/vec4 v0x56551c7af100_0, 0, 11;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56551c7adab0;
T_1 ;
    %wait E_0x56551c798250;
    %load/vec4 v0x56551c7ade90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x56551c7adf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x56551c7add90_0, 0, 4;
    %jmp T_1.13;
T_1.4 ;
    %load/vec4 v0x56551c7ae060_0;
    %load/vec4 v0x56551c7ae120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56551c7add90_0, 0, 4;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56551c7add90_0, 0, 4;
T_1.15 ;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56551c7add90_0, 0, 4;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56551c7add90_0, 0, 4;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x56551c7add90_0, 0, 4;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56551c7add90_0, 0, 4;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56551c7add90_0, 0, 4;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56551c7add90_0, 0, 4;
    %jmp T_1.13;
T_1.11 ;
    %load/vec4 v0x56551c7ae060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56551c7add90_0, 0, 4;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x56551c7add90_0, 0, 4;
T_1.17 ;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56551c7add90_0, 0, 4;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56551c7add90_0, 0, 4;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56551c7b4250;
T_2 ;
    %wait E_0x56551c7b45b0;
    %load/vec4 v0x56551c7b48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56551c7b47f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56551c7b4720_0;
    %assign/vec4 v0x56551c7b47f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56551c7b5890;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56551c7b6b70_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x56551c7b6b70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56551c7b6b70_0;
    %store/vec4a v0x56551c7b6f90, 4, 0;
    %load/vec4 v0x56551c7b6b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7b6b70_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x56551c7b5890;
T_4 ;
    %wait E_0x56551c797a60;
    %load/vec4 v0x56551c7b71f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x56551c7b7130_0;
    %load/vec4 v0x56551c7b7050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56551c7b6f90, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56551c7b1ac0;
T_5 ;
    %wait E_0x56551c7b1d20;
    %load/vec4 v0x56551c7b1e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x56551c7b1d80_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x56551c7b1f90_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x56551c7b1f90_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56551c7b1d80_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x56551c7b1f90_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x56551c7b1f90_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56551c7b1f90_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56551c7b1d80_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x56551c7b1f90_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x56551c7b1f90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56551c7b1f90_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56551c7b1f90_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56551c7b1d80_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x56551c7b1f90_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x56551c7b1f90_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56551c7b1f90_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56551c7b1f90_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56551c7b1d80_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56551c7b07a0;
T_6 ;
    %wait E_0x56551c7b0b10;
    %load/vec4 v0x56551c7b1050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56551c7b1160_0, 0, 32;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0x56551c7b0f20_0;
    %load/vec4 v0x56551c7b1240_0;
    %add;
    %assign/vec4 v0x56551c7b1160_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0x56551c7b0f20_0;
    %load/vec4 v0x56551c7b1240_0;
    %inv;
    %add;
    %addi 1, 0, 32;
    %assign/vec4 v0x56551c7b1160_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x56551c7b0f20_0;
    %load/vec4 v0x56551c7b1240_0;
    %and;
    %assign/vec4 v0x56551c7b1160_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0x56551c7b0f20_0;
    %load/vec4 v0x56551c7b1240_0;
    %or;
    %assign/vec4 v0x56551c7b1160_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0x56551c7b0f20_0;
    %load/vec4 v0x56551c7b1240_0;
    %xor;
    %assign/vec4 v0x56551c7b1160_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x56551c7b0f20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56551c7b1240_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v0x56551c7b0f20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0x56551c7b1160_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x56551c7b0f20_0;
    %load/vec4 v0x56551c7b1240_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %assign/vec4 v0x56551c7b1160_0, 0;
T_6.13 ;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x56551c7b0f20_0;
    %load/vec4 v0x56551c7b1240_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x56551c7b1160_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x56551c7b0f20_0;
    %load/vec4 v0x56551c7b1240_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x56551c7b1160_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x56551c7b0f20_0;
    %load/vec4 v0x56551c7b1240_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x56551c7b1160_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x56551c7b0f20_0;
    %load/vec4 v0x56551c7b1240_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %assign/vec4 v0x56551c7b1160_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56551c7ace40;
T_7 ;
    %vpi_call 6 12 "$readmemh", "rv32i_test.txt", v0x56551c7ad530 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x56551c7ab520;
T_8 ;
    %wait E_0x56551c797a60;
    %load/vec4 v0x56551c7accc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x56551c7ac860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x56551c7acb00_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x56551c7acbe0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x56551c7aca20_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x56551c7abfa0, 4, 5;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x56551c7acbe0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x56551c7aca20_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x56551c7abfa0, 4, 5;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x56551c7acbe0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x56551c7aca20_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x56551c7abfa0, 4, 5;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x56551c7acbe0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x56551c7aca20_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x56551c7abfa0, 4, 5;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x56551c7acbe0_0;
    %ix/getv 3, v0x56551c7aca20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56551c7abfa0, 0, 4;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x56551c7acb00_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v0x56551c7acbe0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x56551c7aca20_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x56551c7abfa0, 4, 5;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x56551c7acbe0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x56551c7aca20_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x56551c7abfa0, 4, 5;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56551c7ab520;
T_9 ;
    %wait E_0x56551c68ee70;
    %load/vec4 v0x56551c7ac860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x56551c7acb00_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.6 ;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56551c7ac940_0, 0, 32;
    %jmp T_9.10;
T_9.7 ;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 1, 15, 5;
    %replicate 24;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56551c7ac940_0, 0, 32;
    %jmp T_9.10;
T_9.8 ;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 1, 23, 6;
    %replicate 24;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56551c7ac940_0, 0, 32;
    %jmp T_9.10;
T_9.9 ;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 1, 31, 6;
    %replicate 24;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56551c7ac940_0, 0, 32;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x56551c7acb00_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %jmp T_9.15;
T_9.11 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56551c7ac940_0, 0, 32;
    %jmp T_9.15;
T_9.12 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56551c7ac940_0, 0, 32;
    %jmp T_9.15;
T_9.13 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56551c7ac940_0, 0, 32;
    %jmp T_9.15;
T_9.14 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56551c7ac940_0, 0, 32;
    %jmp T_9.15;
T_9.15 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.2 ;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %store/vec4 v0x56551c7ac940_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x56551c7acb00_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56551c7ac940_0, 0, 32;
    %jmp T_9.19;
T_9.16 ;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56551c7ac940_0, 0, 32;
    %jmp T_9.19;
T_9.17 ;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 1, 31, 6;
    %replicate 16;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56551c7ac940_0, 0, 32;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x56551c7acb00_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56551c7ac940_0, 0, 32;
    %jmp T_9.23;
T_9.20 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56551c7ac940_0, 0, 32;
    %jmp T_9.23;
T_9.21 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x56551c7aca20_0;
    %load/vec4a v0x56551c7abfa0, 4;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56551c7ac940_0, 0, 32;
    %jmp T_9.23;
T_9.23 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56551c756340;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56551c7bca00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56551c7bc920_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x56551c756340;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56551c7bc7a0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56551c7bc7a0_0, 0;
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56551c756340;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56551c7bcbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56551c7bc210_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56551c7bc150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56551c7bc2b0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56551c7bcbc0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x56551c756340;
T_13 ;
    %vpi_call 3 96 "$dumpfile", "riscv_output.vcd" {0 0 0};
    %vpi_call 3 97 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x56551c756340;
T_14 ;
    %delay 200000, 0;
    %vpi_call 3 99 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x56551c756340;
T_15 ;
    %wait E_0x56551c6ea6d0;
    %load/vec4 v0x56551c7bc3f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 32;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 32;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 32;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 32;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 32;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 32;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 32;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 32;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 32;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 32;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 32;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 32;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 32;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 32;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 32;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %dup/vec4;
    %pushi/vec4 92, 0, 32;
    %cmp/u;
    %jmp/1 T_15.20, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 32;
    %cmp/u;
    %jmp/1 T_15.21, 6;
    %dup/vec4;
    %pushi/vec4 100, 0, 32;
    %cmp/u;
    %jmp/1 T_15.22, 6;
    %dup/vec4;
    %pushi/vec4 104, 0, 32;
    %cmp/u;
    %jmp/1 T_15.23, 6;
    %dup/vec4;
    %pushi/vec4 108, 0, 32;
    %cmp/u;
    %jmp/1 T_15.24, 6;
    %dup/vec4;
    %pushi/vec4 112, 0, 32;
    %cmp/u;
    %jmp/1 T_15.25, 6;
    %dup/vec4;
    %pushi/vec4 116, 0, 32;
    %cmp/u;
    %jmp/1 T_15.26, 6;
    %dup/vec4;
    %pushi/vec4 120, 0, 32;
    %cmp/u;
    %jmp/1 T_15.27, 6;
    %dup/vec4;
    %pushi/vec4 124, 0, 32;
    %cmp/u;
    %jmp/1 T_15.28, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 32;
    %cmp/u;
    %jmp/1 T_15.29, 6;
    %dup/vec4;
    %pushi/vec4 144, 0, 32;
    %cmp/u;
    %jmp/1 T_15.30, 6;
    %dup/vec4;
    %pushi/vec4 156, 0, 32;
    %cmp/u;
    %jmp/1 T_15.31, 6;
    %dup/vec4;
    %pushi/vec4 172, 0, 32;
    %cmp/u;
    %jmp/1 T_15.32, 6;
    %dup/vec4;
    %pushi/vec4 184, 0, 32;
    %cmp/u;
    %jmp/1 T_15.33, 6;
    %dup/vec4;
    %pushi/vec4 200, 0, 32;
    %cmp/u;
    %jmp/1 T_15.34, 6;
    %dup/vec4;
    %pushi/vec4 212, 0, 32;
    %cmp/u;
    %jmp/1 T_15.35, 6;
    %dup/vec4;
    %pushi/vec4 228, 0, 32;
    %cmp/u;
    %jmp/1 T_15.36, 6;
    %dup/vec4;
    %pushi/vec4 240, 0, 32;
    %cmp/u;
    %jmp/1 T_15.37, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_15.38, 6;
    %dup/vec4;
    %pushi/vec4 268, 0, 32;
    %cmp/u;
    %jmp/1 T_15.39, 6;
    %dup/vec4;
    %pushi/vec4 284, 0, 32;
    %cmp/u;
    %jmp/1 T_15.40, 6;
    %dup/vec4;
    %pushi/vec4 296, 0, 32;
    %cmp/u;
    %jmp/1 T_15.41, 6;
    %dup/vec4;
    %pushi/vec4 308, 0, 32;
    %cmp/u;
    %jmp/1 T_15.42, 6;
    %dup/vec4;
    %pushi/vec4 312, 0, 32;
    %cmp/u;
    %jmp/1 T_15.43, 6;
    %jmp T_15.44;
T_15.0 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 4294967293, 0, 32;
    %jmp/0xz  T_15.45, 6;
    %vpi_call 3 105 "$display", "1. addi implementation is correct for x0 " {0 0 0};
    %jmp T_15.46;
T_15.45 ;
    %vpi_call 3 107 "$display", "1. addi implementation for x0 is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.46 ;
    %jmp T_15.44;
T_15.1 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_15.47, 6;
    %vpi_call 3 114 "$display", "2. addi implementation is correct " {0 0 0};
    %jmp T_15.48;
T_15.47 ;
    %vpi_call 3 116 "$display", "2. addi implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.48 ;
    %jmp T_15.44;
T_15.2 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_15.49, 6;
    %vpi_call 3 123 "$display", "3. slli implementation is correct " {0 0 0};
    %jmp T_15.50;
T_15.49 ;
    %vpi_call 3 125 "$display", "3. slli implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.50 ;
    %jmp T_15.44;
T_15.3 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.51, 6;
    %vpi_call 3 132 "$display", "4. slti implementation is correct " {0 0 0};
    %jmp T_15.52;
T_15.51 ;
    %vpi_call 3 134 "$display", "4. slti implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.52 ;
    %jmp T_15.44;
T_15.4 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.53, 6;
    %vpi_call 3 141 "$display", "5. sltiu implementation is correct " {0 0 0};
    %jmp T_15.54;
T_15.53 ;
    %vpi_call 3 143 "$display", "5. sltiu implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.54 ;
    %jmp T_15.44;
T_15.5 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.55, 6;
    %vpi_call 3 150 "$display", "6. xori implementation is correct " {0 0 0};
    %jmp T_15.56;
T_15.55 ;
    %vpi_call 3 152 "$display", "6. xori implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.56 ;
    %jmp T_15.44;
T_15.6 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 536870911, 0, 32;
    %jmp/0xz  T_15.57, 6;
    %vpi_call 3 159 "$display", "7. srli implementation is correct " {0 0 0};
    %jmp T_15.58;
T_15.57 ;
    %vpi_call 3 161 "$display", "7. srli implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.58 ;
    %jmp T_15.44;
T_15.7 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_15.59, 6;
    %vpi_call 3 168 "$display", "8. srai implementation is correct " {0 0 0};
    %jmp T_15.60;
T_15.59 ;
    %vpi_call 3 170 "$display", "8. srai implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.60 ;
    %jmp T_15.44;
T_15.8 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_15.61, 6;
    %vpi_call 3 177 "$display", "9. ori implementation is correct " {0 0 0};
    %jmp T_15.62;
T_15.61 ;
    %vpi_call 3 179 "$display", "9. ori implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.62 ;
    %jmp T_15.44;
T_15.9 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.63, 6;
    %vpi_call 3 186 "$display", "10. andi implementation is correct" {0 0 0};
    %jmp T_15.64;
T_15.63 ;
    %vpi_call 3 188 "$display", "10. andi implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.64 ;
    %jmp T_15.44;
T_15.10 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_15.65, 6;
    %vpi_call 3 195 "$display", "11. add implementation is correct " {0 0 0};
    %jmp T_15.66;
T_15.65 ;
    %vpi_call 3 197 "$display", "11. add implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.66 ;
    %jmp T_15.44;
T_15.11 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_15.67, 6;
    %vpi_call 3 204 "$display", "12. sub implementation is correct " {0 0 0};
    %jmp T_15.68;
T_15.67 ;
    %vpi_call 3 206 "$display", "12. sub implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.68 ;
    %jmp T_15.44;
T_15.12 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_15.69, 6;
    %vpi_call 3 214 "$display", "13. sll implementation is correct " {0 0 0};
    %jmp T_15.70;
T_15.69 ;
    %vpi_call 3 216 "$display", "13. sll implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.70 ;
    %jmp T_15.44;
T_15.13 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.71, 6;
    %vpi_call 3 223 "$display", "14. slt implementation is correct " {0 0 0};
    %jmp T_15.72;
T_15.71 ;
    %vpi_call 3 225 "$display", "14. slt implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.72 ;
    %jmp T_15.44;
T_15.14 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.73, 6;
    %vpi_call 3 232 "$display", "15. sltu implementation is correct " {0 0 0};
    %jmp T_15.74;
T_15.73 ;
    %vpi_call 3 234 "$display", "15. sltu implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.74 ;
    %jmp T_15.44;
T_15.15 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_15.75, 6;
    %vpi_call 3 241 "$display", "16. xor implementation is correct " {0 0 0};
    %jmp T_15.76;
T_15.75 ;
    %vpi_call 3 243 "$display", "16. xor implementation is incorrect" {0 0 0};
T_15.76 ;
    %jmp T_15.44;
T_15.16 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_15.77, 6;
    %vpi_call 3 249 "$display", "17. srl implementation is correct " {0 0 0};
    %jmp T_15.78;
T_15.77 ;
    %vpi_call 3 251 "$display", "17. srl implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.78 ;
    %jmp T_15.44;
T_15.17 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_15.79, 6;
    %vpi_call 3 258 "$display", "18. sra implementation is correct " {0 0 0};
    %jmp T_15.80;
T_15.79 ;
    %vpi_call 3 260 "$display", "18. sra implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.80 ;
    %jmp T_15.44;
T_15.18 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_15.81, 6;
    %vpi_call 3 267 "$display", "19. or implementation is correct " {0 0 0};
    %jmp T_15.82;
T_15.81 ;
    %vpi_call 3 269 "$display", "19. or implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.82 ;
    %jmp T_15.44;
T_15.19 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.83, 6;
    %vpi_call 3 276 "$display", "20. and implementation is correct " {0 0 0};
    %jmp T_15.84;
T_15.83 ;
    %vpi_call 3 278 "$display", "20. and implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.84 ;
    %jmp T_15.44;
T_15.20 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 33554432, 0, 32;
    %jmp/0xz  T_15.85, 6;
    %vpi_call 3 285 "$display", "21. lui implementation is correct " {0 0 0};
    %jmp T_15.86;
T_15.85 ;
    %vpi_call 3 287 "$display", "21. lui implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.86 ;
    %jmp T_15.44;
T_15.21 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 33554528, 0, 32;
    %jmp/0xz  T_15.87, 6;
    %vpi_call 3 294 "$display", "22. auipc implementation is correct " {0 0 0};
    %jmp T_15.88;
T_15.87 ;
    %vpi_call 3 296 "$display", "22. auipc implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.88 ;
    %jmp T_15.44;
T_15.22 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc350_0;
    %load/vec4 v0x56551c7bcbc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.89, 8;
    %load/vec4 v0x56551c7bc070_0;
    %pushi/vec4 33, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x56551c7bc6e0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.91, 8;
    %vpi_call 3 305 "$display", "23. sb implementation is correct" {0 0 0};
    %jmp T_15.92;
T_15.91 ;
    %vpi_call 3 307 "$display", "23. sb implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.92 ;
T_15.89 ;
    %jmp T_15.44;
T_15.23 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc350_0;
    %load/vec4 v0x56551c7bcbc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.93, 8;
    %load/vec4 v0x56551c7bc070_0;
    %pushi/vec4 38, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x56551c7bc6e0_0;
    %pushi/vec4 4294967293, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.95, 8;
    %vpi_call 3 317 "$display", "24. sh implementation is correct" {0 0 0};
    %jmp T_15.96;
T_15.95 ;
    %vpi_call 3 319 "$display", "24. sh implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.96 ;
T_15.93 ;
    %jmp T_15.44;
T_15.24 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc350_0;
    %load/vec4 v0x56551c7bcbc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.97, 8;
    %load/vec4 v0x56551c7bc070_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x56551c7bc6e0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.99, 8;
    %vpi_call 3 329 "$display", "25. sw implementation is correct" {0 0 0};
    %jmp T_15.100;
T_15.99 ;
    %vpi_call 3 331 "$display", "25. sw implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.100 ;
T_15.97 ;
    %jmp T_15.44;
T_15.25 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc070_0;
    %pushi/vec4 33, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x56551c7bc640_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.101, 8;
    %vpi_call 3 339 "$display", "26. lb implementation is correct" {0 0 0};
    %jmp T_15.102;
T_15.101 ;
    %vpi_call 3 341 "$display", "26. lb implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.102 ;
    %jmp T_15.44;
T_15.26 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc070_0;
    %pushi/vec4 38, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x56551c7bc640_0;
    %pushi/vec4 4294967293, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.103, 8;
    %vpi_call 3 348 "$display", "27. lh implementation is correct" {0 0 0};
    %jmp T_15.104;
T_15.103 ;
    %vpi_call 3 350 "$display", "27. lh implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.104 ;
    %jmp T_15.44;
T_15.27 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc070_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x56551c7bc640_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.105, 8;
    %vpi_call 3 357 "$display", "28. lw implementation is correct" {0 0 0};
    %jmp T_15.106;
T_15.105 ;
    %vpi_call 3 359 "$display", "28. lw implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.106 ;
    %jmp T_15.44;
T_15.28 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc070_0;
    %pushi/vec4 33, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x56551c7bc640_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.107, 8;
    %vpi_call 3 366 "$display", "29. lbu implementation is correct" {0 0 0};
    %jmp T_15.108;
T_15.107 ;
    %vpi_call 3 368 "$display", "29. lbu implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.108 ;
    %jmp T_15.44;
T_15.29 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc070_0;
    %pushi/vec4 38, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x56551c7bc640_0;
    %pushi/vec4 65533, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.109, 8;
    %vpi_call 3 375 "$display", "30. lhu implementation is correct" {0 0 0};
    %jmp T_15.110;
T_15.109 ;
    %vpi_call 3 377 "$display", "30. lhu implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.110 ;
    %jmp T_15.44;
T_15.30 ;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_15.111, 5;
    %vpi_call 3 383 "$display", "31. blt is executing" {0 0 0};
    %jmp T_15.112;
T_15.111 ;
    %vpi_call 3 385 "$display", "blt struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56551c7bc920_0, 0, 32;
    %vpi_call 3 387 "$stop" {0 0 0};
T_15.112 ;
    %jmp T_15.44;
T_15.31 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_15.113, 6;
    %vpi_call 3 393 "$display", "31. blt implementation is correct " {0 0 0};
    %jmp T_15.114;
T_15.113 ;
    %vpi_call 3 395 "$display", "31. blt implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.114 ;
    %jmp T_15.44;
T_15.32 ;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/u 11, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_15.115, 5;
    %vpi_call 3 401 "$display", "32. bge is executing" {0 0 0};
    %jmp T_15.116;
T_15.115 ;
    %vpi_call 3 403 "$display", "bge struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56551c7bc920_0, 0, 32;
    %vpi_call 3 405 "$stop" {0 0 0};
T_15.116 ;
    %jmp T_15.44;
T_15.33 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 4294967290, 0, 32;
    %jmp/0xz  T_15.117, 6;
    %vpi_call 3 411 "$display", "32. bge implementation is correct" {0 0 0};
    %jmp T_15.118;
T_15.117 ;
    %vpi_call 3 413 "$display", "32. bge implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.118 ;
    %jmp T_15.44;
T_15.34 ;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_15.119, 5;
    %vpi_call 3 419 "$display", "33. bltu is executing" {0 0 0};
    %jmp T_15.120;
T_15.119 ;
    %vpi_call 3 421 "$display", "bltu struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56551c7bc920_0, 0, 32;
    %vpi_call 3 423 "$stop" {0 0 0};
T_15.120 ;
    %jmp T_15.44;
T_15.35 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_15.121, 6;
    %vpi_call 3 429 "$display", "33. bltu implementation is correct " {0 0 0};
    %jmp T_15.122;
T_15.121 ;
    %vpi_call 3 431 "$display", "33. bltu implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.122 ;
    %jmp T_15.44;
T_15.36 ;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_15.123, 5;
    %vpi_call 3 437 "$display", "34. bgeu is executing" {0 0 0};
    %jmp T_15.124;
T_15.123 ;
    %vpi_call 3 439 "$display", "bgeu struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56551c7bc920_0, 0, 32;
    %vpi_call 3 441 "$stop" {0 0 0};
T_15.124 ;
    %jmp T_15.44;
T_15.37 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.125, 6;
    %vpi_call 3 447 "$display", "34. bgeu implementation is correct " {0 0 0};
    %jmp T_15.126;
T_15.125 ;
    %vpi_call 3 449 "$display", "34. bgeu implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.126 ;
    %jmp T_15.44;
T_15.38 ;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_15.127, 5;
    %vpi_call 3 455 "$display", "35. bne is executing" {0 0 0};
    %jmp T_15.128;
T_15.127 ;
    %vpi_call 3 457 "$display", "bne struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56551c7bc920_0, 0, 32;
    %vpi_call 3 459 "$stop" {0 0 0};
T_15.128 ;
    %jmp T_15.44;
T_15.39 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_15.129, 6;
    %vpi_call 3 465 "$display", "35. bne implementation is correct " {0 0 0};
    %jmp T_15.130;
T_15.129 ;
    %vpi_call 3 467 "$display", "35. bne implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.130 ;
    %jmp T_15.44;
T_15.40 ;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_15.131, 5;
    %vpi_call 3 473 "$display", "36. beq is executing" {0 0 0};
    %jmp T_15.132;
T_15.131 ;
    %vpi_call 3 475 "$display", "beq struck in loop" {0 0 0};
    %vpi_call 3 476 "$stop" {0 0 0};
T_15.132 ;
    %jmp T_15.44;
T_15.41 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_15.133, 6;
    %vpi_call 3 482 "$display", "36. beq implementation is correct " {0 0 0};
    %jmp T_15.134;
T_15.133 ;
    %vpi_call 3 484 "$display", "36. beq implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.134 ;
    %jmp T_15.44;
T_15.42 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 304, 0, 32;
    %jmp/0xz  T_15.135, 6;
    %vpi_call 3 491 "$display", "37. jalr implementation is correct " {0 0 0};
    %jmp T_15.136;
T_15.135 ;
    %vpi_call 3 493 "$display", "37. jalr implementation is incorrect" {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bc840_0, 0, 32;
T_15.136 ;
    %jmp T_15.44;
T_15.43 ;
    %load/vec4 v0x56551c7bcae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56551c7bcae0_0, 0, 32;
    %load/vec4 v0x56551c7bc640_0;
    %cmpi/e 316, 0, 32;
    %jmp/0xz  T_15.137, 6;
    %vpi_call 3 500 "$display", "38. jal implementation is correct " {0 0 0};
    %jmp T_15.138;
T_15.137 ;
    %vpi_call 3 502 "$display", "38. jal implementation is incorrect" {0 0 0};
T_15.138 ;
    %jmp T_15.44;
T_15.44 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x56551c756340;
T_16 ;
    %wait E_0x56551c6ea6d0;
    %load/vec4 v0x56551c7bcae0_0;
    %cmpi/s 38, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0x56551c7bc920_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_16.0, 4;
    %vpi_call 3 511 "$display", "Faulty Instructions => %d", v0x56551c7bc840_0 {0 0 0};
    %load/vec4 v0x56551c7bc840_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.2, 6;
    %vpi_func 3 513 "$fopen" 32, "results.txt", "w" {0 0 0};
    %store/vec4 v0x56551c7bca00_0, 0, 32;
    %vpi_call 3 514 "$fdisplay", v0x56551c7bca00_0, "%02h", "Errors" {0 0 0};
    %vpi_call 3 515 "$display", "Error(s) encountered, please check your design!" {0 0 0};
    %vpi_call 3 516 "$fclose", v0x56551c7bca00_0 {0 0 0};
    %jmp T_16.3;
T_16.2 ;
    %vpi_func 3 519 "$fopen" 32, "results.txt", "w" {0 0 0};
    %store/vec4 v0x56551c7bca00_0, 0, 32;
    %vpi_call 3 520 "$fdisplay", v0x56551c7bca00_0, "%02h", "No Errors" {0 0 0};
    %vpi_call 3 521 "$display", "No errors encountered, congratulations!" {0 0 0};
    %vpi_call 3 522 "$fclose", v0x56551c7bca00_0 {0 0 0};
T_16.3 ;
    %vpi_call 3 524 "$stop" {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "/home/shivashankarb/class_assignments/riscv_design/mux3.v";
    "tb.v";
    "/home/shivashankarb/class_assignments/riscv_design/top_riscv_cpu.v";
    "/home/shivashankarb/class_assignments/riscv_design/data_mem.v";
    "/home/shivashankarb/class_assignments/riscv_design/instr_mem.v";
    "/home/shivashankarb/class_assignments/riscv_design/riscv_cpu.v";
    "/home/shivashankarb/class_assignments/riscv_design/controller.v";
    "/home/shivashankarb/class_assignments/riscv_design/alu_decoder.v";
    "/home/shivashankarb/class_assignments/riscv_design/main_decoder.v";
    "/home/shivashankarb/class_assignments/riscv_design/datapath.v";
    "/home/shivashankarb/class_assignments/riscv_design/alu.v";
    "/home/shivashankarb/class_assignments/riscv_design/adder.v";
    "/home/shivashankarb/class_assignments/riscv_design/imm_extend.v";
    "/home/shivashankarb/class_assignments/riscv_design/mux2.v";
    "/home/shivashankarb/class_assignments/riscv_design/reset_ff.v";
    "/home/shivashankarb/class_assignments/riscv_design/mux4.v";
    "/home/shivashankarb/class_assignments/riscv_design/reg_file.v";
