D:/SEMICON_VERILOG_COURCES/week_6/testcase/basic_test.v {1 {vlog -work work -vopt D:/SEMICON_VERILOG_COURCES/week_6/testcase/basic_test.v
QuestaSim-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
-- Compiling module basic_test

Top level modules:
	basic_test

} {} {}} D:/SEMICON_VERILOG_COURCES/week_6/rtl/decoder_sub1.v {1 {vlog -work work -vopt D:/SEMICON_VERILOG_COURCES/week_6/rtl/decoder_sub1.v
QuestaSim-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
-- Compiling module decoder_sub

Top level modules:
	decoder_sub

} {} {}} D:/SEMICON_VERILOG_COURCES/week_6/rtl/register.v {1 {vlog -work work -vopt D:/SEMICON_VERILOG_COURCES/week_6/rtl/register.v
QuestaSim-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
-- Compiling module register

Top level modules:
	register

} {} {}} D:/SEMICON_VERILOG_COURCES/week_6/testbench/decoder_tb.v {1 {vlog -work work -vopt D:/SEMICON_VERILOG_COURCES/week_6/testbench/decoder_tb.v
QuestaSim-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
-- Compiling module decoder_tb

Top level modules:
	decoder_tb

} {} {}} D:/SEMICON_VERILOG_COURCES/week_6/vip/cpu_model.v {1 {vlog -work work -vopt D:/SEMICON_VERILOG_COURCES/week_6/vip/cpu_model.v
QuestaSim-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
-- Compiling module CPU_model

Top level modules:
	CPU_model

} {} {}} D:/SEMICON_VERILOG_COURCES/week_6/vip/system_signals.v {1 {vlog -work work -vopt D:/SEMICON_VERILOG_COURCES/week_6/vip/system_signals.v
QuestaSim-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
-- Compiling module system_signal

Top level modules:
	system_signal

} {} {}} D:/SEMICON_VERILOG_COURCES/week_6/rtl/decoder.v {1 {vlog -work work -vopt D:/SEMICON_VERILOG_COURCES/week_6/rtl/decoder.v
QuestaSim-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
-- Compiling module decoder

Top level modules:
	decoder

} {} {}}
