// dcs_control_beh.v generated by Lattice IP Model Creator version 1
// created on Mon, Jan 30, 2017 10:09:02 AM
// Copyright(c) 2007 Lattice Semiconductor Corporation. All rights reserved
// obfuscator_exe version 1.mar0807

// top
















































`define ESC_SEQ		32'b1111_1111_1111_1111_1111_1111_1000_0100 
`timescale 1 ns / 100 ps
module dcs_control (
    input	clk,
    input	reset_n,
    input	start_i,		
    input	escape_i,		
    input	stop_i,
    input [7:0]	data_i,
    input	rom_done_i,

    output reg	ready_o,
    output reg	done_o,
    output reg	lp_o,
    output reg	ln_o
);
reg	start_r;
reg	of7ff34;
reg	kqff9a4;
reg	hbfcd20;
reg	nre6907;
reg	uk3483f;
reg [31:0]	ira41f9, hq20fcd;
reg [4:0]	wl7e6a;
reg                     vk3f354;
reg vvf9aa3;
reg vvcd51f;
reg sh6a8fe;
reg [7 : 0] of547f5;
reg uka3fad;
reg ym1fd69;
reg byfeb49;
reg kqf5a4a;
reg fcad251;
reg ne6928b;
reg [31 : 0] yk4945b;
reg [31 : 0] rt4a2d8;
reg [4 : 0] qt516c7;
reg nt8b63d;
reg [2047:0] kd5b1ef;
wire [13:0] rtd8f7c;

localparam vvc7be6 = 14,ph3df36 = 32'hfdffc68b;
localparam [31:0] wwef9b7 = ph3df36;
localparam fne6dcb = ph3df36 & 4'hf;
localparam [11:0] bab72fc = 'h7ff;
wire [(1 << fne6dcb) -1:0] eacbf18;
reg [vvc7be6-1:0] thfc607;
reg [fne6dcb-1:0] an181f6 [0:1];
reg [fne6dcb-1:0] mt7dab;
reg sw3ed5c;
integer thf6ae0;
integer xlb5706;



always @(*) begin    hbfcd20	= vvf9aa3 & ~start_r;    nre6907	= vvcd51f & ~ym1fd69;        hq20fcd[31:30]	= of547f5[0] ? 2'b10 : 2'b01;    hq20fcd[29:28]	= 2'b00;    hq20fcd[27:26]	= of547f5[1] ? 2'b10 : 2'b01;    hq20fcd[25:24]	= 2'b00;    hq20fcd[23:22]	= of547f5[2] ? 2'b10 : 2'b01;    hq20fcd[21:20]	= 2'b00;    hq20fcd[19:18]	= of547f5[3] ? 2'b10 : 2'b01;    hq20fcd[17:16]	= 2'b00;    hq20fcd[15:14]	= of547f5[4] ? 2'b10 : 2'b01;    hq20fcd[13:12]	= 2'b00;    hq20fcd[11:10]	= of547f5[5] ? 2'b10 : 2'b01;    hq20fcd[9:8]	= 2'b00;    hq20fcd[7:6]	= of547f5[6] ? 2'b10 : 2'b01;    hq20fcd[5:4]	= 2'b00;    hq20fcd[3:2]	= of547f5[7] ? 2'b10 : 2'b01;    hq20fcd[1:0]	= 2'b00;

end

always @(posedge clk or negedge reset_n)    if (!reset_n) begin	start_r	<= 0;	of7ff34	<= 0;	kqff9a4	<= 0;	ira41f9	<= 0;	wl7e6a	<= 0;	lp_o	<= 1;	ln_o	<= 1;	ready_o	<= 0;	done_o	<= 0;    end    else begin	start_r	<= vvf9aa3;	of7ff34	<= vvcd51f;	kqff9a4	<= sh6a8fe;	ira41f9	<= fcad251	? `ESC_SEQ :   kqf5a4a	? rt4a2d8 : yk4945b;	wl7e6a	<= (kqf5a4a | fcad251) ? 5'd16	:   (qt516c7 > 0)   ? qt516c7 - 1	: 0;	lp_o	<= (qt516c7 > 0)	? yk4945b[2*qt516c7-1]	:   sh6a8fe	? 1'b1	: lp_o;	ln_o	<= (qt516c7 > 0)	? yk4945b[2*qt516c7-2]	:   byfeb49	? 1'b1	: ln_o;        ready_o	<= (qt516c7 <=3) & ~vvf9aa3 & ~vvcd51f;	done_o	<= uka3fad & byfeb49 ? 1'b1 : done_o;    end
always@* begin vvf9aa3<=rtd8f7c[0];vvcd51f<=rtd8f7c[1];sh6a8fe<=rtd8f7c[2];of547f5<={data_i>>1,rtd8f7c[3]};uka3fad<=rtd8f7c[4];ym1fd69<=rtd8f7c[5];byfeb49<=rtd8f7c[6];kqf5a4a<=rtd8f7c[7];fcad251<=rtd8f7c[8];ne6928b<=rtd8f7c[9];yk4945b<={ira41f9>>1,rtd8f7c[10]};rt4a2d8<={hq20fcd>>1,rtd8f7c[11]};qt516c7<={wl7e6a>>1,rtd8f7c[12]};nt8b63d<=rtd8f7c[13];end
always@* begin kd5b1ef[2047]<=escape_i;kd5b1ef[2046]<=stop_i;kd5b1ef[2044]<=data_i[0];kd5b1ef[2040]<=rom_done_i;kd5b1ef[2032]<=of7ff34;kd5b1ef[2017]<=kqff9a4;kd5b1ef[1987]<=hbfcd20;kd5b1ef[1926]<=nre6907;kd5b1ef[1805]<=uk3483f;kd5b1ef[1562]<=ira41f9[0];kd5b1ef[1076]<=hq20fcd[0];kd5b1ef[1023]<=start_i;kd5b1ef[209]<=vk3f354;kd5b1ef[104]<=wl7e6a[0];end         assign eacbf18 = kd5b1ef,rtd8f7c = thfc607; initial begin thf6ae0 = $fopen(".fred"); $fdisplay( thf6ae0, "%3h\n%3h", (wwef9b7 >> 4) & bab72fc, (wwef9b7 >> (fne6dcb+4)) & bab72fc ); $fclose(thf6ae0); $readmemh(".fred", an181f6); end always @ (eacbf18) begin mt7dab = an181f6[1]; for (xlb5706=0; xlb5706<vvc7be6; xlb5706=xlb5706+1) begin thfc607[xlb5706] = eacbf18[mt7dab]; sw3ed5c = ^(mt7dab & an181f6[0]); mt7dab = {mt7dab, sw3ed5c}; end end 
endmodule

