

================================================================
== Vivado HLS Report for 'Compult'
================================================================
* Date:           Fri Jun 19 21:51:32 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        mpc_pso
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.88|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  148169|  151445|  148170|  151446|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+--------+--------+--------+--------+---------+
        |                            |                 |     Latency     |     Interval    | Pipeline|
        |          Instance          |      Module     |   min  |   max  |   min  |   max  |   Type  |
        +----------------------------+-----------------+--------+--------+--------+--------+---------+
        |grp_Compult_mpc_pso_fu_113  |Compult_mpc_pso  |  148158|  151434|  148158|  151434|   none  |
        +----------------------------+-----------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      0|    589|
|FIFO             |        -|      -|      -|      -|
|Instance         |        5|     74|   7148|  11498|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      6|
|Register         |        -|      -|    457|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        5|     74|   7605|  12093|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        4|     92|     21|     68|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+-------+------+-------+
    |            Instance           |           Module          | BRAM_18K| DSP48E|  FF  |  LUT  |
    +-------------------------------+---------------------------+---------+-------+------+-------+
    |grp_Compult_mpc_pso_fu_113     |Compult_mpc_pso            |        5|     72|  7148|  11498|
    |Compult_mul_32s_10ns_42_3_U59  |Compult_mul_32s_10ns_42_3  |        0|      2|     0|      0|
    +-------------------------------+---------------------------+---------+-------+------+-------+
    |Total                          |                           |        5|     74|  7148|  11498|
    +-------------------------------+---------------------------+---------+-------+------+-------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_19_fu_187_p2               |     +    |      0|  0|  30|          30|          30|
    |p_Val2_33_fu_619_p2               |     +    |      0|  0|  31|          31|          31|
    |p_Val2_22_fu_231_p2               |     -    |      0|  0|  31|          31|          31|
    |p_Val2_28_fu_474_p2               |     -    |      0|  0|  33|          33|          33|
    |dx2_V_fu_590_p3                   |  Select  |      0|  0|  30|           1|          30|
    |p_Val2_101_mux_i_fu_577_p3        |  Select  |      0|  0|  30|           1|          29|
    |p_Val2_108_mux_fu_672_p3          |  Select  |      0|  0|  30|           1|          29|
    |p_Val2_20_fu_213_p3               |  Select  |      0|  0|  30|           1|          29|
    |p_Val2_26_fu_455_p3               |  Select  |      0|  0|  32|           1|          32|
    |p_Val2_3_i_fu_584_p3              |  Select  |      0|  0|  31|           1|          31|
    |p_Val2_94_mux_i_fu_287_p3         |  Select  |      0|  0|  30|           1|          29|
    |p_Val2_97_mux_i_fu_439_p3         |  Select  |      0|  0|  32|           1|          31|
    |p_Val2_i4_fu_447_p3               |  Select  |      0|  0|  33|           1|          33|
    |p_Val2_i_fu_294_p3                |  Select  |      0|  0|  31|           1|          31|
    |p_Val2_s_42_fu_679_p3             |  Select  |      0|  0|  31|           1|          31|
    |tmp_20_fu_686_p3                  |  Select  |      0|  0|  30|           1|          30|
    |tmp_21_fu_301_p3                  |  Select  |      0|  0|  30|           1|          30|
    |brmerge40_demorgan_i_i_fu_397_p2  |    and   |      0|  0|   1|           1|           1|
    |overflow_4_fu_413_p2              |    and   |      0|  0|   1|           1|           1|
    |overflow_5_fu_528_p2              |    and   |      0|  0|   1|           1|           1|
    |overflow_fu_207_p2                |    and   |      0|  0|   1|           1|           1|
    |qb_assign_6_fu_177_p2             |    and   |      0|  0|   1|           1|           1|
    |qb_assign_8_fu_378_p2             |    and   |      0|  0|   1|           1|           1|
    |underflow_3_fu_423_p2             |    and   |      0|  0|   1|           1|           1|
    |underflow_4_fu_552_p2             |    and   |      0|  0|   1|           1|           1|
    |underflow_5_fu_653_p2             |    and   |      0|  0|   1|           1|           1|
    |underflow_fu_268_p2               |    and   |      0|  0|   1|           1|           1|
    |Range1_all_ones_fu_382_p2         |   icmp   |      0|  0|   8|           8|           2|
    |p_not38_i_i_fu_540_p2             |   icmp   |      0|  0|   3|           3|           2|
    |p_not_i5_i_fu_510_p2              |   icmp   |      0|  0|   3|           3|           1|
    |p_not_i_i_fu_387_p2               |   icmp   |      0|  0|   8|           8|           1|
    |brmerge2_i_fu_572_p2              |    or    |      0|  0|   1|           1|           1|
    |brmerge39_i_i_fu_546_p2           |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_667_p2                 |    or    |      0|  0|   1|           1|           1|
    |brmerge_i6_fu_282_p2              |    or    |      0|  0|   1|           1|           1|
    |brmerge_i6_i_fu_516_p2            |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i2_fu_392_p2            |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i5_i_fu_563_p2          |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_i3_fu_428_p2          |    or    |      0|  0|   1|           1|           1|
    |r_i_i_fu_171_p2                   |    or    |      0|  0|   1|           1|           1|
    |tmp7_fu_434_p2                    |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_fu_658_p2             |    xor   |      0|  0|   1|           1|           1|
    |brmerge_i_i_i_fu_273_p2           |    xor   |      0|  0|   1|           1|           1|
    |isneg_not_fu_662_p2               |    xor   |      0|  0|   2|           1|           2|
    |isneg_not_i_fu_277_p2             |    xor   |      0|  0|   2|           1|           2|
    |newsignbit_0_not_i_i_fu_534_p2    |    xor   |      0|  0|   2|           1|           2|
    |tmp_15_fu_201_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_19_fu_648_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_34_i_fu_408_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_36_i_fu_263_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_37_i6_fu_522_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_fu_418_p2                     |    xor   |      0|  0|   2|           1|           2|
    |underflow_16_not_i_fu_567_p2      |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 589|         192|         568|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   6|         13|    1|         13|
    +-----------+----+-----------+-----+-----------+
    |Total      |   6|         13|    1|         13|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |  12|   0|   12|          0|
    |brmerge40_demorgan_i_i_reg_793                    |   1|   0|    1|          0|
    |brmerge_i_i2_reg_788                              |   1|   0|    1|          0|
    |du_V_reg_840                                      |  27|   0|   29|          2|
    |dx1_V_reg_740                                     |  30|   0|   32|          2|
    |dx2_V_reg_829                                     |  30|   0|   30|          0|
    |grp_Compult_mpc_pso_fu_113_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |isneg_3_reg_845                                   |   1|   0|    1|          0|
    |isneg_reg_715                                     |   1|   0|    1|          0|
    |newsignbit_4_reg_761                              |   1|   0|    1|          0|
    |newsignbit_6_reg_858                              |   1|   0|    1|          0|
    |newsignbit_reg_728                                |   1|   0|    1|          0|
    |overflow_5_reg_811                                |   1|   0|    1|          0|
    |overflow_reg_705                                  |   1|   0|    1|          0|
    |p_Result_20_i_reg_777                             |   8|   0|    8|          0|
    |p_Val2_19_reg_700                                 |  30|   0|   30|          0|
    |p_Val2_20_reg_710                                 |  30|   0|   30|          0|
    |p_Val2_23_reg_722                                 |  30|   0|   30|          0|
    |p_Val2_26_reg_799                                 |  32|   0|   32|          0|
    |p_Val2_29_reg_805                                 |  30|   0|   30|          0|
    |p_Val2_34_reg_852                                 |  30|   0|   30|          0|
    |qb_assign_8_reg_783                               |   1|   0|    1|          0|
    |qbit_3_reg_756                                    |   1|   0|    1|          0|
    |signbit_reg_750                                   |   1|   0|    1|          0|
    |tmp_16_reg_772                                    |  31|   0|   31|          0|
    |tmp_21_reg_735                                    |  30|   0|   30|          0|
    |tmp_58_reg_767                                    |   1|   0|    1|          0|
    |u_V                                               |  30|   0|   30|          0|
    |underflow_4_reg_817                               |   1|   0|    1|          0|
    |x1_1_V                                            |  30|   0|   30|          0|
    |x2_2_V                                            |  32|   0|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 457|   0|  461|          4|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    Compult   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    Compult   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    Compult   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    Compult   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    Compult   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    Compult   | return value |
|ap_return  | out |   30| ap_ctrl_hs |    Compult   | return value |
|y_in_V     |  in |   32|   ap_none  |    y_in_V    |    scalar    |
|ref_in_V   |  in |   30|   ap_none  |   ref_in_V   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

