
---------- Begin Simulation Statistics ----------
final_tick                               873719284000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86755                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    87034                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11739.98                       # Real time elapsed on the host
host_tick_rate                               74422534                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018498066                       # Number of instructions simulated
sim_ops                                    1021779647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.873719                       # Number of seconds simulated
sim_ticks                                873719284000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.432552                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              120951672                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           138337118                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16603614                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        188330944                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16324718                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16453836                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          129118                       # Number of indirect misses.
system.cpu0.branchPred.lookups              239385709                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662656                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819898                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9838985                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016615                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28333466                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466263                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       59663963                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892414681                       # Number of instructions committed
system.cpu0.commit.committedOps             893236797                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1557168002                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.573629                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.381416                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1140781452     73.26%     73.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    243889948     15.66%     88.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     61013911      3.92%     92.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     54823013      3.52%     96.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     16150117      1.04%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5841736      0.38%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1967401      0.13%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4366958      0.28%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28333466      1.82%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1557168002                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341531                       # Number of function calls committed.
system.cpu0.commit.int_insts                863524846                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280414378                       # Number of loads committed
system.cpu0.commit.membars                    1641869                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641878      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491123429     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835040      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638717      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281234264     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109763404     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893236797                       # Class of committed instruction
system.cpu0.commit.refs                     390997703                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892414681                       # Number of Instructions Simulated
system.cpu0.committedOps                    893236797                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.928701                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.928701                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            189467446                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6769911                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           119868723                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             978028722                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               667211030                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                702539922                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9848901                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12953053                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3335052                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  239385709                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                180238720                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    900951201                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4238787                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1004058661                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          118                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33227096                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139081                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         654837295                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         137276390                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.583348                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1572402351                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.640666                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880585                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               843630959     53.65%     53.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               549141108     34.92%     88.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               111189663      7.07%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                51860695      3.30%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7440301      0.47%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6018002      0.38%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1449649      0.09%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643313      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28661      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1572402351                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      148798477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9880253                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               228750225                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.542001                       # Inst execution rate
system.cpu0.iew.exec_refs                   414252200                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 113473584                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              160379148                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            305384032                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1952329                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5249566                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117161411                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          952879447                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            300778616                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3499711                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            932891742                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1036949                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1937240                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9848901                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3830253                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        75442                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        18544438                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11871                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10909                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3644860                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24969654                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6578086                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10909                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       869175                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9011078                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                385329235                       # num instructions consuming a value
system.cpu0.iew.wb_count                    926437512                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.856558                       # average fanout of values written-back
system.cpu0.iew.wb_producers                330056736                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.538251                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     926469524                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1136684269                       # number of integer regfile reads
system.cpu0.int_regfile_writes              591874464                       # number of integer regfile writes
system.cpu0.ipc                              0.518484                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.518484                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643397      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            508975131     54.35%     54.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839509      0.84%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639154      0.18%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           302659026     32.32%     87.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113635170     12.14%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             936391454                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1006330                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001075                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 174208     17.31%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                716596     71.21%     88.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               115523     11.48%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             935754317                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3446250700                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    926437445                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1012531915                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 947043755                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                936391454                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5835692                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       59642646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            59249                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3369429                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27824491                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1572402351                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.595516                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.794897                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          878494081     55.87%     55.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          498620196     31.71%     87.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          160251615     10.19%     97.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27358846      1.74%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3994134      0.25%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3109026      0.20%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             404793      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             116214      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              53446      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1572402351                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.544034                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14536161                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2519006                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           305384032                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117161411                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1543                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1721200828                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    26237972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              167698144                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569166319                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3248725                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               680129142                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7163332                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 4366                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1179218618                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             968573939                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          622696808                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                692124765                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11345416                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9848901                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22312442                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                53530484                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1179218562                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        288957                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4654                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8788164                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4651                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2481716030                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1921041976                       # The number of ROB writes
system.cpu0.timesIdled                       20420740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1499                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.886988                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8982561                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9883220                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2086770                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13937274                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            252119                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         388384                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          136265                       # Number of indirect misses.
system.cpu1.branchPred.lookups               16249042                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24514                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819663                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1667222                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10298167                       # Number of branches committed
system.cpu1.commit.bw_lim_events               689301                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459637                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14379813                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41838500                       # Number of instructions committed
system.cpu1.commit.committedOps              42658338                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    233049444                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183044                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.778743                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    213518068     91.62%     91.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9751620      4.18%     95.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3668892      1.57%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3368826      1.45%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1131222      0.49%     99.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       190129      0.08%     99.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       647187      0.28%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        84199      0.04%     99.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       689301      0.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    233049444                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317208                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40173590                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551107                       # Number of loads committed
system.cpu1.commit.membars                    1639366                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639366      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24983317     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12370770     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3664744      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42658338                       # Class of committed instruction
system.cpu1.commit.refs                      16035526                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41838500                       # Number of Instructions Simulated
system.cpu1.committedOps                     42658338                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.648812                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.648812                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            188557822                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               423603                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8320908                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              64000106                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12359584                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31334186                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1668321                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               498484                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1900585                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   16249042                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9324513                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    222528587                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               374970                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      68483033                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4175738                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068753                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11203996                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9234680                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.289768                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         235820498                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.296335                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.757745                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               192315236     81.55%     81.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                27120288     11.50%     93.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                10471450      4.44%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3731817      1.58%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  970658      0.41%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  584135      0.25%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  595953      0.25%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3384      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27577      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           235820498                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         517341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1709087                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11730542                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.209783                       # Inst execution rate
system.cpu1.iew.exec_refs                    18182413                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5266443                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              166799765                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15037569                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1079927                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1818251                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6335905                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           57020835                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12915970                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1675452                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49579627                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                746341                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               648115                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1668321                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2212359                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39489                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          219441                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10659                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2264                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1656                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3486462                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1851486                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2264                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       723135                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        985952                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25144884                       # num instructions consuming a value
system.cpu1.iew.wb_count                     48714502                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.801794                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20161009                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.206122                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      48742024                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63395792                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31118069                       # number of integer regfile writes
system.cpu1.ipc                              0.177028                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177028                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639583      3.20%      3.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30929802     60.34%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14093497     27.50%     91.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4592042      8.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51255079                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     922285                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017994                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 147773     16.02%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                677594     73.47%     89.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                96915     10.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              50537766                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         339313507                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     48714490                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         71384451                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  53802170                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51255079                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3218665                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14362496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            60593                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        759028                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8699002                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    235820498                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.217348                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.647383                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202719735     85.96%     85.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           21939721      9.30%     95.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6882309      2.92%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2517097      1.07%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1205263      0.51%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             281278      0.12%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             179890      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              68973      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26232      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      235820498                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.216872                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8095587                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1454458                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15037569                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6335905                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu1.numCycles                       236337839                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1511092708                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              173511508                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27210648                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4436218                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14280250                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                695423                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9033                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             78628153                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              61363453                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39071174                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30939793                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10234787                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1668321                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15401508                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11860526                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        78628141                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         19118                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               781                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9080950                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           778                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   289397202                       # The number of ROB reads
system.cpu1.rob.rob_writes                  116853192                       # The number of ROB writes
system.cpu1.timesIdled                          34758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.822853                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9683105                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10901592                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2019494                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14576228                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            248739                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         330939                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           82200                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16973072                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24554                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819648                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1584228                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10228603                       # Number of branches committed
system.cpu2.commit.bw_lim_events               626806                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459624                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17658650                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41649641                       # Number of instructions committed
system.cpu2.commit.committedOps              42469479                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    230417290                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.184316                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.782086                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    211114200     91.62%     91.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9555196      4.15%     95.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3606616      1.57%     97.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3370735      1.46%     98.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1083032      0.47%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       201054      0.09%     99.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       780557      0.34%     99.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        79094      0.03%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       626806      0.27%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    230417290                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318210                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39994470                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490183                       # Number of loads committed
system.cpu2.commit.membars                    1639362                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639362      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24867973     58.55%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309831     28.99%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652172      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42469479                       # Class of committed instruction
system.cpu2.commit.refs                      15962015                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41649641                       # Number of Instructions Simulated
system.cpu2.committedOps                     42469479                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.620673                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.620673                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            186471862                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               439599                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8840281                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66869459                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                11926987                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31322485                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1585236                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               886562                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2247848                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16973072                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9316992                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    220488611                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               420147                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      73267765                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4041004                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.072504                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11045284                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9931844                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.312978                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         233554418                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.321322                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.788131                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               187394582     80.24%     80.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                28272170     12.11%     92.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11367621      4.87%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4079866      1.75%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  986010      0.42%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  926629      0.40%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  497475      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3336      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26729      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           233554418                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         544574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1626052                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12080607                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.214394                       # Inst execution rate
system.cpu2.iew.exec_refs                    18130274                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5241469                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              162920733                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16064567                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1270586                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1534559                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6740782                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           60119587                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12888805                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1576762                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50189355                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                948412                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               731396                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1585236                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2525202                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        40070                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          217669                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        10758                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2180                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1655                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4574384                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2268950                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2180                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       527580                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1098472                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25588325                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49310657                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.791641                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20256758                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.210640                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49336876                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64251194                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31388879                       # number of integer regfile writes
system.cpu2.ipc                              0.177915                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.177915                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639575      3.17%      3.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31496352     60.84%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14061749     27.16%     91.18% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4568291      8.82%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51766117                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     919692                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017766                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 143407     15.59%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                677982     73.72%     89.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                98300     10.69%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51046219                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         338066263                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49310645                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         77770734                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56310813                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51766117                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3808774                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17650107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            59946                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1349150                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11286921                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    233554418                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.221645                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.649720                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          199809831     85.55%     85.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22751252      9.74%     95.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6618398      2.83%     98.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2630236      1.13%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1226616      0.53%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             248267      0.11%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             176119      0.08%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              66744      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26955      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      233554418                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.221129                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9121744                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1684313                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16064567                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6740782                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu2.numCycles                       234098992                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1513332472                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              171014812                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27104548                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5175693                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                14077344                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                532727                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7811                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             81744917                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              63927485                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40704393                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30763377                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               9918308                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1585236                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16090727                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13599845                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        81744905                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         22922                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               803                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10596078                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           801                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   289917521                       # The number of ROB reads
system.cpu2.rob.rob_writes                  123399017                       # The number of ROB writes
system.cpu2.timesIdled                          33646                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.085967                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11055349                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11387175                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2445743                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16404495                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            224816                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         268990                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           44174                       # Number of indirect misses.
system.cpu3.branchPred.lookups               19006958                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22070                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819611                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1848501                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10568405                       # Number of branches committed
system.cpu3.commit.bw_lim_events               603204                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459518                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24186039                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42595244                       # Number of instructions committed
system.cpu3.commit.committedOps              43415033                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    230823032                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.188088                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.783842                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    210924667     91.38%     91.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9875606      4.28%     95.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3742411      1.62%     97.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3490090      1.51%     98.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1115824      0.48%     99.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       211313      0.09%     99.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       780577      0.34%     99.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        79340      0.03%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       603204      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    230823032                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292129                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40884102                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11837055                       # Number of loads committed
system.cpu3.commit.membars                    1639298                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639298      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25379066     58.46%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12656666     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3739862      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43415033                       # Class of committed instruction
system.cpu3.commit.refs                      16396540                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42595244                       # Number of Instructions Simulated
system.cpu3.committedOps                     43415033                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.527249                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.527249                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            180963162                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               600179                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10221857                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              75828903                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13540170                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 36364333                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1849590                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1961363                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2312529                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   19006958                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10956322                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    219775203                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               572708                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      84342244                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4893664                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.080731                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12807748                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11280165                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.358241                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         235029784                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.370242                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.851729                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               182279424     77.56%     77.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31839325     13.55%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13568172      5.77%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4386514      1.87%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  971144      0.41%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  969934      0.41%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  985357      0.42%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3094      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26820      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           235029784                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         404726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1891730                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12975586                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.222800                       # Inst execution rate
system.cpu3.iew.exec_refs                    18793530                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5389026                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              158289177                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18292206                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1648293                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1422027                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7662677                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67593219                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13404504                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1646628                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52454793                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                935489                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               800273                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1849590                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2666300                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        47314                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          235177                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13377                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2217                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1474                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6455151                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3103192                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2217                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       564062                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1327668                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26602187                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51466177                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.781876                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20799617                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.218601                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51497333                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67295595                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32489534                       # number of integer regfile writes
system.cpu3.ipc                              0.180922                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.180922                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639507      3.03%      3.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33127164     61.23%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14610948     27.01%     91.27% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4723656      8.73%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54101421                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     925117                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017100                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 144428     15.61%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                683158     73.85%     89.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                97528     10.54%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53387016                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         344222078                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51466165                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         91772521                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62650876                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54101421                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4942343                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24178185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64362                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2482825                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16598378                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    235029784                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.230190                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.659871                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          199872449     85.04%     85.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23468614      9.99%     95.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7125276      3.03%     98.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2786515      1.19%     99.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1253605      0.53%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             252230      0.11%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             177543      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              66534      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27018      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      235029784                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.229794                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         10913646                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2144960                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18292206                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7662677                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu3.numCycles                       235434510                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1511997672                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              165972711                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27610164                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4666308                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                16004871                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                705206                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6850                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             91125990                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              71788473                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           45590322                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 35447878                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9923361                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1849590                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             15729609                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                17980158                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        91125978                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         25125                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               747                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9553367                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           746                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   297819626                       # The number of ROB reads
system.cpu3.rob.rob_writes                  139413934                       # The number of ROB writes
system.cpu3.timesIdled                          25527                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4389658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8757567                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       697395                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        42578                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58204125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4779346                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116828097                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4821924                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1471414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3030107                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1337694                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              948                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            614                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2916696                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2916665                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1471414                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            94                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13145646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13145646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    474763904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               474763904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1395                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4389766                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4389766    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4389766                       # Request fanout histogram
system.membus.respLayer1.occupancy        23629134750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22431525504                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5862530798.449613                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   33362480075.042580                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 268456941500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   117452811000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 756266473000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9254196                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9254196                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9254196                       # number of overall hits
system.cpu2.icache.overall_hits::total        9254196                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        62796                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         62796                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        62796                       # number of overall misses
system.cpu2.icache.overall_misses::total        62796                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1066001000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1066001000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1066001000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1066001000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9316992                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9316992                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9316992                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9316992                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006740                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006740                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006740                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006740                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 16975.619466                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16975.619466                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 16975.619466                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16975.619466                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          369                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    92.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        52552                       # number of writebacks
system.cpu2.icache.writebacks::total            52552                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        10212                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10212                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        10212                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10212                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        52584                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        52584                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        52584                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        52584                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    879838000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    879838000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    879838000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    879838000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005644                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005644                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005644                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005644                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 16732.047771                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16732.047771                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 16732.047771                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16732.047771                       # average overall mshr miss latency
system.cpu2.icache.replacements                 52552                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9254196                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9254196                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        62796                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        62796                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1066001000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1066001000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9316992                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9316992                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006740                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006740                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 16975.619466                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16975.619466                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        10212                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10212                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        52584                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        52584                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    879838000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    879838000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005644                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005644                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 16732.047771                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16732.047771                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.132053                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9152338                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            52552                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           174.157749                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        403453500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.132053                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972877                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972877                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18686568                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18686568                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13534720                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13534720                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13534720                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13534720                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2592969                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2592969                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2592969                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2592969                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 320617276269                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 320617276269                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 320617276269                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 320617276269                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16127689                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16127689                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16127689                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16127689                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.160777                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160777                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.160777                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160777                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 123648.711677                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 123648.711677                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 123648.711677                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 123648.711677                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2355493                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       393616                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            38696                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4766                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    60.871744                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.588334                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1012207                       # number of writebacks
system.cpu2.dcache.writebacks::total          1012207                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1987620                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1987620                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1987620                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1987620                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       605349                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       605349                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       605349                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       605349                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  68220603419                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  68220603419                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  68220603419                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  68220603419                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037535                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037535                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037535                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037535                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 112696.318023                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 112696.318023                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 112696.318023                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 112696.318023                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1012207                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10963411                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10963411                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1512495                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1512495                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 150060894500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 150060894500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12475906                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12475906                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.121233                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.121233                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 99214.142526                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99214.142526                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1216536                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1216536                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       295959                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       295959                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  29672926500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  29672926500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023722                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023722                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 100260.260712                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100260.260712                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2571309                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2571309                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1080474                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1080474                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 170556381769                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 170556381769                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651783                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651783                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.295876                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.295876                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 157853.295654                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 157853.295654                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       771084                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       771084                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309390                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309390                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38547676919                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38547676919                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084723                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084723                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 124592.510808                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 124592.510808                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          350                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          350                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          164                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3143000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3143000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.319066                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.319066                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19164.634146                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19164.634146                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           62                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           62                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          102                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          102                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2007000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2007000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.198444                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.198444                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 19676.470588                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19676.470588                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1225000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1225000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.454301                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.454301                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7248.520710                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7248.520710                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1085000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1085000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.438172                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.438172                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6656.441718                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6656.441718                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       283000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       283000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       260000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       260000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400890                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400890                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       418758                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       418758                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44057475000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44057475000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819648                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819648                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.510900                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.510900                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 105209.870617                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 105209.870617                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       418758                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       418758                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  43638717000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  43638717000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.510900                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.510900                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 104209.870617                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 104209.870617                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.410074                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14960234                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1023968                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.610060                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        403465000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.410074                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.919065                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.919065                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34920441                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34920441                       # Number of data accesses
system.cpu3.numPwrStateTransitions                221                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          111                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6807132360.360360                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   35904829950.950859                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          107     96.40%     96.40% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.90%     97.30% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.90%     98.20% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.90%     99.10% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.90%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 268456890500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            111                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   118127592000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 755591692000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10909490                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10909490                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10909490                       # number of overall hits
system.cpu3.icache.overall_hits::total       10909490                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        46832                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         46832                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        46832                       # number of overall misses
system.cpu3.icache.overall_misses::total        46832                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    800709500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    800709500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    800709500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    800709500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10956322                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10956322                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10956322                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10956322                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004274                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004274                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004274                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004274                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 17097.486761                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17097.486761                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 17097.486761                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17097.486761                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    57.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        39423                       # number of writebacks
system.cpu3.icache.writebacks::total            39423                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7377                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7377                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7377                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7377                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        39455                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        39455                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        39455                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        39455                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    667177000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    667177000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    667177000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    667177000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003601                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003601                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003601                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003601                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 16909.821315                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16909.821315                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 16909.821315                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16909.821315                       # average overall mshr miss latency
system.cpu3.icache.replacements                 39423                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10909490                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10909490                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        46832                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        46832                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    800709500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    800709500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10956322                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10956322                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004274                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004274                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 17097.486761                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17097.486761                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7377                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7377                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        39455                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        39455                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    667177000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    667177000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 16909.821315                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16909.821315                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.131876                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10782372                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            39423                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           273.504604                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        410466500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.131876                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.972871                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.972871                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21952099                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21952099                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14030054                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14030054                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14030054                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14030054                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2646607                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2646607                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2646607                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2646607                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 321053222231                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 321053222231                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 321053222231                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 321053222231                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16676661                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16676661                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16676661                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16676661                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.158701                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.158701                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.158701                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.158701                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 121307.478682                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 121307.478682                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 121307.478682                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 121307.478682                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2568301                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       560999                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            43838                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6750                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    58.586181                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.110963                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1023564                       # number of writebacks
system.cpu3.dcache.writebacks::total          1023564                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2034515                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2034515                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2034515                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2034515                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       612092                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       612092                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       612092                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       612092                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  68489270377                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  68489270377                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  68489270377                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  68489270377                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036704                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036704                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036704                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036704                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 111893.751882                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 111893.751882                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 111893.751882                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 111893.751882                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1023564                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11382225                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11382225                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1554962                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1554962                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 152469293000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 152469293000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12937187                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12937187                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.120193                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.120193                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98053.388443                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98053.388443                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1256411                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1256411                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       298551                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       298551                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  29795600500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  29795600500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023077                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023077                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 99800.705742                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 99800.705742                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2647829                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2647829                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1091645                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1091645                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 168583929231                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 168583929231                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3739474                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3739474                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.291925                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.291925                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 154431.091821                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 154431.091821                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       778104                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       778104                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313541                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313541                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  38693669877                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  38693669877                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083846                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083846                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123408.644729                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123408.644729                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          324                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          164                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3520500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3520500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.336066                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.336066                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21466.463415                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21466.463415                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           73                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           73                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           91                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2270500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2270500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.186475                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.186475                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 24950.549451                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24950.549451                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          224                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          224                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          151                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1357000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1357000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.402667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.402667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8986.754967                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8986.754967                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          150                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1213000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1213000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8086.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8086.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       175500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       175500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       169500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       169500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396533                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396533                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423078                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423078                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  43810549000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  43810549000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819611                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819611                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516194                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516194                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 103551.943141                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 103551.943141                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423078                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423078                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  43387471000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  43387471000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516194                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516194                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 102551.943141                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 102551.943141                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.349709                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15462384                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1034976                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.939848                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        410478000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.349709                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.885928                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.885928                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36029276                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36029276                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    728833055.555556                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2645393000.721648                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11279930000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   860600289000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13118995000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    153145822                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       153145822                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    153145822                       # number of overall hits
system.cpu0.icache.overall_hits::total      153145822                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27092898                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27092898                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27092898                       # number of overall misses
system.cpu0.icache.overall_misses::total     27092898                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 364756029996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 364756029996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 364756029996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 364756029996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    180238720                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    180238720                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    180238720                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    180238720                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.150317                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.150317                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.150317                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.150317                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13463.160345                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13463.160345                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13463.160345                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13463.160345                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2922                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.127273                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23905749                       # number of writebacks
system.cpu0.icache.writebacks::total         23905749                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3187115                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3187115                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3187115                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3187115                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23905783                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23905783                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23905783                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23905783                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 314386126499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 314386126499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 314386126499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 314386126499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.132634                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.132634                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.132634                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.132634                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13151.049121                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13151.049121                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13151.049121                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13151.049121                       # average overall mshr miss latency
system.cpu0.icache.replacements              23905749                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    153145822                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      153145822                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27092898                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27092898                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 364756029996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 364756029996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    180238720                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    180238720                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.150317                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.150317                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13463.160345                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13463.160345                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3187115                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3187115                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23905783                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23905783                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 314386126499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 314386126499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.132634                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.132634                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13151.049121                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13151.049121                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999930                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          177051379                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23905749                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.406226                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999930                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        384383221                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       384383221                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    348275911                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       348275911                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    348275911                       # number of overall hits
system.cpu0.dcache.overall_hits::total      348275911                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39785579                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39785579                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39785579                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39785579                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 942577059983                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 942577059983                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 942577059983                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 942577059983                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388061490                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388061490                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388061490                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388061490                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102524                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102524                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102524                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102524                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23691.424975                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23691.424975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23691.424975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23691.424975                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4667443                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       208463                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           126690                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2547                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    36.841448                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.846486                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31288689                       # number of writebacks
system.cpu0.dcache.writebacks::total         31288689                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8904081                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8904081                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8904081                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8904081                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30881498                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30881498                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30881498                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30881498                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 500096721330                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 500096721330                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 500096721330                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 500096721330                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.079579                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.079579                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.079579                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.079579                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16194.056432                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16194.056432                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16194.056432                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16194.056432                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31288689                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    247517718                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      247517718                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     30783333                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30783333                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 578686752000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 578686752000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278301051                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278301051                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110612                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110612                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18798.703571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18798.703571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4777483                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4777483                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26005850                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26005850                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 366759983000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 366759983000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.093445                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.093445                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14102.980022                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14102.980022                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    100758193                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     100758193                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9002246                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9002246                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 363890307983                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 363890307983                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109760439                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109760439                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.082017                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.082017                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40422.168866                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40422.168866                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4126598                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4126598                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4875648                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4875648                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 133336738330                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 133336738330                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044421                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044421                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27347.490699                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27347.490699                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1777                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1777                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1288                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1288                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     90604000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     90604000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.420228                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.420228                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70344.720497                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70344.720497                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1261                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1261                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1320000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1320000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008809                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008809                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 48888.888889                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48888.888889                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2757                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2757                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          230                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          230                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1900500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1900500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2987                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2987                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.077000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.077000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8263.043478                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8263.043478                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          230                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          230                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1671500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1671500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.077000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.077000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7267.391304                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7267.391304                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       403083                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         403083                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       416815                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       416815                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  44662490000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  44662490000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819898                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819898                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508374                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508374                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 107151.829949                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 107151.829949                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       416815                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       416815                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44245675000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44245675000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508374                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508374                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 106151.829949                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 106151.829949                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.971974                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          379981598                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31298082                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.140731                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.971974                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999124                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999124                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        809072992                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       809072992                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23701691                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29852233                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               51656                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              101282                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               50147                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              101283                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               37477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              106144                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54001913                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23701691                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29852233                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              51656                       # number of overall hits
system.l2.overall_hits::.cpu1.data             101282                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              50147                       # number of overall hits
system.l2.overall_hits::.cpu2.data             101283                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              37477                       # number of overall hits
system.l2.overall_hits::.cpu3.data             106144                       # number of overall hits
system.l2.overall_hits::total                54001913                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            204091                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1435870                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2037                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            914339                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2437                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            910971                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1978                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            917263                       # number of demand (read+write) misses
system.l2.demand_misses::total                4388986                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           204091                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1435870                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2037                       # number of overall misses
system.l2.overall_misses::.cpu1.data           914339                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2437                       # number of overall misses
system.l2.overall_misses::.cpu2.data           910971                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1978                       # number of overall misses
system.l2.overall_misses::.cpu3.data           917263                       # number of overall misses
system.l2.overall_misses::total               4388986                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  16482511500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 150316048000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    184527500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 109472527499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    223136500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 108716621000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    180702500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 108683385000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     494259459499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  16482511500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 150316048000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    184527500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 109472527499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    223136500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 108716621000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    180702500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 108683385000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    494259459499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23905782                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31288103                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           53693                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1015621                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           52584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1012254                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           39455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1023407                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58390899                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23905782                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31288103                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          53693                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1015621                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          52584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1012254                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          39455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1023407                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58390899                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.008537                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.045892                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.037938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.900276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.046345                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.899943                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.050133                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.896284                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075166                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.008537                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.045892                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.037938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.900276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.046345                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.899943                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.050133                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.896284                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075166                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80760.599438                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104686.390829                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90587.874325                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119728.599020                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91561.961428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119341.473000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91356.167846                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118486.611801                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112613.587626                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80760.599438                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104686.390829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90587.874325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119728.599020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91561.961428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119341.473000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91356.167846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118486.611801                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112613.587626                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3030105                       # number of writebacks
system.l2.writebacks::total                   3030105                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            242                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            286                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            143                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 904                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           242                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           286                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           143                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                904                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       204072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1435851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       914265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       910898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       917215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4388082                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       204072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1435851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       914265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       910898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       917215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4388082                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14440862501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 135956030503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    149843500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 100325267499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    181056500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  99601708500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    153116500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  99507308501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 450315194004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14440862501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 135956030503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    149843500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 100325267499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    181056500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  99601708500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    153116500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  99507308501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 450315194004                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.008537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.045891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.033431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.900203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.040906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.899871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.046509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.896237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075150                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.008537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.045891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.033431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.900203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.040906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.899871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.046509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.896237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.075150                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70763.566295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94686.726201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83478.272981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109733.247471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84173.175267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109344.524305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83442.234332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108488.531589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102622.328845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70763.566295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94686.726201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83478.272981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109733.247471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84173.175267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109344.524305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83442.234332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108488.531589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102622.328845                       # average overall mshr miss latency
system.l2.replacements                        9182332                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8419197                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8419197                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8419199                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8419199                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     49668068                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49668068                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49668068                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49668068                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   68                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                117                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       306500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        40000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        62000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       439000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              185                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.475000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.584906                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.607143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.632432                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9287.878788                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2105.263158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   983.870968                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1823.529412                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3752.136752                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           115                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       668500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       395000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       625000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       687000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2375500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.450000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.584906                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.589286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.621622                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20257.575758                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21944.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20161.290323                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20818.181818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20656.521739                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               83                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       164000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        72500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       217500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       454000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            115                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.583333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.642857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.721739                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 11714.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4027.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 12083.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5469.879518                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           33                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           79                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       664499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       265500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       342000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       327500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1599499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.541667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.607143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.592593                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.686957                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20136.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20423.076923                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20117.647059                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20468.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20246.822785                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4405746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            39378                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            41097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            47715                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4533936                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         884970                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         678099                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         675773                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         677821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2916663                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  95873218500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  80996917999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  80348444500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  80165515500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  337384096499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5290716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       725536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7450599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.167268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.945116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.942672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.934235                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.391467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108334.992712                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119447.039443                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 118898.571710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118269.447981                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115674.692791                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       884970                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       678099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       675773                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       677821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2916663                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  87023518001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74215927999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  73590714500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  73387305500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 308217466000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.167268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.945116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.942672                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.934235                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.391467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98334.992148                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109447.039443                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 108898.571710                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 108269.447981                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105674.692620                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23701691                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         51656                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         50147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         37477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23840971                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       204091                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2037                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2437                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1978                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           210543                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  16482511500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    184527500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    223136500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    180702500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17070878000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23905782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        53693                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        52584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        39455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24051514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.008537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.037938                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.046345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.050133                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008754                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80760.599438                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90587.874325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91561.961428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91356.167846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81080.244891                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          242                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          286                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          143                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           690                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       204072                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       209853                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14440862501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    149843500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    181056500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    153116500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14924879001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.008537                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.033431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.040906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.046509                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008725                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70763.566295                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83478.272981                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84173.175267                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83442.234332                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71120.636831                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25446487                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        61904                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        60186                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        58429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25627006                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       550900                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       236240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       235198                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       239442                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1261780                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  54442829500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  28475609500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  28368176500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  28517869500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 139804485000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25997387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       298144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       295384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       297871                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26888786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.021191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.792369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.796245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.803845                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98825.248684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120536.782509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120614.020953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 119101.366928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110799.414319                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           74                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           73                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           48                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          214                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       550881                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       236166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       235125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       239394                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1261566                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  48932512502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26109339500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  26010994000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  26120003001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 127172849003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.021190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.792121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.795998                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.803683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88825.921573                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110555.031207                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110626.237108                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 109108.845673                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100805.545650                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              94                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            99                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.949495                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           94                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       390000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       583000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       372000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       493500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1838500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.949495                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19433.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19578.947368                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19740                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19558.510638                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999889                       # Cycle average of tags in use
system.l2.tags.total_refs                   116452215                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9182337                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.682198                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.644297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.422369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       19.364863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.092049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.412829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.078808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.377482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.104194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.502998                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.635067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.302576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.005898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.007859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 941010921                       # Number of tag accesses
system.l2.tags.data_accesses                941010921                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      13060544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      91894336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        114880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58512960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        137664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      58297472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        117440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      58701760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          280837056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     13060544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       114880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       137664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       117440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13430528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    193926848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       193926848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         204071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1435849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         914265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         910898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         917215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4388079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3030107                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3030107                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14948215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        105176042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           131484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         66969977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           157561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         66723344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           134414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         67186064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             321427100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14948215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       131484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       157561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       134414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15371674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      221955554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            221955554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      221955554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14948215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       105176042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          131484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        66969977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          157561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        66723344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          134414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        67186064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            543382655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2957944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    204071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1356609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    909379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    905554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    910340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003483022250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       183190                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       183190                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9583582                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2783909                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4388079                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3030107                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4388079                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3030107                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96345                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 72163                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            216698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            221840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            306940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            376914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            256275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            351716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            280479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            280057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            251367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            241875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           243417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           259562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           247229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           272567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           213478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           271320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            164816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            175651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            186077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            185960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            184925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            214787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            223542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            188270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            188387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           183838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           207567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           191643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           166701                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 188270196250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21458670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            268740208750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43868.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62618.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1558446                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1577770                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 36.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4388079                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3030107                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1434884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1103487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  828397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  445623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  121023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   72134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   71508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   60939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   45617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 125952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 189972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 211760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 213618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 207964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 203364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 203477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 209551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 201874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 201122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 193621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 185624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 182466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 182752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4113438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.795527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.062967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.923679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3077204     74.81%     74.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       738126     17.94%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       123025      2.99%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51330      1.25%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23188      0.56%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14599      0.35%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11019      0.27%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8958      0.22%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65989      1.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4113438                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       183190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.427747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.043116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    240.618802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       183189    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        183190                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       183190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.146766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.137484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.572990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           170896     93.29%     93.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              721      0.39%     93.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9314      5.08%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1668      0.91%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              464      0.25%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               96      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               25      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        183190                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              274670976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6166080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               189307264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               280837056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            193926848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       314.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       216.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    321.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    221.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  873719194500                       # Total gap between requests
system.mem_ctrls.avgGap                     117780.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     13060544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     86822976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       114880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58200256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       137664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     57955456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       117440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     58261760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    189307264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14948215.335487548262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 99371706.210389658809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 131483.878293339803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 66612076.745693072677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 157560.903737589950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 66331895.222310326993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 134413.881152244314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 66682470.064378254116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 216668290.910699427128                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       204071                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1435849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       914265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       910898                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       917215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3030107                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6040212500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  77142349750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     74304750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62269261750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     90343000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  61688681000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     76029000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  61359027000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21033351586500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29598.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53725.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41395.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68108.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42000.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67722.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41432.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     66897.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6941455.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    43.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14371920360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7638845445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14285819100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7599928500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68970598320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     187310567100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     177772991040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       477950669865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.030011                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 459976921500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29175380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 384566982500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14998069800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7971651765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16357161660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7840445220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68970598320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     324987302910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61834687200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       502959916875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.653904                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 157407451000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29175380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 687136453000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5677851857.142858                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32868923864.173141                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          129     96.99%     96.99% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.74% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 268457545500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118564987000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 755154297000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9261261                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9261261                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9261261                       # number of overall hits
system.cpu1.icache.overall_hits::total        9261261                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        63252                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         63252                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        63252                       # number of overall misses
system.cpu1.icache.overall_misses::total        63252                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1025241500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1025241500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1025241500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1025241500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9324513                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9324513                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9324513                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9324513                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006783                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006783                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006783                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006783                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16208.839246                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16208.839246                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16208.839246                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16208.839246                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          211                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          133                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    52.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          133                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        53661                       # number of writebacks
system.cpu1.icache.writebacks::total            53661                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9559                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9559                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9559                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9559                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        53693                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        53693                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        53693                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        53693                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    860787500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    860787500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    860787500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    860787500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005758                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005758                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005758                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005758                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16031.652171                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16031.652171                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16031.652171                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16031.652171                       # average overall mshr miss latency
system.cpu1.icache.replacements                 53661                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9261261                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9261261                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        63252                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        63252                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1025241500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1025241500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9324513                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9324513                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006783                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006783                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16208.839246                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16208.839246                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9559                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9559                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        53693                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        53693                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    860787500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    860787500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005758                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005758                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16031.652171                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16031.652171                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.132271                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9162556                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            53661                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           170.748887                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        396207500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.132271                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.972883                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972883                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18702719                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18702719                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13591961                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13591961                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13591961                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13591961                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2578945                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2578945                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2578945                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2578945                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 321605725017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 321605725017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 321605725017                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 321605725017                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16170906                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16170906                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16170906                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16170906                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.159481                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.159481                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.159481                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.159481                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 124704.375245                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124704.375245                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 124704.375245                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124704.375245                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2427676                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       272865                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39919                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3244                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.815050                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.113748                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1015585                       # number of writebacks
system.cpu1.dcache.writebacks::total          1015585                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1970297                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1970297                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1970297                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1970297                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       608648                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       608648                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       608648                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       608648                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  68613769430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68613769430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  68613769430                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68613769430                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037638                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037638                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037638                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037638                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 112731.446468                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112731.446468                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 112731.446468                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112731.446468                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1015585                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11009111                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11009111                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1497430                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1497430                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 148078642000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 148078642000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12506541                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12506541                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.119732                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.119732                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98888.523671                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98888.523671                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1198650                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1198650                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       298780                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       298780                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  29811352000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  29811352000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023890                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023890                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99776.932860                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99776.932860                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2582850                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2582850                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1081515                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1081515                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 173527083017                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 173527083017                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664365                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664365                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.295144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.295144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 160448.151914                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 160448.151914                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       771647                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       771647                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       309868                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       309868                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38802417430                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38802417430                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084563                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084563                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125222.408994                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125222.408994                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          339                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          339                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      2269500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2269500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.313765                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.313765                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 14641.935484                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14641.935484                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           59                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           59                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           96                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           96                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1507500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1507500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.194332                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.194332                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15703.125000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15703.125000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          151                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1163000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1163000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.420613                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.420613                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7701.986755                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7701.986755                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1026000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1026000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.417827                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.417827                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         6840                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         6840                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       180000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       180000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       167000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       167000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401785                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401785                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417878                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417878                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44433608000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44433608000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819663                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819663                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509817                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509817                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 106331.532170                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 106331.532170                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417877                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417877                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44015730000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44015730000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509816                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509816                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 105331.784233                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 105331.784233                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.764765                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15020808                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1026361                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.635014                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        396219000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.764765                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.898899                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.898899                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35009233                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35009233                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 873719284000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50943253                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11449304                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49972215                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6152227                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1014                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           650                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1664                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           43                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           43                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7491619                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7491619                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24051514                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26891741                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           99                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           99                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     71717312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     93875456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       161047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3058078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       157720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3048944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       118333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3082501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175219391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3059937920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4004914496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6870656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129997056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6728704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129564992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5048192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131005952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7474067968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9227714                       # Total snoops (count)
system.tol2bus.snoopTraffic                 196743872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         67619014                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085492                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.311592                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62287140     92.11%     92.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5058426      7.48%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 112483      0.17%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 146353      0.22%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  14612      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           67619014                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116805475474                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1536992840                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          79103470                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1553432511                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          59296746                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46948353017                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35888460301                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1540609742                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          80744527                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2369292555500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61399                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                    61480                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 43012.82                       # Real time elapsed on the host
host_tick_rate                               34770404                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2640926674                       # Number of instructions simulated
sim_ops                                    2644410371                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.495573                       # Number of seconds simulated
sim_ticks                                1495573271500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.732620                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               73791898                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            73989732                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3280411                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         77193513                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             91483                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         102669                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11186                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78141930                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8660                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         49281                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3266527                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  55517558                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6236141                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         155997                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57832327                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           406338410                       # Number of instructions committed
system.cpu0.commit.committedOps             406387984                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2956565194                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.137453                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.852617                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2841264019     96.10%     96.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     51766421      1.75%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7204982      0.24%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3183771      0.11%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2088793      0.07%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2227103      0.08%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     36877277      1.25%     99.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5716687      0.19%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6236141      0.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2956565194                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 128286867                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              210286                       # Number of function calls committed.
system.cpu0.commit.int_insts                340688605                       # Number of committed integer instructions.
system.cpu0.commit.loads                    112034053                       # Number of loads committed
system.cpu0.commit.membars                      96555                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97278      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       217077002     53.42%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          10163      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1324      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      54320765     13.37%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           706      0.00%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       8454243      2.08%     68.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      2498362      0.61%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       2828945      0.70%     70.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      2812005      0.69%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       60555385     14.90%     85.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        359965      0.09%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     51527949     12.68%     98.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      5843892      1.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        406387984                       # Class of committed instruction
system.cpu0.commit.refs                     118287191                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  406338410                       # Number of Instructions Simulated
system.cpu0.committedOps                    406387984                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.329355                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.329355                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2828681908                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                14153                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62656229                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             493419492                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                26557919                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 69268266                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3376516                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                23595                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             37950761                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78141930                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9705745                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2949624860                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                80926                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     571702010                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  64                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          105                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                6780834                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.026238                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          12819909                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          73883381                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.191962                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2965835370                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.192786                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.620635                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2582175599     87.06%     87.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               296438894     10.00%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12721140      0.43%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                64169005      2.16%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2582363      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   79080      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 7037597      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  619267      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   12425      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2965835370                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                134563232                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               123906225                       # number of floating regfile writes
system.cpu0.idleCycles                       12363205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3358648                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59714741                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.303738                       # Inst execution rate
system.cpu0.iew.exec_refs                   603559306                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6350963                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1474382776                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            128303895                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             67392                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1482612                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6840398                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          463321899                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            597208343                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2842053                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            904590873                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               8340294                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            803816529                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3376516                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            823182711                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     46530226                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           93647                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          199                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       115270                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16269842                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       587260                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        115270                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       651244                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2707404                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                369455008                       # num instructions consuming a value
system.cpu0.iew.wb_count                    421137165                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824488                       # average fanout of values written-back
system.cpu0.iew.wb_producers                304611187                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.141407                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     421603661                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               946535315                       # number of integer regfile reads
system.cpu0.int_regfile_writes              231740245                       # number of integer regfile writes
system.cpu0.ipc                              0.136438                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.136438                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100521      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            230157110     25.36%     25.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10210      0.00%     25.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1324      0.00%     25.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           54678816      6.03%     31.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                707      0.00%     31.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            9372033      1.03%     32.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           2502025      0.28%     32.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     32.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            2828945      0.31%     33.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           2875240      0.32%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           367234138     40.47%     73.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             366572      0.04%     73.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      231365431     25.50%     99.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       5939853      0.65%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             907432925                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              354529429                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          664384671                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    129837697                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         163516647                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  140173432                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.154472                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3739722      2.67%      2.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1368      0.00%      2.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                15898      0.01%      2.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  18      0.00%      2.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             13751091      9.81%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                4781      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              91455768     65.24%     77.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11562      0.01%     77.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         31192695     22.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             528      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             692976407                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4259154704                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    291299468                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        356854433                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 463143631                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                907432925                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             178268                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56933918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2664722                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         22271                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57990919                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2965835370                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.305962                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.069054                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2666532710     89.91%     89.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           88819940      2.99%     92.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           44329578      1.49%     94.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27349748      0.92%     95.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           76753082      2.59%     97.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           45508118      1.53%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7637471      0.26%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3710943      0.13%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5193780      0.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2965835370                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.304692                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2985746                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1905135                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           128303895                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6840398                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              135012417                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              70915026                       # number of misc regfile writes
system.cpu0.numCycles                      2978198575                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12948090                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2398135121                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            344704448                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             132198839                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41537293                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             366331434                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2460369                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            675361250                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             475804317                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404695154                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 82655403                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1431194                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3376516                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            439694308                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59990711                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        156144442                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       519216808                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        436729                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11629                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                255536223                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11415                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3414514745                       # The number of ROB reads
system.cpu0.rob.rob_writes                  937719126                       # The number of ROB writes
system.cpu0.timesIdled                         119123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3226                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.792445                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               73785463                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73938927                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3282282                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         77126908                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             69485                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          72102                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2617                       # Number of indirect misses.
system.cpu1.branchPred.lookups               78015610                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1428                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         48520                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3274424                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  55290580                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6210900                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         153604                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       58279765                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           405137775                       # Number of instructions committed
system.cpu1.commit.committedOps             405188729                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2952395389                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.137241                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.852182                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2837561571     96.11%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     51501871      1.74%     97.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7151830      0.24%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3163890      0.11%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2052944      0.07%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2224507      0.08%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     36825115      1.25%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5702761      0.19%     99.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6210900      0.21%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2952395389                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 128365260                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              159456                       # Number of function calls committed.
system.cpu1.commit.int_insts                339423071                       # Number of committed integer instructions.
system.cpu1.commit.loads                    111768510                       # Number of loads committed
system.cpu1.commit.membars                      98415                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        98415      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       216274257     53.38%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            312      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      54335539     13.41%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       8493272      2.10%     68.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      2510578      0.62%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       2828896      0.70%     70.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      2831848      0.70%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60315383     14.89%     85.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        134622      0.03%     85.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     51501647     12.71%     98.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      5863480      1.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        405188729                       # Class of committed instruction
system.cpu1.commit.refs                     117815132                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  405137775                       # Number of Instructions Simulated
system.cpu1.committedOps                    405188729                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.315435                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.315435                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2827608983                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7875                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            62590725                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             492821415                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                24550174                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 68176679                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3384565                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                18574                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             38005208                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   78015610                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9648449                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2947684865                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                70975                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     571451732                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6784846                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.026323                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10648305                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          73854948                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.192813                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2961725609                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.192971                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.621268                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2578396403     87.06%     87.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               296186282     10.00%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12608107      0.43%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                64181692      2.17%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2556402      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   62328      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7099523      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  632901      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1971      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2961725609                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                134747232                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               124018702                       # number of floating regfile writes
system.cpu1.idleCycles                        2033424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3370321                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                59522256                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.304623                       # Inst execution rate
system.cpu1.iew.exec_refs                   602384841                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6150496                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1474560760                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            128163989                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             64032                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1517729                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6643419                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          462570146                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            596234345                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2856088                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            902829809                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               8372560                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            802464227                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3384565                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            821897793                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     46464772                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88292                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       116357                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16395479                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       596797                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        116357                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       655014                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2715307                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                369308760                       # num instructions consuming a value
system.cpu1.iew.wb_count                    420112854                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824192                       # average fanout of values written-back
system.cpu1.iew.wb_producers                304381240                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.141750                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     420587825                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               944283181                       # number of integer regfile reads
system.cpu1.int_regfile_writes              230975907                       # number of integer regfile writes
system.cpu1.ipc                              0.136697                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.136697                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           100438      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            229461113     25.34%     25.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 319      0.00%     25.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  480      0.00%     25.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           54708476      6.04%     31.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     31.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            9435242      1.04%     32.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           2514581      0.28%     32.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     32.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            2828896      0.31%     33.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           2900860      0.32%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           366555467     40.47%     73.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             139351      0.02%     73.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      231075480     25.51%     99.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       5965194      0.66%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             905685897                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              354241830                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          663968444                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    129973569                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         163985128                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  139841909                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.154404                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3739518      2.67%      2.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 1662      0.00%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                10202      0.01%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  33      0.00%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             13658756      9.77%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                5631      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              91288907     65.28%     77.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  383      0.00%     77.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         31136325     22.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             492      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             691185538                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4251649874                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    290139285                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        356082789                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 462393509                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                905685897                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             176637                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       57381417                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2679006                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         23033                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     58372220                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2961725609                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.305797                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.069013                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2663253032     89.92%     89.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           88344157      2.98%     92.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           44279408      1.50%     94.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           27232144      0.92%     95.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           76596971      2.59%     97.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           45460024      1.53%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7678133      0.26%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3724230      0.13%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5157510      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2961725609                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.305587                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3014795                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1926867                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           128163989                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6643419                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              135181042                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              71000133                       # number of misc regfile writes
system.cpu1.numCycles                      2963759033                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    27255462                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2397654508                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            343908465                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             132324937                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                39506961                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             366021046                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2494284                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            674600658                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             475153506                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          404386196                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 81624570                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1078121                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3384565                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            439218760                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                60477731                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        156570806                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       518029852                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        336245                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              8585                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                255964761                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          8566                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3409641192                       # The number of ROB reads
system.cpu1.rob.rob_writes                  936275705                       # The number of ROB writes
system.cpu1.timesIdled                          23040                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.820495                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               73885740                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            74018607                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3289359                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         77223628                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             70068                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          75369                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5301                       # Number of indirect misses.
system.cpu2.branchPred.lookups               78141287                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2253                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         48418                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3281208                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  55353504                       # Number of branches committed
system.cpu2.commit.bw_lim_events              6208520                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         154239                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       58449883                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           405520027                       # Number of instructions committed
system.cpu2.commit.committedOps             405570625                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   2956922821                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.137160                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.852152                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   2842066878     96.12%     96.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     51500637      1.74%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      7130863      0.24%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3130420      0.11%     98.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2049555      0.07%     98.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2227022      0.08%     98.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     36846970      1.25%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      5761956      0.19%     99.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      6208520      0.21%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   2956922821                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 128491103                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              161877                       # Number of function calls committed.
system.cpu2.commit.int_insts                339727657                       # Number of committed integer instructions.
system.cpu2.commit.loads                    111860912                       # Number of loads committed
system.cpu2.commit.membars                      97718                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        97718      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       216472835     53.37%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            444      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      54389979     13.41%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       8509046      2.10%     68.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      2511765      0.62%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       2828896      0.70%     70.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      2839737      0.70%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       60369019     14.88%     85.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        139026      0.03%     85.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     51540311     12.71%     98.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      5871369      1.45%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        405570625                       # Class of committed instruction
system.cpu2.commit.refs                     117919725                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  405520027                       # Number of Instructions Simulated
system.cpu2.committedOps                    405570625                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.319768                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.319768                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           2832659920                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8266                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            62677987                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             493420817                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                24642138                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 67483583                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3391681                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                20518                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             38104259                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   78141287                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9760914                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   2952035847                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                73505                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     572155005                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                6799664                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.026325                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10845902                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          73955808                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.192754                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        2966281581                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.192912                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.621386                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              2582602864     87.07%     87.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               296392069      9.99%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12654584      0.43%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                64241981      2.17%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2556835      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   65734      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 7127195      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  637934      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2385      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          2966281581                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                134953982                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               124184668                       # number of floating regfile writes
system.cpu2.idleCycles                        2030952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3377907                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                59610868                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.304406                       # Inst execution rate
system.cpu2.iew.exec_refs                   602752744                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6169355                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1475924456                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            128284568                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             65215                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1527982                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6664447                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          463120863                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            596583389                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2862294                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            903571785                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               8367857                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            803228084                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3391681                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            822609110                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     46444260                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           88440                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       116292                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     16423656                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       605634                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        116292                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       659326                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2718581                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                370209484                       # num instructions consuming a value
system.cpu2.iew.wb_count                    420611873                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.824077                       # average fanout of values written-back
system.cpu2.iew.wb_producers                305081008                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.141701                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     421093115                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               945010090                       # number of integer regfile reads
system.cpu2.int_regfile_writes              231210721                       # number of integer regfile writes
system.cpu2.ipc                              0.136616                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.136616                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           100337      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            229719389     25.34%     25.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 453      0.00%     25.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  480      0.00%     25.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           54783680      6.04%     31.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     31.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            9467078      1.04%     32.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           2515719      0.28%     32.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            2828896      0.31%     33.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           2914052      0.32%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           366780407     40.46%     73.82% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             143073      0.02%     73.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      231200244     25.51%     99.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       5980271      0.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             906434079                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              354361638                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          664348297                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    130154220                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         164291397                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  139779672                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.154208                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3760905      2.69%      2.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 1835      0.00%      2.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                14315      0.01%      2.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  26      0.00%      2.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             13495116      9.65%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                6179      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              91347036     65.35%     77.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   33      0.00%     77.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         31153595     22.29%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             632      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             691751776                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        4257258542                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    290457653                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        356495987                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 462944094                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                906434079                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             176769                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       57550238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2677428                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         22530                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     58445800                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   2966281581                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.305579                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.069118                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         2667864174     89.94%     89.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           88104728      2.97%     92.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           44285657      1.49%     94.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           27246974      0.92%     95.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           76674959      2.58%     97.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           45512319      1.53%     99.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7635609      0.26%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3715258      0.13%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5241903      0.18%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     2966281581                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.305370                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3025672                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1927241                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           128284568                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6664447                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              135378904                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              71079423                       # number of misc regfile writes
system.cpu2.numCycles                      2968312533                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    22700165                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2400093811                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            344218187                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             132807380                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                39584988                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             368463702                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              2506614                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            675409128                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             475736791                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          404846972                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 81032607                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1040737                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3391681                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            441771528                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                60628785                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        156849499                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       518559629                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        406966                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             10214                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                257009902                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         10171                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  3414712735                       # The number of ROB reads
system.cpu2.rob.rob_writes                  937408349                       # The number of ROB writes
system.cpu2.timesIdled                          23360                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.820394                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               73805208                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            73938005                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3275572                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         77122588                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             69655                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          73004                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3349                       # Number of indirect misses.
system.cpu3.branchPred.lookups               78026491                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2207                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         48705                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          3268188                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  55338778                       # Number of branches committed
system.cpu3.commit.bw_lim_events              6181095                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         154062                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58198884                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           405432396                       # Number of instructions committed
system.cpu3.commit.committedOps             405483386                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   2955625283                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.137190                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.852124                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   2840758306     96.11%     96.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     51515990      1.74%     97.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      7129765      0.24%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3138498      0.11%     98.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2056894      0.07%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2220563      0.08%     98.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     36855983      1.25%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      5768189      0.20%     99.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      6181095      0.21%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   2955625283                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 128443088                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              160284                       # Number of function calls committed.
system.cpu3.commit.int_insts                339675989                       # Number of committed integer instructions.
system.cpu3.commit.loads                    111847126                       # Number of loads committed
system.cpu3.commit.membars                      98433                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        98433      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       216450763     53.38%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            412      0.00%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             480      0.00%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      54376882     13.41%     66.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       8493472      2.09%     68.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      2506207      0.62%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       2828672      0.70%     70.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      2832061      0.70%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       60353490     14.88%     85.81% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        136720      0.03%     85.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     51542341     12.71%     98.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      5863453      1.45%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        405483386                       # Class of committed instruction
system.cpu3.commit.refs                     117896004                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  405432396                       # Number of Instructions Simulated
system.cpu3.committedOps                    405483386                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.317809                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.317809                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           2831736499                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 7434                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            62632888                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             492968315                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                24558204                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 67150149                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               3377509                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                19059                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             38118586                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   78026491                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9688150                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   2950884607                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                72840                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     571404999                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                6769786                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.026299                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          10671447                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          73874863                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.192595                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        2964940947                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.192746                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.620884                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              2581622517     87.07%     87.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               296161762      9.99%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12646301      0.43%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                64170374      2.16%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2550323      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   60567      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 7094623      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  632334      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2146      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          2964940947                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                134852021                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               124115800                       # number of floating regfile writes
system.cpu3.idleCycles                        1935911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3363837                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                59572775                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.304530                       # Inst execution rate
system.cpu3.iew.exec_refs                   602829938                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   6156046                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1473172337                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            128209709                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             64254                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1519933                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6647975                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          462782969                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            596673892                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2853724                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            903501795                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               8383963                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            804938989                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               3377509                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            824344820                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     46449466                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           88235                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          130                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       115464                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16362583                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       599097                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        115464                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       654869                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2708968                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                369977287                       # num instructions consuming a value
system.cpu3.iew.wb_count                    420422555                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824311                       # average fanout of values written-back
system.cpu3.iew.wb_producers                304976432                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.141705                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     420899265                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               944973869                       # number of integer regfile reads
system.cpu3.int_regfile_writes              231134650                       # number of integer regfile writes
system.cpu3.ipc                              0.136653                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.136653                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           100594      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            229635177     25.34%     25.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 415      0.00%     25.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  480      0.00%     25.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           54759857      6.04%     31.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     31.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            9439788      1.04%     32.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           2510196      0.28%     32.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            2828672      0.31%     33.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           2903674      0.32%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.34% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           366815888     40.47%     73.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             141715      0.02%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      231250911     25.51%     99.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       5968152      0.66%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             906355519                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              354385714                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          664344373                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    130073475                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         164038814                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  139868096                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.154319                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3770445      2.70%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 1748      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                10543      0.01%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  24      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             13548063      9.69%     12.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                5961      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              91373005     65.33%     77.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  182      0.00%     77.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         31157559     22.28%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             566      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             691737307                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        4255852057                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    290349080                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        356159199                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 462606183                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                906355519                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             176786                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57299583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          2676349                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         22724                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     58231712                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   2964940947                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.305691                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.069223                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         2666544115     89.94%     89.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           88090104      2.97%     92.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           44293054      1.49%     94.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           27216929      0.92%     95.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           76685151      2.59%     97.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           45524557      1.54%     99.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7653110      0.26%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3724945      0.13%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5208982      0.18%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     2964940947                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.305491                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3015273                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1920061                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           128209709                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6647975                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              135282117                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              71037294                       # number of misc regfile writes
system.cpu3.numCycles                      2966876858                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    24135813                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2399155953                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            344153430                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             132801754                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                39492469                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             368458768                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              2527199                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            674864700                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             475343929                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          404528438                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 80737680                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1114140                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               3377509                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            441867298                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                60375008                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        156640056                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       518224644                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        310038                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              8859                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                257121646                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          8841                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  3413113159                       # The number of ROB reads
system.cpu3.rob.rob_writes                  936688590                       # The number of ROB writes
system.cpu3.timesIdled                          22443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    193836443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     379861454                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     14157028                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      7786808                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    204200900                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    185896978                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    412317148                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      193683786                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          192399344                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3234950                       # Transaction distribution
system.membus.trans_dist::WritebackClean          275                       # Transaction distribution
system.membus.trans_dist::CleanEvict        182792020                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            30268                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8233                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1396363                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1395184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     192399345                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    573655982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              573655982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  12609904192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             12609904192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29163                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         193834209                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               193834209    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           193834209                       # Request fanout histogram
system.membus.respLayer1.occupancy       1001029937471                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             66.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        465765914693                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2002                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1002                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11394716.566866                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12854582.394596                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1002    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     70475500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1002                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1484155765500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  11417506000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9733253                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9733253                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9733253                       # number of overall hits
system.cpu2.icache.overall_hits::total        9733253                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27661                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27661                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27661                       # number of overall misses
system.cpu2.icache.overall_misses::total        27661                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1802857500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1802857500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1802857500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1802857500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9760914                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9760914                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9760914                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9760914                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002834                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002834                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002834                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002834                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65176.873577                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65176.873577                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65176.873577                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65176.873577                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          266                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    26.600000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25787                       # number of writebacks
system.cpu2.icache.writebacks::total            25787                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1874                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1874                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1874                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1874                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25787                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25787                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25787                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25787                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1673773500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1673773500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1673773500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1673773500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002642                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002642                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002642                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002642                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64907.647264                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64907.647264                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64907.647264                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64907.647264                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25787                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9733253                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9733253                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27661                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27661                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1802857500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1802857500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9760914                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9760914                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002834                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002834                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65176.873577                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65176.873577                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1874                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1874                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25787                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25787                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1673773500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1673773500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002642                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002642                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64907.647264                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64907.647264                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9913482                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25819                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           383.960727                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19547615                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19547615                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     47337769                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        47337769                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     47337769                       # number of overall hits
system.cpu2.dcache.overall_hits::total       47337769                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     74496510                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      74496510                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     74496510                       # number of overall misses
system.cpu2.dcache.overall_misses::total     74496510                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 7241729792005                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 7241729792005                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 7241729792005                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 7241729792005                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    121834279                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    121834279                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    121834279                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    121834279                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.611458                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.611458                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.611458                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.611458                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 97208.980555                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97208.980555                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 97208.980555                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97208.980555                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2559727053                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       212633                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         47023226                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3241                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.435377                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    65.607220                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     51480515                       # number of writebacks
system.cpu2.dcache.writebacks::total         51480515                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     23033601                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     23033601                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     23033601                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     23033601                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     51462909                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     51462909                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     51462909                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     51462909                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 5591873298633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 5591873298633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 5591873298633                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 5591873298633                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.422401                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.422401                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.422401                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.422401                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 108658.321251                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108658.321251                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 108658.321251                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108658.321251                       # average overall mshr miss latency
system.cpu2.dcache.replacements              51480512                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     43040568                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       43040568                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     72788800                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     72788800                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 7141874557500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 7141874557500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    115829368                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115829368                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.628414                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.628414                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98117.767534                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98117.767534                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     21735202                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     21735202                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     51053598                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     51053598                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 5558625281000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 5558625281000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.440766                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.440766                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 108878.227956                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108878.227956                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      4297201                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4297201                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1707710                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1707710                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  99855234505                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  99855234505                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      6004911                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6004911                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.284386                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.284386                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 58473.180168                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58473.180168                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1298399                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1298399                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       409311                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       409311                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  33248017633                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  33248017633                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.068163                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.068163                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 81229.230666                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 81229.230666                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         5368                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5368                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1164                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1164                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     22440500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     22440500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         6532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.178200                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.178200                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19278.780069                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19278.780069                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          346                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          346                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          818                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          818                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.125230                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.125230                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16098.410758                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16098.410758                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         2646                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2646                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2594                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2594                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     24459000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     24459000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.495038                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.495038                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  9429.067078                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9429.067078                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2544                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2544                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     22026000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     22026000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.485496                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.485496                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8658.018868                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8658.018868                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1548000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1548000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1437000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1437000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1864                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1864                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        46554                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        46554                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   1939468499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   1939468499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        48418                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        48418                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.961502                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.961502                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 41660.619904                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 41660.619904                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        46553                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        46553                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   1892909999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   1892909999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.961481                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.961481                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 40661.396666                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 40661.396666                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.959220                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           98863877                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         51502754                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.919584                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.959220                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998726                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998726                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        295291665                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       295291665                       # Number of data accesses
system.cpu3.numPwrStateTransitions               2462                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1232                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9850210.227273                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   12023772.677801                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1232    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     70130500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1232                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1483437812500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  12135459000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9661855                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9661855                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9661855                       # number of overall hits
system.cpu3.icache.overall_hits::total        9661855                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        26295                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         26295                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        26295                       # number of overall misses
system.cpu3.icache.overall_misses::total        26295                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1703619500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1703619500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1703619500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1703619500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9688150                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9688150                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9688150                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9688150                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002714                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002714                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002714                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002714                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64788.724092                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64788.724092                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64788.724092                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64788.724092                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          185                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24646                       # number of writebacks
system.cpu3.icache.writebacks::total            24646                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1649                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1649                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1649                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1649                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24646                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24646                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24646                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24646                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1578160500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1578160500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1578160500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1578160500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002544                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002544                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002544                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002544                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64033.129108                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64033.129108                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64033.129108                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64033.129108                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24646                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9661855                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9661855                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        26295                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        26295                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1703619500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1703619500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9688150                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9688150                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002714                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002714                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64788.724092                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64788.724092                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1649                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1649                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24646                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24646                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1578160500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1578160500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64033.129108                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64033.129108                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9853074                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24678                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           399.265500                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19400946                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19400946                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     47118106                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        47118106                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     47118106                       # number of overall hits
system.cpu3.dcache.overall_hits::total       47118106                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     74663516                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      74663516                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     74663516                       # number of overall misses
system.cpu3.dcache.overall_misses::total     74663516                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 7241586374297                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7241586374297                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 7241586374297                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7241586374297                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    121781622                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    121781622                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    121781622                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    121781622                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.613093                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.613093                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.613093                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.613093                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 96989.624414                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96989.624414                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 96989.624414                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96989.624414                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2557522815                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       222521                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         47017938                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3221                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.394619                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.084446                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     51469500                       # number of writebacks
system.cpu3.dcache.writebacks::total         51469500                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     23210829                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     23210829                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     23210829                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     23210829                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     51452687                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     51452687                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     51452687                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     51452687                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 5589534106187                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 5589534106187                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 5589534106187                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 5589534106187                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.422500                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.422500                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.422500                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.422500                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 108634.445198                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 108634.445198                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 108634.445198                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 108634.445198                       # average overall mshr miss latency
system.cpu3.dcache.replacements              51469500                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     42989638                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       42989638                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     72796574                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     72796574                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 7130879139500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 7130879139500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    115786212                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    115786212                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.628715                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.628715                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 97956.246396                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97956.246396                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     21754371                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     21754371                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     51042203                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     51042203                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 5555673543500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 5555673543500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.440831                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.440831                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108844.705302                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108844.705302                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      4128468                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4128468                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1866942                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1866942                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 110707234797                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 110707234797                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      5995410                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      5995410                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.311395                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.311395                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 59298.700654                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59298.700654                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1456458                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1456458                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       410484                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       410484                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  33860562687                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  33860562687                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.068466                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.068466                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 82489.360577                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 82489.360577                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         4744                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4744                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1041                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1041                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     27650500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     27650500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         5785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.179948                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.179948                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26561.479347                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26561.479347                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          140                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          901                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     21049500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     21049500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.155748                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.155748                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23362.375139                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23362.375139                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         2218                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2218                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         2228                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2228                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     16670500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     16670500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         4446                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4446                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.501125                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.501125                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7482.271095                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7482.271095                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     14695500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14695500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.485380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.485380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6809.777572                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6809.777572                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3120000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3120000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2937000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2937000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         2017                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           2017                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        46688                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        46688                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   1949341500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   1949341500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        48705                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        48705                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.958587                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.958587                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 41752.516707                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 41752.516707                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        46688                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        46688                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   1902653500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   1902653500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.958587                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.958587                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 40752.516707                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 40752.516707                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.957362                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           98632502                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         51491970                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.915493                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.957362                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998668                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998668                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        295173056                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       295173056                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1304                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          652                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9930016.871166                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12696916.403881                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          652    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     37462500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            652                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1489098900500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6474371000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9587531                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9587531                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9587531                       # number of overall hits
system.cpu0.icache.overall_hits::total        9587531                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       118213                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        118213                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       118213                       # number of overall misses
system.cpu0.icache.overall_misses::total       118213                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9073223000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9073223000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9073223000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9073223000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9705744                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9705744                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9705744                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9705744                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012180                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012180                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012180                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012180                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76753.174355                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76753.174355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76753.174355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76753.174355                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4929                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    69.422535                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110417                       # number of writebacks
system.cpu0.icache.writebacks::total           110417                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7796                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7796                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7796                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7796                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110417                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110417                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110417                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110417                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8479862500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8479862500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8479862500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8479862500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011376                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011376                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011376                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011376                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76798.522872                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76798.522872                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76798.522872                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76798.522872                       # average overall mshr miss latency
system.cpu0.icache.replacements                110417                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9587531                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9587531                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       118213                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       118213                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9073223000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9073223000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9705744                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9705744                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012180                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012180                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76753.174355                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76753.174355                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7796                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7796                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110417                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110417                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8479862500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8479862500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011376                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011376                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76798.522872                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76798.522872                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9698172                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            87.806789                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19521905                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19521905                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47728265                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47728265                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47728265                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47728265                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     74382509                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      74382509                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     74382509                       # number of overall misses
system.cpu0.dcache.overall_misses::total     74382509                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7239966585947                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7239966585947                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7239966585947                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7239966585947                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    122110774                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    122110774                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    122110774                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    122110774                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.609140                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.609140                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.609140                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.609140                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 97334.261553                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97334.261553                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 97334.261553                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97334.261553                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2563001238                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       219030                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         47077372                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3245                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.442318                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.497689                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     51510327                       # number of writebacks
system.cpu0.dcache.writebacks::total         51510327                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     22889167                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     22889167                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     22889167                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     22889167                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     51493342                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     51493342                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     51493342                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     51493342                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5594455461034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5594455461034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5594455461034                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5594455461034                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.421694                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.421694                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.421694                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.421694                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 108644.248824                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108644.248824                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 108644.248824                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108644.248824                       # average overall mshr miss latency
system.cpu0.dcache.replacements              51510322                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     43712899                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       43712899                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     72200230                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     72200230                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 7094281897500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 7094281897500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    115913129                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    115913129                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.622882                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.622882                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 98258.439031                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98258.439031                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21138604                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21138604                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     51061626                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     51061626                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5556778128500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5556778128500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.440516                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.440516                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 108824.934962                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 108824.934962                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4015366                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4015366                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2182279                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2182279                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 145684688447                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 145684688447                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6197645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6197645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.352114                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.352114                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66758.049015                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66758.049015                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1750563                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1750563                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       431716                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       431716                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  37677332534                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  37677332534                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.069658                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.069658                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87273.421726                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87273.421726                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5858                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5858                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1268                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1268                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     46784500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     46784500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.177940                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.177940                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 36896.293375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36896.293375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          994                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          994                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          274                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          274                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1854500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1854500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.038451                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.038451                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6768.248175                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6768.248175                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3571                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3571                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2516                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2516                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     17008000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     17008000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6087                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6087                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.413340                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.413340                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6759.936407                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6759.936407                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2446                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2446                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     14608000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     14608000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.401840                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.401840                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5972.199509                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5972.199509                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       484500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       484500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       438500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       438500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3768                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3768                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        45513                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        45513                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1968448500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1968448500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        49281                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        49281                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.923541                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.923541                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 43250.247182                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 43250.247182                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        45513                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        45513                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1922935500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1922935500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.923541                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.923541                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 42250.247182                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 42250.247182                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.982491                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           99285973                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         51532042                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.926684                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.982491                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999453                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999453                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        295878548                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       295878548                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11887                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2800236                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8017                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2808737                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8228                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2810834                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8213                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2807708                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11263860                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11887                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2800236                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8017                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2808737                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8228                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2810834                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8213                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2807708                       # number of overall hits
system.l2.overall_hits::total                11263860                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             98531                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          48690614                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16132                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          48622611                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             17559                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          48651248                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16433                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          48642961                       # number of demand (read+write) misses
system.l2.demand_misses::total              194756089                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            98531                       # number of overall misses
system.l2.overall_misses::.cpu0.data         48690614                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16132                       # number of overall misses
system.l2.overall_misses::.cpu1.data         48622611                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            17559                       # number of overall misses
system.l2.overall_misses::.cpu2.data         48651248                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16433                       # number of overall misses
system.l2.overall_misses::.cpu3.data         48642961                       # number of overall misses
system.l2.overall_misses::total             194756089                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8165540000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5460678893936                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1486516000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 5454296985934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1534259000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 5458035232433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1440610500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 5455774320455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     21841412358258                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8165540000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5460678893936                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1486516000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 5454296985934                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1534259000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 5458035232433                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1440610500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 5455774320455                       # number of overall miss cycles
system.l2.overall_miss_latency::total    21841412358258                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110418                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        51490850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24149                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        51431348                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25787                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        51462082                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24646                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        51450669                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            206019949                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110418                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       51490850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24149                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       51431348                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25787                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       51462082                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24646                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       51450669                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           206019949                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.892345                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.945617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.668019                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.945389                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.680924                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.945380                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.666761                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.945429                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.945326                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.892345                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.945617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.668019                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.945389                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.680924                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.945380                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.666761                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.945429                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.945326                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82872.801453                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112150.544948                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92147.036945                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112176.143439                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87377.356341                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 112186.952171                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87665.703158                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112159.585031                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112147.519856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82872.801453                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112150.544948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92147.036945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112176.143439                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87377.356341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 112186.952171                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87665.703158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112159.585031                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112147.519856                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3234947                       # number of writebacks
system.l2.writebacks::total                   3234947                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            742                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         237223                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2500                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         239106                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2369                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         238414                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2431                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         238460                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              961245                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           742                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        237223                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2500                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        239106                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2369                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        238414                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2431                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        238460                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             961245                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        97789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48453391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     48383505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        15190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     48412834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        14002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     48404501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         193794844                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        97789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48453391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     48383505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        15190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     48412834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        14002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     48404501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        193794844                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7144852507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4961818989045                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1176146514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 4956071928008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1221225007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 4959538952005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1137628006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 4957366108539                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 19845475829631                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7144852507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4961818989045                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1176146514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 4956071928008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1221225007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 4959538952005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1137628006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 4957366108539                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 19845475829631                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.885626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.941010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.564495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.940740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.589057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.940748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.568125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.940794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.940661                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.885626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.941010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.564495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.940740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.589057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.940748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.568125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.940794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.940661                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73063.969434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102403.957425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86278.353433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102433.090120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 80396.642989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 102442.648823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 81247.536495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102415.395389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102404.560514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73063.969434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102403.957425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86278.353433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102433.090120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 80396.642989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 102442.648823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 81247.536495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102415.395389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102404.560514                       # average overall mshr miss latency
system.l2.replacements                      379657195                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4181406                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4181406                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      4181409                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4181409                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    189859038                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        189859038                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          275                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            275                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    189859313                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    189859313                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          275                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          275                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             454                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             598                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             515                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             573                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2140                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1925                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2419                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          2288                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2390                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9022                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      8910000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     13417000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     10969500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     12771000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     46067500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2379                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         3017                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2803                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         2963                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11162                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.809164                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.801790                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.816268                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.806615                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.808278                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4628.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5546.506821                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4794.361888                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  5343.514644                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5106.129461                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           87                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          128                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          106                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          131                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             452                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1838                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2291                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         2182                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2259                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          8570                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     40880999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     51672997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     47823995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     50605995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    190983986                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.772594                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.759364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.778452                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.762403                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.767784                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22242.110446                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22554.778263                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21917.504583                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22401.945551                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22285.179230                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            80                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                180                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          249                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          230                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          490                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          279                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1248                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1330000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1515000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1766500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1429500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      6041000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          263                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          310                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          533                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          322                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1428                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.946768                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.741935                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.919325                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.866460                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.873950                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5341.365462                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6586.956522                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3605.102041                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5123.655914                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4840.544872                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          249                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          229                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          489                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          276                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1243                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4963000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4585500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      9873000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      5636000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     25057500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.946768                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.738710                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.917448                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.870448                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19931.726908                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20024.017467                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20190.184049                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20420.289855                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20158.889783                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            95732                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            96361                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            94767                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            95224                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                382084                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         364280                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         343691                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         343839                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         343651                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1395461                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  36883454500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  34357325999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  32497219000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  33098786000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  136836785499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       460012                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       440052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       438606                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       438875                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1777545                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.791892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.781024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.783936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.783027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.785050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101250.286867                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99965.742481                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 94512.894116                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 96315.116208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98058.480673                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           14                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           11                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data           11                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            9                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               45                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       364266                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       343680                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       343828                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       343642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1395416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  33240442001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  30920062499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  29058553503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  29662125001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 122881183004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.791862                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.780999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.783911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.783007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.785024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91253.210569                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89967.593398                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 84514.796651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 86316.937397                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88060.609169                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11887                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8017                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8228                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              36345                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        98531                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        17559                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16433                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           148655                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8165540000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1486516000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1534259000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1440610500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12626925500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25787                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         185000                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.892345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.668019                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.680924                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.666761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.803541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82872.801453                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92147.036945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87377.356341                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87665.703158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84941.142242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          742                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2500                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2369                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2431                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8042                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        97789                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13632                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        15190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        14002                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       140613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7144852507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1176146514                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1221225007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1137628006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10679852034                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.885626                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.564495                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.589057                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.568125                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.760070                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73063.969434                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86278.353433                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 80396.642989                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 81247.536495                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75952.095710                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2704504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2712376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      2716067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      2712484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10845431                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48326334                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     48278920                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     48307409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     48299310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       193211973                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5423795439436                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5419939659935                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 5425538013433                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 5422675534455                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 21691948647259                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     51030838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     50991296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     51023476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     51011794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     204057404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.947003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.946807                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.946768                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.946826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.946851                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112232.710212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112263.067607                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112312.751310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112272.318889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112270.209296                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       237209                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       239095                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       238403                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       238451                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       953158                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48089125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     48039825                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     48069006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     48060859                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    192258815                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4928578547044                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 4925151865509                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 4930480398502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 4927703983538                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 19711914794593                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.942354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.942118                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.942096                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.942152                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.942180                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102488.422217                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102522.269086                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102570.883170                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102530.501661                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102528.015657                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   399127330                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 379657259                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.051283                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      54.042638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.025614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.387401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.099506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.360167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.092184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.376590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.097645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.518255                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.844416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.037303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.036878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.037134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.039348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3580243331                       # Number of tag accesses
system.l2.tags.data_accesses               3580243331                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6258432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3101010688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        872448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3096539904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        972160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3098417088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        896128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3097882944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        12402849792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6258432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       872448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       972160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       896128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8999168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    207036800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       207036800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          97788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48453292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       48383436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          15190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       48412767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          14002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       48404421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           193794528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3234950                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3234950                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4184638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2073459554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           583354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2070470209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           650025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2071725369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           599187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2071368219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8293040554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4184638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       583354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       650025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       599187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6017203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      138433070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            138433070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      138433070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4184638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2073459554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          583354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2070470209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          650025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2071725369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          599187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2071368219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8431473624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1712748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     97789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48028830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  47962156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     15190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  47985739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     14002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  47983278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000833211250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       107021                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       107021                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           254276894                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1617809                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   193794529                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3235225                       # Number of write requests accepted
system.mem_ctrls.readBursts                 193794529                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3235225                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1693913                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1522477                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          14986291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          15589186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          14341097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          12594928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          11736301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9096928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8941401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8343353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           9198835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7795050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6672419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6614750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         15683016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         17930462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         16810668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         15765931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             93580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             94340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            134705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            116404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             97726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            133689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            133134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             99009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           105653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            85672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           115857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92050                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 8191420882777                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               960503080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            11793307432777                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42641.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61391.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                143485762                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1523242                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             193794529                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3235225                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  277341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  591215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1772808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4860767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                10667357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                26600194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                40597184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                32259819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                26708264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                19634205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               13585181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                8960565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3374409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1542779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 490700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 177784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  53290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  66708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  96246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 108145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 110755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 112527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 114189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 115484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 114240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 113795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 113655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 113363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 113944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  28393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     48804347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.158780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.612141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.669877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     19601161     40.16%     40.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     13687747     28.05%     68.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5039585     10.33%     78.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2601653      5.33%     83.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1656356      3.39%     87.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1136751      2.33%     89.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       834583      1.71%     91.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       640589      1.31%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3605922      7.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     48804347                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       107021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1794.979957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    443.866741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2094.624693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         51908     48.50%     48.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         4478      4.18%     52.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         4453      4.16%     56.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047         5107      4.77%     61.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559         6017      5.62%     67.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071         5278      4.93%     72.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583         5396      5.04%     77.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         5381      5.03%     82.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         4972      4.65%     86.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         4209      3.93%     90.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         3433      3.21%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         2434      2.27%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655         1526      1.43%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167         1064      0.99%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          681      0.64%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191          354      0.33%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703          186      0.17%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215           86      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           34      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        107021                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       107021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.099168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           106844     99.83%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               83      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               53      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        107021                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            12294439424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               108410432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               109615488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             12402849856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            207054400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8220.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        73.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8293.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    138.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        64.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    64.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1495573337500                       # Total gap between requests
system.mem_ctrls.avgGap                       7590.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6258496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3073845120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       872448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3069577984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       972160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3071087296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       896128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3070929792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    109615488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4184680.295685532968                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2055295570.318033695221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 583353.565235202201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2052442392.823279142380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 650024.989430950722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2053451579.085672140121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 599186.958657812560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2053346265.622934341431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 73293291.668725833297                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        97789                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48453292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     48383436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        15190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     48412767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        14002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     48404421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3235225                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3099208250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2948533619254                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    604384000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 2945720860511                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    584717000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 2948041083763                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    550238250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 2946173321749                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 37448466688250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31692.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60853.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44335.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60882.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     38493.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     60893.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     39297.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60865.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11575227.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         172834252920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          91863576420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        688803875340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4260689280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     118058821920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     678810117510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2670563520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1757301896910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1175.002208                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1628114250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  49940280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1444004877250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         175628827500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          93348920445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        682794515760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4679823960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     118058821920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     678912768240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2584120800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1756007798625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1174.136923                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1385425500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  49940280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1444247566000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2434                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1218                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11243319.786535                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11777259.894098                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1218    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70034500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1218                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1481878908000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13694363500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9622923                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9622923                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9622923                       # number of overall hits
system.cpu1.icache.overall_hits::total        9622923                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25526                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25526                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25526                       # number of overall misses
system.cpu1.icache.overall_misses::total        25526                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1726438000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1726438000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1726438000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1726438000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9648449                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9648449                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9648449                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9648449                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002646                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002646                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002646                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002646                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67634.490324                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67634.490324                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67634.490324                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67634.490324                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          209                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    23.222222                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24149                       # number of writebacks
system.cpu1.icache.writebacks::total            24149                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1377                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1377                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1377                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1377                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24149                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24149                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24149                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24149                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1620713000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1620713000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1620713000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1620713000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002503                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002503                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002503                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002503                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67113.048159                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67113.048159                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67113.048159                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67113.048159                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24149                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9622923                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9622923                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25526                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25526                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1726438000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1726438000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9648449                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9648449                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002646                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002646                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67634.490324                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67634.490324                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1377                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1377                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24149                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24149                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1620713000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1620713000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002503                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002503                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67113.048159                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67113.048159                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9799470                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24181                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           405.254952                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19321047                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19321047                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     47361066                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        47361066                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     47361066                       # number of overall hits
system.cpu1.dcache.overall_hits::total       47361066                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     74344059                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      74344059                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     74344059                       # number of overall misses
system.cpu1.dcache.overall_misses::total     74344059                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 7203827614962                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 7203827614962                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 7203827614962                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 7203827614962                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    121705125                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    121705125                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    121705125                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    121705125                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.610854                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.610854                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.610854                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.610854                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 96898.497497                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96898.497497                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 96898.497497                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96898.497497                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2561088412                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       217936                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         47022546                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3094                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.465116                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.438268                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     51448513                       # number of writebacks
system.cpu1.dcache.writebacks::total         51448513                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     22913965                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     22913965                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     22913965                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     22913965                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     51430094                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     51430094                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     51430094                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     51430094                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 5588044372646                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 5588044372646                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 5588044372646                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 5588044372646                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.422580                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.422580                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.422580                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.422580                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 108653.201619                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 108653.201619                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 108653.201619                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108653.201619                       # average overall mshr miss latency
system.cpu1.dcache.replacements              51448510                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     43408987                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       43408987                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     72302682                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     72302682                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 7089695626500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 7089695626500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    115711669                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    115711669                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.624852                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.624852                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98055.776499                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98055.776499                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     21282876                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     21282876                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     51019806                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     51019806                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 5552891089500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5552891089500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.440922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.440922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108837.949903                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108837.949903                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3952079                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3952079                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2041377                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2041377                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 114131988462                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 114131988462                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5993456                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5993456                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.340601                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.340601                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 55909.314380                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55909.314380                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1631089                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1631089                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       410288                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       410288                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  35153283146                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  35153283146                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.068456                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.068456                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85679.530345                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85679.530345                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         4403                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4403                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1379                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1379                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     58671000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     58671000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         5782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.238499                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.238499                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42546.047861                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42546.047861                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          277                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          277                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1102                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1102                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     35425500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     35425500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.190591                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.190591                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 32146.551724                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32146.551724                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2480                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2480                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1826                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1826                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13976000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13976000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4306                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4306                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.424059                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.424059                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7653.888280                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7653.888280                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1759                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1759                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12367000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12367000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.408500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.408500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7030.699261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7030.699261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2211000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2211000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2061000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2061000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1857                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1857                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        46663                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        46663                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1948922999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1948922999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        48520                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        48520                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.961727                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.961727                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 41765.917301                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 41765.917301                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        46663                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        46663                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1902259999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1902259999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.961727                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.961727                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 40765.917301                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 40765.917301                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.956401                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           98852449                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         51470741                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.920556                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.956401                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998638                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998638                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        294998179                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       294998179                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1495573271500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         204363775                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7416356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    201912381                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       376422309                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           32157                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          8417                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          40574                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          490                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          490                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1818135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1818135                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        185000                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    204178778                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       331252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    154545657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        72447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    154363235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        77361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    154459151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        73938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    154426264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             618349305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14133376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6592074432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3091072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   6584310080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3300736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   6588325184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3154688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   6586889664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            26375279232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       379847694                       # Total snoops (count)
system.tol2bus.snoopTraffic                 217433664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        585880525                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.369639                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.521809                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              379936861     64.85%     64.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1              196178444     33.48%     98.33% # Request fanout histogram
system.tol2bus.snoop_fanout::2                8939682      1.53%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 795520      0.14%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  30018      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          585880525                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       412252765695                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       77413152294                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          39904833                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       77397149940                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          38214486                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       77456154149                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         166066409                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       77364642641                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37499884                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
