// Seed: 898433939
module module_0 (
    output uwire id_0,
    output wor   id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  tri   id_4
);
endmodule
module module_1 #(
    parameter id_10 = 32'd55,
    parameter id_9  = 32'd4
) (
    input supply0 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output tri1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input uwire _id_9,
    input supply1 _id_10
);
  reg [-1 : id_10  ==  id_9] id_12, id_13, id_14;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_6,
      id_4,
      id_5
  );
  always @(negedge 1'b0) id_12 = -1;
endmodule
