
---------- Begin Simulation Statistics ----------
simSeconds                                   0.031688                       # Number of seconds simulated (Second)
simTicks                                  31687696000                       # Number of ticks simulated (Tick)
finalTick                                 31687696000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    468.23                       # Real time elapsed on the host (Second)
hostTickRate                                 67675586                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                    216869982                       # Number of instructions simulated (Count)
simOps                                      217141076                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   463170                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     463749                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         63375393                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       217949057                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      411                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      217884207                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2176                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               808391                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            524194                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 138                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            63237731                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.445478                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.743565                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   6710335     10.61%     10.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1573536      2.49%     13.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   8745917     13.83%     26.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  11754337     18.59%     45.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  17071229     27.00%     72.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   9422768     14.90%     87.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   7643012     12.09%     99.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    233778      0.37%     99.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     82819      0.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              63237731                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  528135     86.37%     86.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     86.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1210      0.20%     86.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     86.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     86.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     86.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     86.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     86.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     86.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     86.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     86.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                    166      0.03%     86.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     86.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     17      0.00%     86.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     15      0.00%     86.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     86.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     86.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                 15730      2.57%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     89.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  51325      8.39%     97.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14912      2.44%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          904      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     168078345     77.14%     77.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7645      0.00%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2715      0.00%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      9686569      4.45%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          204      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          117      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      9686601      4.45%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult      9686506      4.45%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     20079700      9.22%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       654899      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      217884207                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.437994                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              611510                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002807                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                402482639                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               170241034                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       169203498                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 97137192                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                48516911                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        48437230                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   169907665                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    48587148                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         217852130                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      20067792                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     32077                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 444                       # Number of nop insts executed (Count)
system.cpu.numRefs                           20721099                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       28161729                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       653307                       # Number of stores executed (Count)
system.cpu.numRate                           3.437488                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1453                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          137662                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   216869982                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     217141076                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.292228                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.292228                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               3.421990                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          3.421990                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  234091937                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 109887426                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   77501151                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                   120826950                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  120834516                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 108297841                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      213                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       19929194                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        660588                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         9352                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        13434                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                28320796                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          28242604                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             23329                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             11247878                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                15761                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                11245004                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999744                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17522                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 40                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6685                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1334                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5351                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          667                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          801817                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             273                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             23250                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     63118395                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.440220                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.360953                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        10354077     16.40%     16.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        25930305     41.08%     57.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1057195      1.67%     59.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          327670      0.52%     59.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         2427265      3.85%     63.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          164556      0.26%     63.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          113383      0.18%     63.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         5050201      8.00%     71.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        17693743     28.03%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     63118395                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            216870100                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              217141194                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    20421316                       # Number of memory references committed (Count)
system.cpu.commit.loads                      19798780                       # Number of loads committed (Count)
system.cpu.commit.amos                            106                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         114                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   28085915                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         48403007                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   169910925                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11005                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          129      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    167669692     77.22%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7070      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2567      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      9680075      4.46%     81.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          151      0.00%     81.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     81.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     81.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      9680099      4.46%     86.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult      9680000      4.46%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     19798780      9.12%     99.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       622536      0.29%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    217141194                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      17693743                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       19889777                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          19889777                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      19889777                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         19889777                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       602358                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          602358                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       602358                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         602358                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  46009751898                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  46009751898                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  46009751898                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  46009751898                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     20492135                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      20492135                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     20492135                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     20492135                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.029395                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.029395                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.029395                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.029395                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 76382.735679                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 76382.735679                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 76382.735679                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 76382.735679                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1937852                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          458                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        26937                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            9                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      71.940157                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    50.888889                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       433434                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            433434                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        55053                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         55053                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        55053                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        55053                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       547305                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       547305                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       547305                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       547305                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  41940086107                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  41940086107                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  41940086107                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  41940086107                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.026708                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.026708                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.026708                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.026708                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 76630.189943                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 76630.189943                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 76630.189943                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 76630.189943                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 546287                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     19703638                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        19703638                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       166053                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        166053                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   8062208000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   8062208000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     19869691                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     19869691                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008357                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.008357                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 48552.016525                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 48552.016525                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        51597                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        51597                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       114456                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       114456                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   4619585000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4619585000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.005760                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.005760                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 40361.230517                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 40361.230517                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       331000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       331000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 55166.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 55166.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       325000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       325000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 54166.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 54166.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4173908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4173908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31861.893130                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31861.893130                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4042908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4042908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30861.893130                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30861.893130                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       186139                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         186139                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       436174                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       436174                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  37943369990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  37943369990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       622313                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       622313                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.700892                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.700892                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 86991.361223                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 86991.361223                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3456                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3456                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       432718                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       432718                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  37316458199                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  37316458199                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.695338                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.695338                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 86237.360588                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 86237.360588                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31687696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1022.823563                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             20437188                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             547311                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              37.341088                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1022.823563                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998851                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998851                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           89                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          502                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          432                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           82516275                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          82516275                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31687696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 21568290                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               7044020                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  34389794                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                211055                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  24572                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             11216650                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   834                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              218214235                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2838                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           21863736                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      218107099                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    28320796                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           11263860                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      41342786                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   50766                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  769                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5016                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  21812294                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5421                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           63237731                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.454989                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.674663                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 28355264     44.84%     44.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   110258      0.17%     45.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  8724997     13.80%     58.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   525130      0.83%     59.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   487548      0.77%     60.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   331788      0.52%     60.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    91177      0.14%     61.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1698704      2.69%     63.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 22912865     36.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             63237731                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.446874                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        3.441511                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       21809687                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          21809687                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      21809687                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         21809687                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2607                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2607                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2607                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2607                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    174505499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    174505499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    174505499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    174505499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     21812294                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      21812294                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     21812294                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     21812294                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000120                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000120                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000120                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000120                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66937.283851                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66937.283851                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66937.283851                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66937.283851                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          832                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      59.428571                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1773                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1773                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          577                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           577                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          577                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          577                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2030                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2030                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2030                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2030                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    137044000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    137044000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    137044000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    137044000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000093                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000093                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000093                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000093                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67509.359606                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67509.359606                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67509.359606                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67509.359606                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1773                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     21809687                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        21809687                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2607                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2607                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    174505499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    174505499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     21812294                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     21812294                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000120                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000120                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66937.283851                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66937.283851                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          577                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          577                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2030                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2030                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    137044000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    137044000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000093                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000093                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67509.359606                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67509.359606                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31687696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.878185                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             21811716                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2029                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           10749.983243                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.878185                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999524                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999524                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           84                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           87251205                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          87251205                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31687696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     24572                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     831141                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    41699                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              217949912                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                30662                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 19929194                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  660588                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   405                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     12884                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    25057                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             86                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7865                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        17889                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                25754                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                217655399                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               217640728                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 158579879                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 247975108                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.434152                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.639499                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       24472                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  130414                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   40                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  86                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  38052                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9255                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  25081                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           19798780                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.693760                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            21.824214                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               19540638     98.70%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                18825      0.10%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                89455      0.45%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 5566      0.03%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2576      0.01%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1163      0.01%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  818      0.00%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  871      0.00%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  752      0.00%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  955      0.00%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1342      0.01%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1879      0.01%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2643      0.01%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               5025      0.03%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              19963      0.10%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              16186      0.08%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3686      0.02%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               8306      0.04%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               5513      0.03%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               6882      0.03%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              13086      0.07%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               5041      0.03%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               4551      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               4493      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               4577      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               4425      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               3970      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               3668      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               3077      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2526      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            16322      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2194                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             19798780                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  31687696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  31687696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  31687696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  31687696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  31687696000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  24572                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 21663488                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 6269041                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          39672                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  34495985                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                744973                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              218152292                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                167914                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 123769                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 102978                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 287085                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           297971946                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   495112968                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                234376847                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 38767563                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             296796208                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1175738                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     377                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  98                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1191061                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        263351348                       # The number of ROB reads (Count)
system.cpu.rob.writes                       436006225                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                216869982                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  217141076                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    54                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    406                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  74558                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     74964                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   406                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 74558                       # number of overall hits (Count)
system.l2.overallHits::total                    74964                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1624                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               472607                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  474231                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1624                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              472607                       # number of overall misses (Count)
system.l2.overallMisses::total                 474231                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       129625500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     40309246500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        40438872000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      129625500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    40309246500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       40438872000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2030                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             547165                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                549195                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2030                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            547165                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               549195                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.800000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.863738                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.863502                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.800000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.863738                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.863502                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79818.657635                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 85291.259969                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    85272.519089                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79818.657635                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 85291.259969                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   85272.519089                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               431389                       # number of writebacks (Count)
system.l2.writebacks::total                    431389                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1624                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           472607                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              474231                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1624                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          472607                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             474231                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    113395500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  35583176500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    35696572000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    113395500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  35583176500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   35696572000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.800000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.863738                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.863502                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.800000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.863738                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.863502                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69824.815271                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 75291.259969                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 75272.540176                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69824.815271                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 75291.259969                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 75272.540176                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         470813                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         9929                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           9929                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2748000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2748000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18951.724138                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18951.724138                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             406                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                406                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1624                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1624                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    129625500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    129625500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2030                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2030                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.800000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.800000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79818.657635                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79818.657635                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1624                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1624                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    113395500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    113395500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.800000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.800000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69824.815271                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69824.815271                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           432071                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              432071                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  36638218000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    36638218000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         432709                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            432709                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.998526                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.998526                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 84796.753311                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 84796.753311                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       432071                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          432071                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  32317508000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  32317508000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.998526                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.998526                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 74796.753311                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 74796.753311                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          73920                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             73920                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        40536                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           40536                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   3671028500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   3671028500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       114456                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        114456                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.354162                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.354162                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 90562.179297                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 90562.179297                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        40536                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        40536                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   3265668500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   3265668500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.354162                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.354162                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 80562.179297                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 80562.179297                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1772                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1772                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1772                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1772                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       433434                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           433434                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       433434                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       433434                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  31687696000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4083.466230                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1087325                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     474910                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.289539                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      22.896463                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        56.365020                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4004.204747                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.005590                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.013761                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.977589                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.996940                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  214                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1331                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1710                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  839                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    9254110                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   9254110                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31687696000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    431388.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1623.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    472587.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000151602750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        26329                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        26329                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1325643                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             405968                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      474230                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     431388                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    474230                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   431388                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.07                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                474230                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               431388                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  416508                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   35417                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   15052                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    7203                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1906                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   2961                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  23449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  26644                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  28101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  27936                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  27217                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  26733                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  26627                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  26473                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  26550                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  27001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  26457                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  26607                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  27616                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  26359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  26389                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  26330                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        26329                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.010825                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.438882                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     24.229522                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         26292     99.86%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           27      0.10%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            9      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         26329                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        26329                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.383645                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.359413                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.934984                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            21440     81.43%     81.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             1968      7.47%     88.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1105      4.20%     93.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1625      6.17%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               36      0.14%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               30      0.11%     99.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              121      0.46%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                4      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         26329                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                30350720                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             27608832                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              957807724.48713207                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              871279249.83880174                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   31687585500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      34990.01                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       103872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     30245568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     27607360                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 3277991.558616315946                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 954489338.701052904129                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 871232796.477219343185                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1623                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       472607                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       431388                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     46557750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  16059872500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 790798462500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28686.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     33981.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1833148.96                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       103872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     30246848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       30350720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       103872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       103872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     27608832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     27608832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1623                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       472607                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          474230                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       431388                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         431388                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        3277992                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      954529733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         957807724                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3277992                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3277992                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    871279250                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        871279250                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    871279250                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3277992                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     954529733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1829086974                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               474210                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              431365                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        29865                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        29679                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        29981                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        29900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        28916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        29376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        28623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        29717                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        29677                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        29716                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        29697                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        29822                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        29885                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        29815                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        29843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        29698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        27226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        27593                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        26705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        27297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        26114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        26143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        26698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        25732                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        27590                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        27169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        27198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        27161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        26742                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        27092                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        27192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        27713                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              7214992750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2371050000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        16106430250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15214.76                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33964.76                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              420168                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             380098                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           88.12                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       105297                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   550.388330                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   397.713701                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   359.374133                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        10178      9.67%      9.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        19772     18.78%     28.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        11444     10.87%     39.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         9681      9.19%     48.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         7456      7.08%     55.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         8752      8.31%     63.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         6460      6.14%     70.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         6126      5.82%     75.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        25428     24.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       105297                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              30349440                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           27607360                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              957.767330                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              871.232796                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   14.29                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               6.81                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  31687696000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       376734960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       200220405                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1685446980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1114511760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2500970160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  13066362510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1164822720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   20109069495                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   634.601818                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2905012750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1057940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27724743250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       375171300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       199381710                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1700412420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1137213540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2500970160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  13123778040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1116472800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   20153399970                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   636.000799                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2779247250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1057940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  27850508750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  31687696000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               42159                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        431388                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             38801                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             432071                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            432071                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          42159                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            145                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1418794                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1418794                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     57959552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 57959552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             474375                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   474375    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               474375                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  31687696000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          2812270500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         2500004750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         944564                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       470189                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             116485                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       864823                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1773                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           152277                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            432709                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           432709                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2030                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        114456                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           146                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          146                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5832                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1640909                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1646741                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       243328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     62758336                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                63001664                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          470813                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  27608896                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1020154                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.010345                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.101181                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1009601     98.97%     98.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   10553      1.03%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1020154                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  31687696000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          983907500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3044997                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         820820500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1097401                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       548060                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           10552                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        10552                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
