{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633438630712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633438630722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 05 14:57:10 2021 " "Processing started: Tue Oct 05 14:57:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633438630722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633438630722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dist -c Dist " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dist -c Dist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633438630722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1633438631997 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \"end\", or \"(\", or an identifier (\"and\" is a reserved keyword), or a sequential statement Dist.vhd(42) " "VHDL syntax error at Dist.vhd(42) near text \"and\";  expecting \"end\", or \"(\", or an identifier (\"and\" is a reserved keyword), or a sequential statement" {  } { { "Dist.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Dist.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1633438632820 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \"end\", or \"(\", or an identifier (\"and\" is a reserved keyword), or a sequential statement Dist.vhd(44) " "VHDL syntax error at Dist.vhd(44) near text \"and\";  expecting \"end\", or \"(\", or an identifier (\"and\" is a reserved keyword), or a sequential statement" {  } { { "Dist.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Dist.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1633438632830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dist.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dist.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633438632840 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633438633891 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 05 14:57:13 2021 " "Processing ended: Tue Oct 05 14:57:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633438633891 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633438633891 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633438633891 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633438633891 ""}
