ARM GAS  /tmp/cchEZxjL.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_DMA_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_DMA_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_DMA_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/dma.c"
   1:Core/Src/dma.c **** /* USER CODE BEGIN Header */
   2:Core/Src/dma.c **** /**
   3:Core/Src/dma.c ****   ******************************************************************************
   4:Core/Src/dma.c ****   * @file    dma.c
   5:Core/Src/dma.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/dma.c ****   *          of all the requested memory to memory DMA transfers.
   7:Core/Src/dma.c ****   ******************************************************************************
   8:Core/Src/dma.c ****   * @attention
   9:Core/Src/dma.c ****   *
  10:Core/Src/dma.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/dma.c ****   * All rights reserved.
  12:Core/Src/dma.c ****   *
  13:Core/Src/dma.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/dma.c ****   * in the root directory of this software component.
  15:Core/Src/dma.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/dma.c ****   *
  17:Core/Src/dma.c ****   ******************************************************************************
  18:Core/Src/dma.c ****   */
  19:Core/Src/dma.c **** /* USER CODE END Header */
  20:Core/Src/dma.c **** 
  21:Core/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/dma.c **** #include "dma.h"
  23:Core/Src/dma.c **** 
  24:Core/Src/dma.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/dma.c **** 
  26:Core/Src/dma.c **** /* USER CODE END 0 */
  27:Core/Src/dma.c **** 
  28:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/dma.c **** /* Configure DMA                                                              */
  30:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/cchEZxjL.s 			page 2


  31:Core/Src/dma.c **** 
  32:Core/Src/dma.c **** /* USER CODE BEGIN 1 */
  33:Core/Src/dma.c **** 
  34:Core/Src/dma.c **** /* USER CODE END 1 */
  35:Core/Src/dma.c **** 
  36:Core/Src/dma.c **** /**
  37:Core/Src/dma.c ****   * Enable DMA controller clock
  38:Core/Src/dma.c ****   */
  39:Core/Src/dma.c **** void MX_DMA_Init(void)
  40:Core/Src/dma.c **** {
  29              		.loc 1 40 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41:Core/Src/dma.c **** 
  42:Core/Src/dma.c ****   /* DMA controller clock enable */
  43:Core/Src/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  41              		.loc 1 43 3 view .LVU1
  42              	.LBB2:
  43              		.loc 1 43 3 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0194     		str	r4, [sp, #4]
  46              		.loc 1 43 3 view .LVU3
  47 0008 114B     		ldr	r3, .L3
  48 000a 1A6B     		ldr	r2, [r3, #48]
  49 000c 42F40012 		orr	r2, r2, #2097152
  50 0010 1A63     		str	r2, [r3, #48]
  51              		.loc 1 43 3 view .LVU4
  52 0012 1B6B     		ldr	r3, [r3, #48]
  53 0014 03F40013 		and	r3, r3, #2097152
  54 0018 0193     		str	r3, [sp, #4]
  55              		.loc 1 43 3 view .LVU5
  56 001a 019B     		ldr	r3, [sp, #4]
  57              	.LBE2:
  58              		.loc 1 43 3 view .LVU6
  44:Core/Src/dma.c **** 
  45:Core/Src/dma.c ****   /* DMA interrupt init */
  46:Core/Src/dma.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
  47:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
  59              		.loc 1 47 3 view .LVU7
  60 001c 2246     		mov	r2, r4
  61 001e 0521     		movs	r1, #5
  62 0020 0C20     		movs	r0, #12
  63 0022 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  64              	.LVL0:
  48:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
  65              		.loc 1 48 3 view .LVU8
  66 0026 0C20     		movs	r0, #12
  67 0028 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/cchEZxjL.s 			page 3


  68              	.LVL1:
  49:Core/Src/dma.c ****   /* DMA1_Stream2_IRQn interrupt configuration */
  50:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
  69              		.loc 1 50 3 view .LVU9
  70 002c 2246     		mov	r2, r4
  71 002e 0521     		movs	r1, #5
  72 0030 0D20     		movs	r0, #13
  73 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  74              	.LVL2:
  51:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
  75              		.loc 1 51 3 view .LVU10
  76 0036 0D20     		movs	r0, #13
  77 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  78              	.LVL3:
  52:Core/Src/dma.c ****   /* DMA1_Stream3_IRQn interrupt configuration */
  53:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
  79              		.loc 1 53 3 view .LVU11
  80 003c 2246     		mov	r2, r4
  81 003e 0521     		movs	r1, #5
  82 0040 0E20     		movs	r0, #14
  83 0042 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  84              	.LVL4:
  54:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
  85              		.loc 1 54 3 view .LVU12
  86 0046 0E20     		movs	r0, #14
  87 0048 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  88              	.LVL5:
  55:Core/Src/dma.c **** 
  56:Core/Src/dma.c **** }
  89              		.loc 1 56 1 is_stmt 0 view .LVU13
  90 004c 02B0     		add	sp, sp, #8
  91              	.LCFI2:
  92              		.cfi_def_cfa_offset 8
  93              		@ sp needed
  94 004e 10BD     		pop	{r4, pc}
  95              	.L4:
  96              		.align	2
  97              	.L3:
  98 0050 00380240 		.word	1073887232
  99              		.cfi_endproc
 100              	.LFE130:
 102              		.text
 103              	.Letext0:
 104              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 105              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 106              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cchEZxjL.s 			page 4


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
     /tmp/cchEZxjL.s:18     .text.MX_DMA_Init:0000000000000000 $t
     /tmp/cchEZxjL.s:26     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/cchEZxjL.s:98     .text.MX_DMA_Init:0000000000000050 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
