<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>detect_and_recognize</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.125</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_146_1>
                <Slack>7.30</Slack>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>600</max>
                    </range>
                </TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_146_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/hls_detector.cpp:146~src/hls_wrapper.cpp:42</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_146_1>
                    <Name>VITIS_LOOP_146_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/hls_detector.cpp:146~src/hls_wrapper.cpp:42</SourceLocation>
                </VITIS_LOOP_146_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <DSP>4</DSP>
            <FF>7674</FF>
            <LUT>17720</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>detect_and_recognize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>detect_and_recognize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>detect_and_recognize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>frame_0_Addr_A</name>
            <Object>frame_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_0_EN_A</name>
            <Object>frame_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_0_WEN_A</name>
            <Object>frame_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_0_Din_A</name>
            <Object>frame_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_0_Dout_A</name>
            <Object>frame_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_0_Clk_A</name>
            <Object>frame_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_0_Rst_A</name>
            <Object>frame_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_1_Addr_A</name>
            <Object>frame_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_1_EN_A</name>
            <Object>frame_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_1_WEN_A</name>
            <Object>frame_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_1_Din_A</name>
            <Object>frame_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_1_Dout_A</name>
            <Object>frame_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_1_Clk_A</name>
            <Object>frame_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_1_Rst_A</name>
            <Object>frame_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_2_Addr_A</name>
            <Object>frame_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_2_EN_A</name>
            <Object>frame_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_2_WEN_A</name>
            <Object>frame_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_2_Din_A</name>
            <Object>frame_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_2_Dout_A</name>
            <Object>frame_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_2_Clk_A</name>
            <Object>frame_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_2_Rst_A</name>
            <Object>frame_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_3_Addr_A</name>
            <Object>frame_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_3_EN_A</name>
            <Object>frame_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_3_WEN_A</name>
            <Object>frame_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_3_Din_A</name>
            <Object>frame_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_3_Dout_A</name>
            <Object>frame_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_3_Clk_A</name>
            <Object>frame_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_3_Rst_A</name>
            <Object>frame_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_4_Addr_A</name>
            <Object>frame_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_4_EN_A</name>
            <Object>frame_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_4_WEN_A</name>
            <Object>frame_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_4_Din_A</name>
            <Object>frame_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_4_Dout_A</name>
            <Object>frame_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_4_Clk_A</name>
            <Object>frame_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_4_Rst_A</name>
            <Object>frame_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_5_Addr_A</name>
            <Object>frame_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_5_EN_A</name>
            <Object>frame_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_5_WEN_A</name>
            <Object>frame_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_5_Din_A</name>
            <Object>frame_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_5_Dout_A</name>
            <Object>frame_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_5_Clk_A</name>
            <Object>frame_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_5_Rst_A</name>
            <Object>frame_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_6_Addr_A</name>
            <Object>frame_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_6_EN_A</name>
            <Object>frame_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_6_WEN_A</name>
            <Object>frame_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_6_Din_A</name>
            <Object>frame_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_6_Dout_A</name>
            <Object>frame_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_6_Clk_A</name>
            <Object>frame_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_6_Rst_A</name>
            <Object>frame_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_7_Addr_A</name>
            <Object>frame_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_7_EN_A</name>
            <Object>frame_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_7_WEN_A</name>
            <Object>frame_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_7_Din_A</name>
            <Object>frame_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_7_Dout_A</name>
            <Object>frame_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_7_Clk_A</name>
            <Object>frame_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_7_Rst_A</name>
            <Object>frame_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>detect_and_recognize</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_detect_and_recognize_Pipeline_VITIS_LOOP_147_2_fu_122</InstName>
                    <ModuleName>detect_and_recognize_Pipeline_VITIS_LOOP_147_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>122</ID>
                    <BindInstances>icmp_ln147_fu_257_p2 add_ln147_fu_263_p2 add_ln148_fu_273_p2 add_ln147_1_fu_343_p2 sparsemux_17_3_8_1_1_U1 icmp_ln7_fu_348_p2 add_ln147_2_fu_353_p2 icmp_ln147_1_fu_358_p2 select_ln147_fu_363_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_flood_fill_fu_144</InstName>
                    <ModuleName>flood_fill</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>144</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_flood_fill_Pipeline_VITIS_LOOP_59_1_fu_2412</InstName>
                            <ModuleName>flood_fill_Pipeline_VITIS_LOOP_59_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2412</ID>
                            <BindInstances>icmp_ln59_fu_1332_p2 add_ln59_fu_1416_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>visited_U visited_1_U visited_2_U visited_3_U visited_4_U visited_5_U visited_6_U visited_7_U visited_8_U visited_9_U visited_10_U visited_11_U visited_12_U visited_13_U visited_14_U visited_15_U visited_16_U visited_17_U visited_18_U visited_19_U visited_20_U visited_21_U visited_22_U visited_23_U visited_24_U visited_25_U visited_26_U visited_27_U visited_28_U visited_29_U visited_30_U visited_31_U visited_32_U visited_33_U visited_34_U visited_35_U visited_36_U visited_37_U visited_38_U visited_39_U visited_40_U visited_41_U visited_42_U visited_43_U visited_44_U visited_45_U visited_46_U visited_47_U visited_48_U visited_49_U visited_50_U visited_51_U visited_52_U visited_53_U visited_54_U visited_55_U visited_56_U visited_57_U visited_58_U visited_59_U visited_60_U visited_61_U visited_62_U visited_63_U queue_x_U queue_y_U neighbors_U neighbors_1_U add_ln85_fu_2641_p2 icmp_ln89_fu_2803_p2 or_ln89_fu_2809_p2 loop_count_2_fu_2815_p2 urem_32ns_8ns_16_36_1_U71 mul_32ns_34ns_42_2_1_U69 queue_front_4_fu_2909_p2 icmp_ln95_fu_2914_p2 queue_front_5_fu_2920_p3 add_ln104_fu_2892_p2 sparsemux_17_3_8_1_1_U70 grp_fu_2613_p2 icmp_ln105_fu_2938_p2 add_ln106_fu_2944_p2 select_ln105_fu_2950_p3 empty_fu_2958_p3 icmp_ln20_fu_2966_p2 add_ln22_fu_2971_p2 icmp_ln27_fu_2985_p2 add_ln29_fu_2996_p2 num_neighbors_4_fu_3002_p3 icmp_ln34_fu_3011_p2 add_ln35_fu_3016_p2 num_neighbors_5_fu_3032_p2 icmp_ln41_fu_3043_p2 add_ln42_fu_3048_p2 num_neighbors_6_fu_3060_p2 icmp_ln117_fu_3066_p2 add_ln117_fu_3072_p2 urem_32ns_8ns_16_36_1_U72 mul_32ns_34ns_42_2_1_U69 add_ln121_fu_3118_p2 sparsemux_129_6_1_1_1_U73 add_ln122_fu_3558_p2 sparsemux_17_3_8_1_1_U70 grp_fu_2613_p2 queue_back_2_fu_3581_p2 icmp_ln127_fu_3587_p2 queue_back_3_fu_3592_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_recognize_character_fu_166</InstName>
                    <ModuleName>recognize_character</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>166</ID>
                    <BindInstances>icmp_ln29_fu_114_p2 add_ln11_fu_144_p2 icmp_ln13_fu_169_p2 icmp_ln15_fu_174_p2 left_4_fu_179_p2 right_4_fu_184_p2 left_5_fu_189_p3 right_5_fu_196_p3 icmp_ln9_fu_203_p2 icmp_ln36_fu_215_p2 char_prefix_sums_U prefix_sum_to_char_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln146_1_fu_198_p2 add_ln146_fu_203_p2 icmp_ln146_fu_218_p2 or_cond_i_fu_231_p2 control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>detect_and_recognize_Pipeline_VITIS_LOOP_147_2</Name>
            <Loops>
                <VITIS_LOOP_147_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>1205</Average-caseLatency>
                    <Worst-caseLatency>2405</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 2405</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_147_2>
                        <Name>VITIS_LOOP_147_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 2402</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 24.020 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_147_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/hls_detector.cpp:147~src/hls_wrapper.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_147_2>
                            <Name>VITIS_LOOP_147_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/hls_detector.cpp:147~src/hls_wrapper.cpp:42</SourceLocation>
                        </VITIS_LOOP_147_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>109</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>266</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_147_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln147_fu_257_p2" SOURCE="src/hls_detector.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_263_p2" SOURCE="src/hls_detector.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_273_p2" SOURCE="src/hls_detector.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_1_fu_343_p2" SOURCE="src/hls_detector.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_147_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U1" SOURCE="src/hls_detector.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_147_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln7_fu_348_p2" SOURCE="src/hls_detector.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_2_fu_353_p2" SOURCE="src/hls_detector.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_147_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln147_1_fu_358_p2" SOURCE="src/hls_detector.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln147_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_147_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln147_fu_363_p3" SOURCE="src/hls_detector.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln147" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flood_fill_Pipeline_VITIS_LOOP_59_1</Name>
            <Loops>
                <VITIS_LOOP_59_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.076</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7502</Best-caseLatency>
                    <Average-caseLatency>7502</Average-caseLatency>
                    <Worst-caseLatency>7502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>75.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>75.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7501</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_1>
                        <Name>VITIS_LOOP_59_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>7500</TripCount>
                        <Latency>7500</Latency>
                        <AbsoluteTimeLatency>75.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_59_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/hls_detector.cpp:59</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_59_1>
                            <Name>VITIS_LOOP_59_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/hls_detector.cpp:59</SourceLocation>
                        </VITIS_LOOP_59_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>79</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln59_fu_1332_p2" SOURCE="src/hls_detector.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_1416_p2" SOURCE="src/hls_detector.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flood_fill</Name>
            <Loops>
                <VITIS_LOOP_89_3>
                    <VITIS_LOOP_117_4/>
                </VITIS_LOOP_89_3>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_89_3>
                        <Name>VITIS_LOOP_89_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>45</min>
                                <max>209</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>45 ~ 209</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_117_4>
                            <Name>VITIS_LOOP_117_4</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>4</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 164</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 1.640 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>38</min>
                                    <max>41</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>38 ~ 41</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_117_4>
                    </VITIS_LOOP_89_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/hls_detector.cpp:55</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_89_3>
                            <Name>VITIS_LOOP_89_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/hls_detector.cpp:89</SourceLocation>
                            <VITIS_LOOP_117_4>
                                <Name>VITIS_LOOP_117_4</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>src/hls_detector.cpp:117</SourceLocation>
                            </VITIS_LOOP_117_4>
                        </VITIS_LOOP_89_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>7322</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>16739</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>31</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_1_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_2_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_3_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_4_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_5_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_6_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_7_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_8_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_9_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_10_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_11_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_12_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_13_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_14_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_15_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_16_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_17_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_18_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_19_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_20_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_21_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_22_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_23_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_24_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_25_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_26_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_27_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_28_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_29_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_30_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_31_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_32_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_33_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_34_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_35_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_36_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_37_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_38_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_39_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_40_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_41_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_42_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_42" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_43_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_43" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_44_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_44" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_45_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_45" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_46_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_47_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_48_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_49_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_50_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_50" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_51_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_51" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_52_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_52" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_53_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_53" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_54_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_54" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_55_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_55" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_56_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_56" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_57_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_57" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_58_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_58" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_59_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_59" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_60_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_60" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_61_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_61" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_62_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_62" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="visited_63_U" SOURCE="src/hls_detector.cpp:55" STORAGESIZE="1 7500 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="visited_63" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="queue_x_U" SOURCE="src/hls_detector.cpp:75" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="queue_x" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="queue_y_U" SOURCE="src/hls_detector.cpp:76" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="queue_y" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="neighbors_U" SOURCE="src/hls_detector.cpp:111" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="neighbors" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="neighbors_1_U" SOURCE="src/hls_detector.cpp:111" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="neighbors_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_2641_p2" SOURCE="src/hls_detector.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_fu_2803_p2" SOURCE="src/hls_detector.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln89_fu_2809_p2" SOURCE="src/hls_detector.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="loop_count_2_fu_2815_p2" SOURCE="src/hls_detector.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="loop_count_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="35" LOOP="VITIS_LOOP_89_3" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_16_36_1_U71" SOURCE="src/hls_detector.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_89_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_42_2_1_U69" SOURCE="src/hls_detector.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="queue_front_4_fu_2909_p2" SOURCE="src/hls_detector.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="queue_front_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln95_fu_2914_p2" SOURCE="src/hls_detector.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="select" PRAGMA="" RTLNAME="queue_front_5_fu_2920_p3" SOURCE="src/hls_detector.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="queue_front_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_2892_p2" SOURCE="src/hls_detector.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U70" SOURCE="src/hls_detector.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2613_p2" SOURCE="src/hls_detector.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln105_fu_2938_p2" SOURCE="src/hls_detector.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_2944_p2" SOURCE="src/hls_detector.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_fu_2950_p3" SOURCE="src/hls_detector.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_2958_p3" SOURCE="src/hls_detector.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln20_fu_2966_p2" SOURCE="src/hls_detector.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_2971_p2" SOURCE="src/hls_detector.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln27_fu_2985_p2" SOURCE="src/hls_detector.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_2996_p2" SOURCE="src/hls_detector.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="select" PRAGMA="" RTLNAME="num_neighbors_4_fu_3002_p3" SOURCE="src/hls_detector.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="num_neighbors_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln34_fu_3011_p2" SOURCE="src/hls_detector.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_3016_p2" SOURCE="src/hls_detector.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="num_neighbors_5_fu_3032_p2" SOURCE="src/hls_detector.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="num_neighbors_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln41_fu_3043_p2" SOURCE="src/hls_detector.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_3048_p2" SOURCE="src/hls_detector.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="num_neighbors_6_fu_3060_p2" SOURCE="src/hls_detector.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="num_neighbors_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln117_fu_3066_p2" SOURCE="src/hls_detector.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_3072_p2" SOURCE="src/hls_detector.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="35" LOOP="VITIS_LOOP_117_4" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_16_36_1_U72" SOURCE="src/hls_detector.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_117_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_42_2_1_U69" SOURCE="src/hls_detector.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_3118_p2" SOURCE="src/hls_detector.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_1_1_1_U73" SOURCE="src/hls_detector.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_3558_p2" SOURCE="src/hls_detector.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U70" SOURCE="src/hls_detector.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2613_p2" SOURCE="src/hls_detector.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln7_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="add" PRAGMA="" RTLNAME="queue_back_2_fu_3581_p2" SOURCE="src/hls_detector.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="queue_back_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln127_fu_3587_p2" SOURCE="src/hls_detector.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="select" PRAGMA="" RTLNAME="queue_back_3_fu_3592_p3" SOURCE="src/hls_detector.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="queue_back_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>recognize_character</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 20</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>5</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 17</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ 0.170 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/hls_recognizer.cpp:25</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_9_1>
                            <Name>VITIS_LOOP_9_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/hls_recognizer.cpp:11~src/hls_recognizer.cpp:35</SourceLocation>
                        </VITIS_LOOP_9_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>86</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>313</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln29_fu_114_p2" SOURCE="src/hls_recognizer.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_144_p2" SOURCE="src/hls_recognizer.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln13_fu_169_p2" SOURCE="src/hls_recognizer.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln15_fu_174_p2" SOURCE="src/hls_recognizer.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="left_4_fu_179_p2" SOURCE="src/hls_recognizer.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="left_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="right_4_fu_184_p2" SOURCE="src/hls_recognizer.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="right_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="select" PRAGMA="" RTLNAME="left_5_fu_189_p3" SOURCE="src/hls_recognizer.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="left_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="select" PRAGMA="" RTLNAME="right_5_fu_196_p3" SOURCE="src/hls_recognizer.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="right_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln9_fu_203_p2" SOURCE="src/hls_recognizer.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln36_fu_215_p2" SOURCE="src/hls_recognizer.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="char_prefix_sums_U" SOURCE="" STORAGESIZE="9 27 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="char_prefix_sums" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="prefix_sum_to_char_U" SOURCE="" STORAGESIZE="7 27 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="prefix_sum_to_char" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>detect_and_recognize</Name>
            <Loops>
                <VITIS_LOOP_146_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_146_1>
                        <Name>VITIS_LOOP_146_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>600</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_detect_and_recognize_Pipeline_VITIS_LOOP_147_2_fu_122</Instance>
                            <Instance>grp_flood_fill_fu_144</Instance>
                        </InstanceList>
                    </VITIS_LOOP_146_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/hls_detector.cpp:146~src/hls_wrapper.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_146_1>
                            <Name>VITIS_LOOP_146_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/hls_detector.cpp:146~src/hls_wrapper.cpp:42</SourceLocation>
                        </VITIS_LOOP_146_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>7674</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>17720</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>33</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_1_fu_198_p2" SOURCE="src/hls_detector.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_203_p2" SOURCE="src/hls_detector.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln146_fu_218_p2" SOURCE="src/hls_detector.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="and" PRAGMA="" RTLNAME="or_cond_i_fu_231_p2" SOURCE="src/hls_detector.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="or_cond_i" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_schedule enable_dsp_full_reg="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="frame" index="0" direction="in" srcType="ap_uint&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="frame_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="frame_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="frame_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="frame_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="frame_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="frame_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="frame_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="frame_7_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="result" index="1" direction="out" srcType="char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="result" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="result_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="result" access="R" description="Data signal of result" range="32">
                    <fields>
                        <field offset="0" width="8" name="result" access="R" description="Bit 7 to 0 of result"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x14" name="result_ctrl" access="R" description="Control signal of result" range="32">
                    <fields>
                        <field offset="0" width="1" name="result_ap_vld" access="R" description="Control signal result_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="result"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="frame_0_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="8" addrWidth="32" portPrefix="frame_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">60000</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="frame_0_Addr_A">ADDR</portMap>
                <portMap portMapName="frame_0_EN_A">EN</portMap>
                <portMap portMapName="frame_0_WEN_A">WE</portMap>
                <portMap portMapName="frame_0_Din_A">DIN</portMap>
                <portMap portMapName="frame_0_Dout_A">DOUT</portMap>
                <portMap portMapName="frame_0_Clk_A">CLK</portMap>
                <portMap portMapName="frame_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>frame_0_Addr_A</port>
                <port>frame_0_Clk_A</port>
                <port>frame_0_Din_A</port>
                <port>frame_0_Dout_A</port>
                <port>frame_0_EN_A</port>
                <port>frame_0_Rst_A</port>
                <port>frame_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="frame"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="frame_1_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="8" addrWidth="32" portPrefix="frame_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">60000</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="frame_1_Addr_A">ADDR</portMap>
                <portMap portMapName="frame_1_EN_A">EN</portMap>
                <portMap portMapName="frame_1_WEN_A">WE</portMap>
                <portMap portMapName="frame_1_Din_A">DIN</portMap>
                <portMap portMapName="frame_1_Dout_A">DOUT</portMap>
                <portMap portMapName="frame_1_Clk_A">CLK</portMap>
                <portMap portMapName="frame_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>frame_1_Addr_A</port>
                <port>frame_1_Clk_A</port>
                <port>frame_1_Din_A</port>
                <port>frame_1_Dout_A</port>
                <port>frame_1_EN_A</port>
                <port>frame_1_Rst_A</port>
                <port>frame_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="frame"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="frame_2_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="8" addrWidth="32" portPrefix="frame_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">60000</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="frame_2_Addr_A">ADDR</portMap>
                <portMap portMapName="frame_2_EN_A">EN</portMap>
                <portMap portMapName="frame_2_WEN_A">WE</portMap>
                <portMap portMapName="frame_2_Din_A">DIN</portMap>
                <portMap portMapName="frame_2_Dout_A">DOUT</portMap>
                <portMap portMapName="frame_2_Clk_A">CLK</portMap>
                <portMap portMapName="frame_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>frame_2_Addr_A</port>
                <port>frame_2_Clk_A</port>
                <port>frame_2_Din_A</port>
                <port>frame_2_Dout_A</port>
                <port>frame_2_EN_A</port>
                <port>frame_2_Rst_A</port>
                <port>frame_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="frame"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="frame_3_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="8" addrWidth="32" portPrefix="frame_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">60000</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="frame_3_Addr_A">ADDR</portMap>
                <portMap portMapName="frame_3_EN_A">EN</portMap>
                <portMap portMapName="frame_3_WEN_A">WE</portMap>
                <portMap portMapName="frame_3_Din_A">DIN</portMap>
                <portMap portMapName="frame_3_Dout_A">DOUT</portMap>
                <portMap portMapName="frame_3_Clk_A">CLK</portMap>
                <portMap portMapName="frame_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>frame_3_Addr_A</port>
                <port>frame_3_Clk_A</port>
                <port>frame_3_Din_A</port>
                <port>frame_3_Dout_A</port>
                <port>frame_3_EN_A</port>
                <port>frame_3_Rst_A</port>
                <port>frame_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="frame"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="frame_4_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="8" addrWidth="32" portPrefix="frame_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">60000</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="frame_4_Addr_A">ADDR</portMap>
                <portMap portMapName="frame_4_EN_A">EN</portMap>
                <portMap portMapName="frame_4_WEN_A">WE</portMap>
                <portMap portMapName="frame_4_Din_A">DIN</portMap>
                <portMap portMapName="frame_4_Dout_A">DOUT</portMap>
                <portMap portMapName="frame_4_Clk_A">CLK</portMap>
                <portMap portMapName="frame_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>frame_4_Addr_A</port>
                <port>frame_4_Clk_A</port>
                <port>frame_4_Din_A</port>
                <port>frame_4_Dout_A</port>
                <port>frame_4_EN_A</port>
                <port>frame_4_Rst_A</port>
                <port>frame_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="frame"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="frame_5_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="8" addrWidth="32" portPrefix="frame_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">60000</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="frame_5_Addr_A">ADDR</portMap>
                <portMap portMapName="frame_5_EN_A">EN</portMap>
                <portMap portMapName="frame_5_WEN_A">WE</portMap>
                <portMap portMapName="frame_5_Din_A">DIN</portMap>
                <portMap portMapName="frame_5_Dout_A">DOUT</portMap>
                <portMap portMapName="frame_5_Clk_A">CLK</portMap>
                <portMap portMapName="frame_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>frame_5_Addr_A</port>
                <port>frame_5_Clk_A</port>
                <port>frame_5_Din_A</port>
                <port>frame_5_Dout_A</port>
                <port>frame_5_EN_A</port>
                <port>frame_5_Rst_A</port>
                <port>frame_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="frame"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="frame_6_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="8" addrWidth="32" portPrefix="frame_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">60000</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="frame_6_Addr_A">ADDR</portMap>
                <portMap portMapName="frame_6_EN_A">EN</portMap>
                <portMap portMapName="frame_6_WEN_A">WE</portMap>
                <portMap portMapName="frame_6_Din_A">DIN</portMap>
                <portMap portMapName="frame_6_Dout_A">DOUT</portMap>
                <portMap portMapName="frame_6_Clk_A">CLK</portMap>
                <portMap portMapName="frame_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>frame_6_Addr_A</port>
                <port>frame_6_Clk_A</port>
                <port>frame_6_Din_A</port>
                <port>frame_6_Dout_A</port>
                <port>frame_6_EN_A</port>
                <port>frame_6_Rst_A</port>
                <port>frame_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="frame"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="frame_7_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="8" addrWidth="32" portPrefix="frame_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">60000</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="frame_7_Addr_A">ADDR</portMap>
                <portMap portMapName="frame_7_EN_A">EN</portMap>
                <portMap portMapName="frame_7_WEN_A">WE</portMap>
                <portMap portMapName="frame_7_Din_A">DIN</portMap>
                <portMap portMapName="frame_7_Dout_A">DOUT</portMap>
                <portMap portMapName="frame_7_Clk_A">CLK</portMap>
                <portMap portMapName="frame_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>frame_7_Addr_A</port>
                <port>frame_7_Clk_A</port>
                <port>frame_7_Din_A</port>
                <port>frame_7_Dout_A</port>
                <port>frame_7_EN_A</port>
                <port>frame_7_Rst_A</port>
                <port>frame_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="frame"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">result, 0x10, 32, R, Data signal of result, </column>
                    <column name="s_axi_control">result_ctrl, 0x14, 32, R, Control signal of result, 0=result_ap_vld</column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="frame_0_PORTA">8, 32</column>
                    <column name="frame_1_PORTA">8, 32</column>
                    <column name="frame_2_PORTA">8, 32</column>
                    <column name="frame_3_PORTA">8, 32</column>
                    <column name="frame_4_PORTA">8, 32</column>
                    <column name="frame_5_PORTA">8, 32</column>
                    <column name="frame_6_PORTA">8, 32</column>
                    <column name="frame_7_PORTA">8, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="frame">in, ap_uint&lt;8&gt;*</column>
                    <column name="result">out, char&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="frame">frame_0_PORTA, interface, </column>
                    <column name="frame">frame_1_PORTA, interface, </column>
                    <column name="frame">frame_2_PORTA, interface, </column>
                    <column name="frame">frame_3_PORTA, interface, </column>
                    <column name="frame">frame_4_PORTA, interface, </column>
                    <column name="frame">frame_5_PORTA, interface, </column>
                    <column name="frame">frame_6_PORTA, interface, </column>
                    <column name="frame">frame_7_PORTA, interface, </column>
                    <column name="result">s_axi_control, register, name=result offset=0x10 range=32</column>
                    <column name="result">s_axi_control, register, name=result_ctrl offset=0x14 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="src/hls_detector.cpp:6" status="valid" parentFunction="is_bright_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="src/hls_detector.cpp:56" status="valid" parentFunction="flood_fill" variable="visited" isDirective="0" options="variable=visited type=RAM_2P impl=lutram"/>
        <Pragma type="pipeline" location="src/hls_detector.cpp:60" status="valid" parentFunction="flood_fill" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="src/hls_detector.cpp:62" status="valid" parentFunction="flood_fill" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/hls_detector.cpp:90" status="valid" parentFunction="flood_fill" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="src/hls_detector.cpp:116" status="valid" parentFunction="flood_fill" variable="visited" isDirective="0" options="variable=visited inter false"/>
        <Pragma type="pipeline" location="src/hls_recognizer.cpp:5" status="valid" parentFunction="find_exact_match" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="src/hls_recognizer.cpp:10" status="valid" parentFunction="find_exact_match" variable="" isDirective="0" options="min=1 max=5"/>
        <Pragma type="pipeline" location="src/hls_recognizer.cpp:26" status="valid" parentFunction="recognize_character" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="src/hls_wrapper.cpp:9" status="valid" parentFunction="detect_top" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="src/hls_wrapper.cpp:10" status="valid" parentFunction="detect_top" variable="frame" isDirective="0" options="bram port=frame"/>
        <Pragma type="interface" location="src/hls_wrapper.cpp:11" status="invalid" parentFunction="detect_top" variable="blob" isDirective="0" options="bram port=blob">
            <Msg msg_id="207-5572" msg_severity="WARNING" msg_body="Unsupported interface port data type in '#pragma HLS interface bram'"/>
        </Pragma>
        <Pragma type="array_partition" location="src/hls_wrapper.cpp:12" status="valid" parentFunction="detect_top" variable="frame" isDirective="0" options="variable=frame type=block factor=8 dim=2"/>
        <Pragma type="interface" location="src/hls_wrapper.cpp:21" status="valid" parentFunction="recognize_top" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="src/hls_wrapper.cpp:22" status="invalid" parentFunction="recognize_top" variable="blob" isDirective="0" options="bram port=blob">
            <Msg msg_id="207-5572" msg_severity="WARNING" msg_body="Unsupported interface port data type in '#pragma HLS interface bram'"/>
        </Pragma>
        <Pragma type="interface" location="src/hls_wrapper.cpp:34" status="valid" parentFunction="detect_and_recognize" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="interface" location="src/hls_wrapper.cpp:35" status="valid" parentFunction="detect_and_recognize" variable="result" isDirective="0" options="s_axilite port=result bundle=control"/>
        <Pragma type="interface" location="src/hls_wrapper.cpp:36" status="valid" parentFunction="detect_and_recognize" variable="frame" isDirective="0" options="bram port=frame"/>
        <Pragma type="array_partition" location="src/hls_wrapper.cpp:37" status="valid" parentFunction="detect_and_recognize" variable="frame" isDirective="0" options="variable=frame type=block factor=8 dim=2"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="flood_fill" options="dim=1 type=cyclic factor=64 variable=visited" pragmaLocId="src/hls_detector.cpp:55:0" srcPragmaType="pipeline" srcPragmaLoc="src/hls_detector.cpp:60:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="visited" varLoc=""/>
    </AutoPragmaReport>
</profile>

