<profile>

<section name = "Vitis HLS Report for 'load_input_tile_block_from_DRAM_0_0'" level="0">
<item name = "Date">Wed Mar 22 12:24:26 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">14366, 14366, 0.144 ms, 0.144 ms, 14366, 14366, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_70">load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI, 14364, 14364, 0.144 ms, 0.144 ms, 14364, 14364, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 47, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 2845, 11855, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 38, -</column>
<column name="Register">-, -, 43, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 2, 22, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_70">load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI, 0, 1, 2845, 11822, 0</column>
<column name="mul_4ns_7ns_10_1_1_U13">mul_4ns_7ns_10_1_1, 0, 0, 0, 33, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln42_fu_133_p2">+, 0, 0, 12, 11, 3</column>
<column name="add_ln52_fu_140_p2">+, 0, 0, 12, 12, 3</column>
<column name="width_offset_fu_122_p2">+, 0, 0, 12, 11, 11</column>
<column name="p_mid132_fu_147_p2">icmp, 0, 0, 11, 11, 10</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="m_axi_fm_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_fm_RREADY">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln42_reg_170">11, 0, 11, 0</column>
<column name="add_ln52_reg_175">9, 0, 12, 3</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_70_ap_start_reg">1, 0, 1, 0</column>
<column name="height_offset_reg_154">10, 0, 10, 0</column>
<column name="p_mid132_reg_180">1, 0, 1, 0</column>
<column name="width_offset_reg_165">8, 0, 11, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_input_tile_block_from_DRAM.0.0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_input_tile_block_from_DRAM.0.0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_input_tile_block_from_DRAM.0.0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_input_tile_block_from_DRAM.0.0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_input_tile_block_from_DRAM.0.0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_input_tile_block_from_DRAM.0.0, return value</column>
<column name="in_fm_buf_address0">out, 8, ap_memory, in_fm_buf, array</column>
<column name="in_fm_buf_ce0">out, 1, ap_memory, in_fm_buf, array</column>
<column name="in_fm_buf_we0">out, 1, ap_memory, in_fm_buf, array</column>
<column name="in_fm_buf_d0">out, 736, ap_memory, in_fm_buf, array</column>
<column name="in_fm_buf_q0">in, 736, ap_memory, in_fm_buf, array</column>
<column name="m_axi_fm_AWVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWADDR">out, 64, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWLEN">out, 32, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWSIZE">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWBURST">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWLOCK">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWCACHE">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWPROT">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWQOS">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWREGION">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WDATA">out, 16, m_axi, fm, pointer</column>
<column name="m_axi_fm_WSTRB">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_WLAST">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARADDR">out, 64, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARLEN">out, 32, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARSIZE">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARBURST">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARLOCK">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARCACHE">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARPROT">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARQOS">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARREGION">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RVALID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RREADY">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RDATA">in, 16, m_axi, fm, pointer</column>
<column name="m_axi_fm_RLAST">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RFIFONUM">in, 10, m_axi, fm, pointer</column>
<column name="m_axi_fm_RUSER">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RRESP">in, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_BVALID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BREADY">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BRESP">in, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_BID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BUSER">in, 1, m_axi, fm, pointer</column>
<column name="in_fm">in, 64, ap_none, in_fm, scalar</column>
<column name="ti">in, 4, ap_none, ti, scalar</column>
<column name="tj">in, 5, ap_none, tj, scalar</column>
</table>
</item>
</section>
</profile>
