<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529820740467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529820740469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 23 23:12:20 2018 " "Processing started: Sat Jun 23 23:12:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529820740469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529820740469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCDcontroller -c LCDcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCDcontroller -c LCDcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529820740470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1529820740879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/lcdcontrollertop.v 2 2 " "Found 2 design units, including 2 entities, in source file /google drive/logic design practice/lcdcontroller/source/lcdcontrollertop.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdControllerTop " "Found entity 1: lcdControllerTop" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820740924 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcdInterface " "Found entity 2: lcdInterface" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820740924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820740924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/patternconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/source/patternconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 patternConverter " "Found entity 1: patternConverter" {  } { { "../source/patternConverter.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/patternConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820740931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820740931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcdController.v(59) " "Verilog HDL warning at lcdController.v(59): extended using \"x\" or \"z\"" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdController.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1529820740938 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcdController.v(47) " "Verilog HDL information at lcdController.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdController.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1529820740938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/lcdcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/source/lcdcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdController " "Found entity 1: lcdController" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdController.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820740938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820740938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/bcdconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/source/bcdconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdConterter " "Found entity 1: bcdConterter" {  } { { "../source/bcdConverter.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/bcdConverter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820740943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820740943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcdControllerTop " "Elaborating entity \"lcdControllerTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529820741521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdConterter bcdConterter:myBcdConverter " "Elaborating entity \"bcdConterter\" for hierarchy \"bcdConterter:myBcdConverter\"" {  } { { "../source/lcdControllerTop.v" "myBcdConverter" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529820741524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "patternConverter patternConverter:tenThousand " "Elaborating entity \"patternConverter\" for hierarchy \"patternConverter:tenThousand\"" {  } { { "../source/lcdControllerTop.v" "tenThousand" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529820741527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdInterface lcdInterface:myInterface " "Elaborating entity \"lcdInterface\" for hierarchy \"lcdInterface:myInterface\"" {  } { { "../source/lcdControllerTop.v" "myInterface" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529820741533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdController lcdController:myController " "Elaborating entity \"lcdController\" for hierarchy \"lcdController:myController\"" {  } { { "../source/lcdControllerTop.v" "myController" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529820741535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ks14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ks14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ks14 " "Found entity 1: altsyncram_ks14" {  } { { "db/altsyncram_ks14.tdf" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/db/altsyncram_ks14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820742942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820742942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sgq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sgq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sgq1 " "Found entity 1: altsyncram_sgq1" {  } { { "db/altsyncram_sgq1.tdf" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/db/altsyncram_sgq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820743046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820743046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820743120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820743120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vjb " "Found entity 1: mux_vjb" {  } { { "db/mux_vjb.tdf" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/db/mux_vjb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820743192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820743192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_doc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_doc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_doc " "Found entity 1: mux_doc" {  } { { "db/mux_doc.tdf" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/db/mux_doc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820743454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820743454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820743562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820743562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/db/cntr_ubi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820743720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820743720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820743783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820743783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_65j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_65j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_65j " "Found entity 1: cntr_65j" {  } { { "db/cntr_65j.tdf" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/db/cntr_65j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820743898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820743898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/db/cntr_1ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820744012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820744012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820744077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820744077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820744202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820744202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529820744273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529820744273 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529820744375 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcdRsSelect GND " "Pin \"lcdRsSelect\" is stuck at GND" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529820745817 "|lcdControllerTop|lcdRsSelect"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcdEnableOut GND " "Pin \"lcdEnableOut\" is stuck at GND" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529820745817 "|lcdControllerTop|lcdEnableOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "errorLed2 GND " "Pin \"errorLed2\" is stuck at GND" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529820745817 "|lcdControllerTop|errorLed2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1529820745817 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1529820745900 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "h:/quartus ii/quartus ii install/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "h:/quartus ii/quartus ii install/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1529820745926 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1529820745926 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "h:/quartus ii/quartus ii install/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529820745985 "|lcdControllerTop|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1529820745985 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/output_files/LCDcontroller.map.smsg " "Generated suppressed messages file H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/output_files/LCDcontroller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1529820746229 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 67 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1529820746756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529820746791 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529820746791 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1211 " "Implemented 1211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529820747031 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529820747031 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1529820747031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1106 " "Implemented 1106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529820747031 ""} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Implemented 66 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1529820747031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529820747031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529820747095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 23 23:12:27 2018 " "Processing ended: Sat Jun 23 23:12:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529820747095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529820747095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529820747095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529820747095 ""}
=======
<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529823233914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529823233916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 23 23:53:53 2018 " "Processing started: Sat Jun 23 23:53:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529823233916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529823233916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCDcontroller -c LCDcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCDcontroller -c LCDcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529823233916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1529823234339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/lcdcontrollertop.v 2 2 " "Found 2 design units, including 2 entities, in source file /google drive/logic design practice/lcdcontroller/source/lcdcontrollertop.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdControllerTop " "Found entity 1: lcdControllerTop" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529823234394 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcdInterface " "Found entity 2: lcdInterface" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529823234394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529823234394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/patternconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/source/patternconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 patternConverter " "Found entity 1: patternConverter" {  } { { "../source/patternConverter.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/patternConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529823234403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529823234403 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcdController.v(48) " "Verilog HDL information at lcdController.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdController.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1529823234410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/lcdcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/source/lcdcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdController " "Found entity 1: lcdController" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdController.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529823234411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529823234411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/bcdconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/source/bcdconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdConterter " "Found entity 1: bcdConterter" {  } { { "../source/bcdConverter.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/bcdConverter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529823234415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529823234415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcdControllerTop " "Elaborating entity \"lcdControllerTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529823234461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdConterter bcdConterter:myBcdConverter " "Elaborating entity \"bcdConterter\" for hierarchy \"bcdConterter:myBcdConverter\"" {  } { { "../source/lcdControllerTop.v" "myBcdConverter" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529823234474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "patternConverter patternConverter:tenThousand " "Elaborating entity \"patternConverter\" for hierarchy \"patternConverter:tenThousand\"" {  } { { "../source/lcdControllerTop.v" "tenThousand" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529823234478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdInterface lcdInterface:myInterface " "Elaborating entity \"lcdInterface\" for hierarchy \"lcdInterface:myInterface\"" {  } { { "../source/lcdControllerTop.v" "myInterface" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529823234487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdController lcdController:myController " "Elaborating entity \"lcdController\" for hierarchy \"lcdController:myController\"" {  } { { "../source/lcdControllerTop.v" "myController" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529823234499 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcdController.v(63) " "Verilog HDL Case Statement information at lcdController.v(63): all case item expressions in this case statement are onehot" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdController.v" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1529823234512 "|lcdControllerTop|lcdController:myController"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[0\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[0\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529823234769 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[1\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[1\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529823234769 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[2\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[2\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529823234769 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[3\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[3\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529823234769 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[4\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[4\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529823234769 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[5\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[5\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529823234769 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[6\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[6\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529823234769 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[7\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[7\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529823234769 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|addrOrData " "Converted tri-state buffer \"lcdInterface:myInterface\|addrOrData\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529823234769 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1529823234769 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "errorLed VCC " "Pin \"errorLed\" is stuck at VCC" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529823237454 "|lcdControllerTop|errorLed"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1529823237454 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1529823238022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/output_files/LCDcontroller.map.smsg " "Generated suppressed messages file H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/output_files/LCDcontroller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1529823238100 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529823238326 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529823238326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "309 " "Implemented 309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529823238508 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529823238508 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1529823238508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "279 " "Implemented 279 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529823238508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529823238508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529823238593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 23 23:53:58 2018 " "Processing ended: Sat Jun 23 23:53:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529823238593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529823238593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529823238593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529823238593 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530506431295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530506431298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 01 21:40:31 2018 " "Processing started: Sun Jul 01 21:40:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530506431298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530506431298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCDcontroller -c LCDcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCDcontroller -c LCDcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530506431299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1530506431712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/justlcdcontroler/lcdcontroller/source/lcdcontroller.v 3 3 " "Found 3 design units, including 3 entities, in source file /google drive/logic design practice/justlcdcontroler/lcdcontroller/source/lcdcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdController " "Found entity 1: lcdController" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530506431763 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcdRegisterFile " "Found entity 2: lcdRegisterFile" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530506431763 ""} { "Info" "ISGN_ENTITY_NAME" "3 lcdStateMachine " "Found entity 3: lcdStateMachine" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530506431763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530506431763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcdController " "Elaborating entity \"lcdController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530506431845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdRegisterFile lcdRegisterFile:myRegisters " "Elaborating entity \"lcdRegisterFile\" for hierarchy \"lcdRegisterFile:myRegisters\"" {  } { { "../source/lcdController.v" "myRegisters" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506431883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdStateMachine lcdStateMachine:myStateMachine " "Elaborating entity \"lcdStateMachine\" for hierarchy \"lcdStateMachine:myStateMachine\"" {  } { { "../source/lcdController.v" "myStateMachine" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506431911 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "lcdRegisterFile:myRegisters\|charCode_rtl_0 " "Inferred dual-clock RAM node \"lcdRegisterFile:myRegisters\|charCode_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1530506432402 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lcdRegisterFile:myRegisters\|charCode_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lcdRegisterFile:myRegisters\|charCode_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530506432543 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530506432543 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530506432543 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530506432543 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530506432543 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530506432543 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530506432543 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530506432543 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530506432543 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530506432543 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530506432543 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530506432543 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530506432543 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530506432543 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1530506432543 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1530506432543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdRegisterFile:myRegisters\|altsyncram:charCode_rtl_0 " "Elaborated megafunction instantiation \"lcdRegisterFile:myRegisters\|altsyncram:charCode_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530506432604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdRegisterFile:myRegisters\|altsyncram:charCode_rtl_0 " "Instantiated megafunction \"lcdRegisterFile:myRegisters\|altsyncram:charCode_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506432604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506432604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506432604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506432604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506432604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506432604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506432604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506432604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506432604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506432604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506432604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506432604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506432604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530506432604 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530506432604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ohd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ohd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ohd1 " "Found entity 1: altsyncram_ohd1" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/QPF/db/altsyncram_ohd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530506432682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530506432682 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 205 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1530506433004 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1530506433004 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcdReadWriteSel GND " "Pin \"lcdReadWriteSel\" is stuck at GND" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530506433088 "|lcdController|lcdReadWriteSel"} { "Warning" "WMLS_MLS_STUCK_PIN" "errorLed GND " "Pin \"errorLed\" is stuck at GND" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530506433088 "|lcdController|errorLed"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530506433088 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdStateMachine:myStateMachine\|lcdBus\[0\]~en High " "Register lcdStateMachine:myStateMachine\|lcdBus\[0\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530506433092 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdStateMachine:myStateMachine\|lcdBus\[1\]~en High " "Register lcdStateMachine:myStateMachine\|lcdBus\[1\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530506433092 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdStateMachine:myStateMachine\|lcdBus\[2\]~en High " "Register lcdStateMachine:myStateMachine\|lcdBus\[2\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530506433092 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdStateMachine:myStateMachine\|lcdBus\[3\]~en High " "Register lcdStateMachine:myStateMachine\|lcdBus\[3\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530506433092 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdStateMachine:myStateMachine\|lcdBus\[4\]~en High " "Register lcdStateMachine:myStateMachine\|lcdBus\[4\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530506433092 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdStateMachine:myStateMachine\|lcdBus\[5\]~en High " "Register lcdStateMachine:myStateMachine\|lcdBus\[5\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530506433092 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdStateMachine:myStateMachine\|lcdBus\[6\]~en High " "Register lcdStateMachine:myStateMachine\|lcdBus\[6\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530506433092 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdStateMachine:myStateMachine\|lcdBus\[7\]~en High " "Register lcdStateMachine:myStateMachine\|lcdBus\[7\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/justLcdControler/lcdController/source/lcdController.v" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530506433092 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1530506433092 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530506433206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530506433525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530506433525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530506433677 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530506433677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530506433677 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1530506433677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530506433677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530506433763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 01 21:40:33 2018 " "Processing ended: Sun Jul 01 21:40:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530506433763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530506433763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530506433763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530506433763 ""}
>>>>>>> 216d4b2a943b65d61a996758fb30b1ac3cce30d8
>>>>>>> justLcdControler
