Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ID_tb_behav xil_defaultlib.ID_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'stall' [F:/study/course_design2019/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sim_1/new/ID_tb.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PipelineDeliver(WIDTH=32)
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.RegGen
Compiling module xil_defaultlib.FunctGen
Compiling module xil_defaultlib.OperandGen
Compiling module xil_defaultlib.BranchGen
Compiling module xil_defaultlib.MemGen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.PipelineDeliver(WIDTH=6)
Compiling module xil_defaultlib.PipelineDeliver(WIDTH=5)
Compiling module xil_defaultlib.PipelineDeliver
Compiling module xil_defaultlib.PipelineDeliver(WIDTH=4)
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RegReadProxy
Compiling module xil_defaultlib.PipelineController
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ID_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ID_tb_behav
