0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-Bit Full Adder/4-Bit Full Adder.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-Bit Full Adder/4-Bit Full Adder.srcs/sim_1/new/Test_Bench.v,1756878711,verilog,,,,Test_Bench,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-Bit Full Adder/4-Bit Full Adder.srcs/sources_1/new/Full_Adder_4bit.v,1756878693,verilog,,C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-Bit Full Adder/4-Bit Full Adder.srcs/sim_1/new/Test_Bench.v,,Full_Adder_4bit,,,,,,,,
