# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Adder_3_bit.srcs/sources_1/new/Adder_3_bit.vhd" \
"../../../../Adder_3_bit.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Adder_3_bit.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Adder_3_bit.srcs/sim_1/new/Adder_3_bit_Sim.vhd" \

# Do not sort compile order
nosort
