
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: A[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[0] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.002543    0.008038    0.003984    2.003984 v A[1] (in)
                                                         A[1] (net)
                      0.008038    0.000000    2.003984 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.004201    0.033670    0.078767    2.082751 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.033670    0.000044    2.082795 v _0_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.002801    0.041624    0.176473    2.259268 ^ _0_/X (sky130_fd_sc_hd__and2b_1)
                                                         pp1 (net)
                      0.041624    0.000028    2.259296 ^ _4_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.004480    0.062551    0.092851    2.352147 ^ _4_/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net4 (net)
                      0.062551    0.000070    2.352217 ^ output4/A (sky130_fd_sc_hd__buf_2)
     1    0.034027    0.169030    0.204076    2.556293 ^ output4/X (sky130_fd_sc_hd__buf_2)
                                                         P[0] (net)
                      0.169030    0.000200    2.556493 ^ P[0] (out)
                                              2.556493   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.556493   data arrival time
---------------------------------------------------------------------------------------------
                                              5.193507   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 A[0]
 SARSA_VENTAJA_e4_6/HI
 SARSA_VENTAJA_e4_7/LO
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 2 unconstrained endpoints.
  P[1]
  P[3]
