#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1414070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x140b580 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x13d4c00 .functor NOT 1, L_0x144ce70, C4<0>, C4<0>, C4<0>;
L_0x144c030 .functor XOR 8, L_0x144c600, L_0x144cae0, C4<00000000>, C4<00000000>;
L_0x144cd60 .functor XOR 8, L_0x144c030, L_0x144cc70, C4<00000000>, C4<00000000>;
v0x1448d70_0 .net "B3_next_dut", 0 0, v0x1447fa0_0;  1 drivers
v0x1448e30_0 .net "B3_next_ref", 0 0, L_0x144a490;  1 drivers
v0x1448ed0_0 .net "Count_next_dut", 0 0, v0x1448060_0;  1 drivers
v0x1448f70_0 .net "Count_next_ref", 0 0, L_0x144b6c0;  1 drivers
v0x1449010_0 .net "S1_next_dut", 0 0, v0x1448120_0;  1 drivers
v0x1449100_0 .net "S1_next_ref", 0 0, L_0x144b240;  1 drivers
v0x14491d0_0 .net "S_next_dut", 0 0, v0x14481f0_0;  1 drivers
v0x14492a0_0 .net "S_next_ref", 0 0, L_0x144aff0;  1 drivers
v0x1449370_0 .net "Wait_next_dut", 0 0, v0x14482b0_0;  1 drivers
v0x14494d0_0 .net "Wait_next_ref", 0 0, L_0x144bc50;  1 drivers
v0x14495a0_0 .net *"_ivl_10", 7 0, L_0x144cc70;  1 drivers
v0x1449640_0 .net *"_ivl_12", 7 0, L_0x144cd60;  1 drivers
v0x14496e0_0 .net *"_ivl_2", 7 0, L_0x144c510;  1 drivers
v0x1449780_0 .net *"_ivl_4", 7 0, L_0x144c600;  1 drivers
v0x1449820_0 .net *"_ivl_6", 7 0, L_0x144cae0;  1 drivers
v0x14498c0_0 .net *"_ivl_8", 7 0, L_0x144c030;  1 drivers
v0x1449980_0 .net "ack", 0 0, v0x1447430_0;  1 drivers
v0x1449a20_0 .var "clk", 0 0;
v0x1449af0_0 .net "counting_dut", 0 0, v0x14484b0_0;  1 drivers
v0x1449bc0_0 .net "counting_ref", 0 0, L_0x144bf40;  1 drivers
v0x1449c90_0 .net "d", 0 0, v0x1447590_0;  1 drivers
v0x1449d30_0 .net "done_counting", 0 0, v0x1447630_0;  1 drivers
v0x1449dd0_0 .net "done_dut", 0 0, v0x1448660_0;  1 drivers
v0x1449ea0_0 .net "done_ref", 0 0, L_0x144be50;  1 drivers
v0x1449f70_0 .net "shift_ena_dut", 0 0, v0x14487c0_0;  1 drivers
v0x144a040_0 .net "shift_ena_ref", 0 0, L_0x144c350;  1 drivers
v0x144a110_0 .net "state", 9 0, v0x1447890_0;  1 drivers
v0x144a1b0_0 .var/2u "stats1", 607 0;
v0x144a250_0 .var/2u "strobe", 0 0;
v0x144a2f0_0 .net "tb_match", 0 0, L_0x144ce70;  1 drivers
v0x144a3c0_0 .net "tb_mismatch", 0 0, L_0x13d4c00;  1 drivers
LS_0x144c510_0_0 .concat [ 1 1 1 1], L_0x144c350, L_0x144bf40, L_0x144be50, L_0x144bc50;
LS_0x144c510_0_4 .concat [ 1 1 1 1], L_0x144b6c0, L_0x144b240, L_0x144aff0, L_0x144a490;
L_0x144c510 .concat [ 4 4 0 0], LS_0x144c510_0_0, LS_0x144c510_0_4;
LS_0x144c600_0_0 .concat [ 1 1 1 1], L_0x144c350, L_0x144bf40, L_0x144be50, L_0x144bc50;
LS_0x144c600_0_4 .concat [ 1 1 1 1], L_0x144b6c0, L_0x144b240, L_0x144aff0, L_0x144a490;
L_0x144c600 .concat [ 4 4 0 0], LS_0x144c600_0_0, LS_0x144c600_0_4;
LS_0x144cae0_0_0 .concat [ 1 1 1 1], v0x14487c0_0, v0x14484b0_0, v0x1448660_0, v0x14482b0_0;
LS_0x144cae0_0_4 .concat [ 1 1 1 1], v0x1448060_0, v0x1448120_0, v0x14481f0_0, v0x1447fa0_0;
L_0x144cae0 .concat [ 4 4 0 0], LS_0x144cae0_0_0, LS_0x144cae0_0_4;
LS_0x144cc70_0_0 .concat [ 1 1 1 1], L_0x144c350, L_0x144bf40, L_0x144be50, L_0x144bc50;
LS_0x144cc70_0_4 .concat [ 1 1 1 1], L_0x144b6c0, L_0x144b240, L_0x144aff0, L_0x144a490;
L_0x144cc70 .concat [ 4 4 0 0], LS_0x144cc70_0_0, LS_0x144cc70_0_4;
L_0x144ce70 .cmp/eeq 8, L_0x144c510, L_0x144cd60;
S_0x13e9000 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x140b580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x13e9190 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x13e91d0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x13e9210 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x13e9250 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x13e9290 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x13e92d0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x13e9310 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x13e9350 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x13e9390 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x13e93d0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x13effb0 .functor NOT 1, v0x1447590_0, C4<0>, C4<0>, C4<0>;
L_0x13e5a50 .functor AND 1, L_0x144a580, L_0x13effb0, C4<1>, C4<1>;
L_0x1415650 .functor NOT 1, v0x1447590_0, C4<0>, C4<0>, C4<0>;
L_0x14156c0 .functor AND 1, L_0x144a6e0, L_0x1415650, C4<1>, C4<1>;
L_0x144a880 .functor OR 1, L_0x13e5a50, L_0x14156c0, C4<0>, C4<0>;
L_0x144aa60 .functor NOT 1, v0x1447590_0, C4<0>, C4<0>, C4<0>;
L_0x144ab10 .functor AND 1, L_0x144a990, L_0x144aa60, C4<1>, C4<1>;
L_0x144ac20 .functor OR 1, L_0x144a880, L_0x144ab10, C4<0>, C4<0>;
L_0x144af30 .functor AND 1, L_0x144ad80, v0x1447430_0, C4<1>, C4<1>;
L_0x144aff0 .functor OR 1, L_0x144ac20, L_0x144af30, C4<0>, C4<0>;
L_0x144b240 .functor AND 1, L_0x144b160, v0x1447590_0, C4<1>, C4<1>;
L_0x144b490 .functor NOT 1, v0x1447630_0, C4<0>, C4<0>, C4<0>;
L_0x144b600 .functor AND 1, L_0x144b3a0, L_0x144b490, C4<1>, C4<1>;
L_0x144b6c0 .functor OR 1, L_0x144b300, L_0x144b600, C4<0>, C4<0>;
L_0x144b590 .functor AND 1, L_0x144b8a0, v0x1447630_0, C4<1>, C4<1>;
L_0x144ba90 .functor NOT 1, v0x1447430_0, C4<0>, C4<0>, C4<0>;
L_0x144bb90 .functor AND 1, L_0x144b990, L_0x144ba90, C4<1>, C4<1>;
L_0x144bc50 .functor OR 1, L_0x144b590, L_0x144bb90, C4<0>, C4<0>;
v0x140d950_0 .net "B3_next", 0 0, L_0x144a490;  alias, 1 drivers
v0x13d34c0_0 .net "Count_next", 0 0, L_0x144b6c0;  alias, 1 drivers
v0x13d35c0_0 .net "S1_next", 0 0, L_0x144b240;  alias, 1 drivers
v0x13d4d50_0 .net "S_next", 0 0, L_0x144aff0;  alias, 1 drivers
v0x13d4df0_0 .net "Wait_next", 0 0, L_0x144bc50;  alias, 1 drivers
v0x13d50e0_0 .net *"_ivl_10", 0 0, L_0x1415650;  1 drivers
v0x1415860_0 .net *"_ivl_12", 0 0, L_0x14156c0;  1 drivers
v0x1445610_0 .net *"_ivl_14", 0 0, L_0x144a880;  1 drivers
v0x14456f0_0 .net *"_ivl_17", 0 0, L_0x144a990;  1 drivers
v0x14457d0_0 .net *"_ivl_18", 0 0, L_0x144aa60;  1 drivers
v0x14458b0_0 .net *"_ivl_20", 0 0, L_0x144ab10;  1 drivers
v0x1445990_0 .net *"_ivl_22", 0 0, L_0x144ac20;  1 drivers
v0x1445a70_0 .net *"_ivl_25", 0 0, L_0x144ad80;  1 drivers
v0x1445b50_0 .net *"_ivl_26", 0 0, L_0x144af30;  1 drivers
v0x1445c30_0 .net *"_ivl_3", 0 0, L_0x144a580;  1 drivers
v0x1445d10_0 .net *"_ivl_31", 0 0, L_0x144b160;  1 drivers
v0x1445df0_0 .net *"_ivl_35", 0 0, L_0x144b300;  1 drivers
v0x1445ed0_0 .net *"_ivl_37", 0 0, L_0x144b3a0;  1 drivers
v0x1445fb0_0 .net *"_ivl_38", 0 0, L_0x144b490;  1 drivers
v0x1446090_0 .net *"_ivl_4", 0 0, L_0x13effb0;  1 drivers
v0x1446170_0 .net *"_ivl_40", 0 0, L_0x144b600;  1 drivers
v0x1446250_0 .net *"_ivl_45", 0 0, L_0x144b8a0;  1 drivers
v0x1446330_0 .net *"_ivl_46", 0 0, L_0x144b590;  1 drivers
v0x1446410_0 .net *"_ivl_49", 0 0, L_0x144b990;  1 drivers
v0x14464f0_0 .net *"_ivl_50", 0 0, L_0x144ba90;  1 drivers
v0x14465d0_0 .net *"_ivl_52", 0 0, L_0x144bb90;  1 drivers
v0x14466b0_0 .net *"_ivl_6", 0 0, L_0x13e5a50;  1 drivers
v0x1446790_0 .net *"_ivl_61", 3 0, L_0x144c0a0;  1 drivers
v0x1446870_0 .net *"_ivl_9", 0 0, L_0x144a6e0;  1 drivers
v0x1446950_0 .net "ack", 0 0, v0x1447430_0;  alias, 1 drivers
v0x1446a10_0 .net "counting", 0 0, L_0x144bf40;  alias, 1 drivers
v0x1446ad0_0 .net "d", 0 0, v0x1447590_0;  alias, 1 drivers
v0x1446b90_0 .net "done", 0 0, L_0x144be50;  alias, 1 drivers
v0x1446e60_0 .net "done_counting", 0 0, v0x1447630_0;  alias, 1 drivers
v0x1446f20_0 .net "shift_ena", 0 0, L_0x144c350;  alias, 1 drivers
v0x1446fe0_0 .net "state", 9 0, v0x1447890_0;  alias, 1 drivers
L_0x144a490 .part v0x1447890_0, 6, 1;
L_0x144a580 .part v0x1447890_0, 0, 1;
L_0x144a6e0 .part v0x1447890_0, 1, 1;
L_0x144a990 .part v0x1447890_0, 3, 1;
L_0x144ad80 .part v0x1447890_0, 9, 1;
L_0x144b160 .part v0x1447890_0, 0, 1;
L_0x144b300 .part v0x1447890_0, 7, 1;
L_0x144b3a0 .part v0x1447890_0, 8, 1;
L_0x144b8a0 .part v0x1447890_0, 8, 1;
L_0x144b990 .part v0x1447890_0, 9, 1;
L_0x144be50 .part v0x1447890_0, 9, 1;
L_0x144bf40 .part v0x1447890_0, 8, 1;
L_0x144c0a0 .part v0x1447890_0, 4, 4;
L_0x144c350 .reduce/or L_0x144c0a0;
S_0x1447240 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x140b580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1447430_0 .var "ack", 0 0;
v0x14474f0_0 .net "clk", 0 0, v0x1449a20_0;  1 drivers
v0x1447590_0 .var "d", 0 0;
v0x1447630_0 .var "done_counting", 0 0;
v0x1447700_0 .var/2u "fail_onehot", 0 0;
v0x14477f0_0 .var/2u "failed", 0 0;
v0x1447890_0 .var "state", 9 0;
v0x1447930_0 .net "tb_match", 0 0, L_0x144ce70;  alias, 1 drivers
E_0x13e5a10 .event posedge, v0x14474f0_0;
E_0x13e46d0/0 .event negedge, v0x14474f0_0;
E_0x13e46d0/1 .event posedge, v0x14474f0_0;
E_0x13e46d0 .event/or E_0x13e46d0/0, E_0x13e46d0/1;
S_0x1447a90 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x140b580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
v0x1447fa0_0 .var "B3_next", 0 0;
v0x1448060_0 .var "Count_next", 0 0;
v0x1448120_0 .var "S1_next", 0 0;
v0x14481f0_0 .var "S_next", 0 0;
v0x14482b0_0 .var "Wait_next", 0 0;
v0x14483c0_0 .net "ack", 0 0, v0x1447430_0;  alias, 1 drivers
v0x14484b0_0 .var "counting", 0 0;
v0x1448570_0 .net "d", 0 0, v0x1447590_0;  alias, 1 drivers
v0x1448660_0 .var "done", 0 0;
v0x1448720_0 .net "done_counting", 0 0, v0x1447630_0;  alias, 1 drivers
v0x14487c0_0 .var "shift_ena", 0 0;
v0x1448880_0 .net "state", 9 0, v0x1447890_0;  alias, 1 drivers
E_0x13e4060 .event anyedge, v0x1446fe0_0, v0x1446e60_0, v0x1446950_0;
E_0x1428be0/0 .event anyedge, v0x1446fe0_0, v0x1446e60_0, v0x1446950_0, v0x1448660_0;
E_0x1428be0/1 .event anyedge, v0x14482b0_0;
E_0x1428be0 .event/or E_0x1428be0/0, E_0x1428be0/1;
E_0x1428f00 .event anyedge, v0x1446fe0_0, v0x1446e60_0, v0x1446950_0, v0x1448060_0;
E_0x1447eb0 .event anyedge, v0x1446fe0_0, v0x1446ad0_0;
E_0x1447f40 .event anyedge, v0x1446ad0_0, v0x1446fe0_0;
S_0x1448b10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x140b580;
 .timescale -12 -12;
E_0x1448cf0 .event anyedge, v0x144a250_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x144a250_0;
    %nor/r;
    %assign/vec4 v0x144a250_0, 0;
    %wait E_0x1448cf0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1447240;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14477f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1447700_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1447240;
T_2 ;
    %wait E_0x13e46d0;
    %load/vec4 v0x1447930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14477f0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1447240;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1447430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1447630_0, 0;
    %assign/vec4 v0x1447590_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1447890_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13e46d0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1447430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1447630_0, 0, 1;
    %store/vec4 v0x1447590_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1447890_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x13e5a10;
    %load/vec4 v0x14477f0_0;
    %assign/vec4 v0x1447700_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13e46d0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1447430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1447630_0, 0, 1;
    %store/vec4 v0x1447590_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1447890_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x13e5a10;
    %load/vec4 v0x1447700_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x14477f0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1447a90;
T_4 ;
    %wait E_0x1447eb0;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.3, 11;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 2, 3;
    %and;
T_4.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.2, 10;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 1, 2;
    %and;
T_4.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.1, 9;
    %load/vec4 v0x1448570_0;
    %and;
T_4.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_4.0, 8;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_4.12, 16;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 8, 5;
    %and;
T_4.12;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_4.11, 15;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 7, 4;
    %and;
T_4.11;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_4.10, 14;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 6, 4;
    %and;
T_4.10;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_4.9, 13;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 5, 4;
    %and;
T_4.9;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_4.8, 12;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 4, 4;
    %and;
T_4.8;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.7, 11;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 3, 3;
    %and;
T_4.7;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.6, 10;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 2, 3;
    %and;
T_4.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 1, 2;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
T_4.4;
    %or;
T_4.0;
    %store/vec4 v0x1447fa0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1447a90;
T_5 ;
    %wait E_0x1447f40;
    %load/vec4 v0x1448570_0;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_5.0, 8;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_5.9, 16;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 8, 5;
    %and;
T_5.9;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_5.8, 15;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 7, 4;
    %and;
T_5.8;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_5.7, 14;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 6, 4;
    %and;
T_5.7;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_5.6, 13;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 5, 4;
    %and;
T_5.6;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_5.5, 12;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 4, 4;
    %and;
T_5.5;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_5.4, 11;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 3, 3;
    %and;
T_5.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 2, 3;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 1, 2;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_5.1, 8;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
T_5.1;
    %or;
T_5.0;
    %store/vec4 v0x14481f0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1447a90;
T_6 ;
    %wait E_0x1447eb0;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x1448570_0;
    %and;
T_6.0;
    %store/vec4 v0x1448120_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1447a90;
T_7 ;
    %wait E_0x1428f00;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.2, 10;
    %load/vec4 v0x1448720_0;
    %and;
T_7.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.1, 9;
    %load/vec4 v0x14483c0_0;
    %inv;
    %and;
T_7.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_7.0, 8;
    %load/vec4 v0x1448060_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_7.3, 8;
    %load/vec4 v0x1448720_0;
    %inv;
    %and;
T_7.3;
    %or;
T_7.0;
    %store/vec4 v0x1448060_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1447a90;
T_8 ;
    %wait E_0x1428be0;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.3, 11;
    %load/vec4 v0x1448720_0;
    %and;
T_8.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.2, 10;
    %load/vec4 v0x14483c0_0;
    %and;
T_8.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.1, 9;
    %load/vec4 v0x1448660_0;
    %inv;
    %and;
T_8.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_8.0, 8;
    %load/vec4 v0x14482b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_8.4, 8;
    %load/vec4 v0x1448660_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_8.5, 8;
    %load/vec4 v0x1448720_0;
    %inv;
    %or;
T_8.5;
    %and;
T_8.4;
    %or;
T_8.0;
    %store/vec4 v0x14482b0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1447a90;
T_9 ;
    %wait E_0x13e4060;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.1, 9;
    %load/vec4 v0x1448720_0;
    %and;
T_9.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x14483c0_0;
    %and;
T_9.0;
    %store/vec4 v0x1448660_0, 0, 1;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0x1448720_0;
    %and;
T_9.2;
    %store/vec4 v0x14484b0_0, 0, 1;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_9.3, 8;
    %load/vec4 v0x1448880_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.5, 9;
    %load/vec4 v0x1448720_0;
    %inv;
    %and;
T_9.5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.4, 8;
    %load/vec4 v0x14483c0_0;
    %inv;
    %and;
T_9.4;
    %or;
T_9.3;
    %store/vec4 v0x14487c0_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x140b580;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1449a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144a250_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x140b580;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x1449a20_0;
    %inv;
    %store/vec4 v0x1449a20_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x140b580;
T_12 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14474f0_0, v0x144a3c0_0, v0x1449c90_0, v0x1449d30_0, v0x1449980_0, v0x144a110_0, v0x1448e30_0, v0x1448d70_0, v0x14492a0_0, v0x14491d0_0, v0x1449100_0, v0x1449010_0, v0x1448f70_0, v0x1448ed0_0, v0x14494d0_0, v0x1449370_0, v0x1449ea0_0, v0x1449dd0_0, v0x1449bc0_0, v0x1449af0_0, v0x144a040_0, v0x1449f70_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x140b580;
T_13 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_13.1 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_13.3 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_13.5 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.7;
T_13.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_13.7 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.9;
T_13.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_13.9 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.11;
T_13.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_13.11 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.13;
T_13.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_13.13 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.15;
T_13.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_13.15 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x140b580;
T_14 ;
    %wait E_0x13e46d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x144a1b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
    %load/vec4 v0x144a2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x144a1b0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x1448e30_0;
    %load/vec4 v0x1448e30_0;
    %load/vec4 v0x1448d70_0;
    %xor;
    %load/vec4 v0x1448e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x14492a0_0;
    %load/vec4 v0x14492a0_0;
    %load/vec4 v0x14491d0_0;
    %xor;
    %load/vec4 v0x14492a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.8 ;
    %load/vec4 v0x1449100_0;
    %load/vec4 v0x1449100_0;
    %load/vec4 v0x1449010_0;
    %xor;
    %load/vec4 v0x1449100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.12, 6;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.14 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.12 ;
    %load/vec4 v0x1448f70_0;
    %load/vec4 v0x1448f70_0;
    %load/vec4 v0x1448ed0_0;
    %xor;
    %load/vec4 v0x1448f70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.16, 6;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.18 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.16 ;
    %load/vec4 v0x14494d0_0;
    %load/vec4 v0x14494d0_0;
    %load/vec4 v0x1449370_0;
    %xor;
    %load/vec4 v0x14494d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.20, 6;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.22 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.20 ;
    %load/vec4 v0x1449ea0_0;
    %load/vec4 v0x1449ea0_0;
    %load/vec4 v0x1449dd0_0;
    %xor;
    %load/vec4 v0x1449ea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.24, 6;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.26 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.24 ;
    %load/vec4 v0x1449bc0_0;
    %load/vec4 v0x1449bc0_0;
    %load/vec4 v0x1449af0_0;
    %xor;
    %load/vec4 v0x1449bc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.28, 6;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.30 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.28 ;
    %load/vec4 v0x144a040_0;
    %load/vec4 v0x144a040_0;
    %load/vec4 v0x1449f70_0;
    %xor;
    %load/vec4 v0x144a040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.32, 6;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.34 ;
    %load/vec4 v0x144a1b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144a1b0_0, 4, 32;
T_14.32 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/review2015_fsmonehot/iter5/response0/top_module.sv";
