Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb 10 00:04:53 2023
| Host         : DESKTOP-4VIHOFO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PISO_controller_timing_summary_routed.rpt -pb PISO_controller_timing_summary_routed.pb -rpx PISO_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : PISO_controller
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    43          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (110)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: clock_divider/clock_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (110)
--------------------------------------------------
 There are 110 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.148        0.000                      0                   64        0.120        0.000                      0                   64        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.148        0.000                      0                   64        0.120        0.000                      0                   64        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.828ns (19.725%)  route 3.370ns (80.275%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  clock_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  clock_divider/count_reg[20]/Q
                         net (fo=2, routed)           0.812     6.610    clock_divider/count[20]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  clock_divider/count[31]_i_6/O
                         net (fo=1, routed)           0.633     7.367    clock_divider/count[31]_i_6_n_0
    SLICE_X23Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.491 f  clock_divider/count[31]_i_2/O
                         net (fo=2, routed)           0.947     8.438    clock_divider/count[31]_i_2_n_0
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.562 r  clock_divider/count[31]_i_1/O
                         net (fo=31, routed)          0.977     9.540    clock_divider/clock_out
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_s (IN)
                         net (fo=0)                   0.000     8.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.483    12.875    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[25]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X22Y50         FDRE (Setup_fdre_C_R)       -0.429    12.687    clock_divider/count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.828ns (19.725%)  route 3.370ns (80.275%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  clock_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  clock_divider/count_reg[20]/Q
                         net (fo=2, routed)           0.812     6.610    clock_divider/count[20]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  clock_divider/count[31]_i_6/O
                         net (fo=1, routed)           0.633     7.367    clock_divider/count[31]_i_6_n_0
    SLICE_X23Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.491 f  clock_divider/count[31]_i_2/O
                         net (fo=2, routed)           0.947     8.438    clock_divider/count[31]_i_2_n_0
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.562 r  clock_divider/count[31]_i_1/O
                         net (fo=31, routed)          0.977     9.540    clock_divider/clock_out
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_s (IN)
                         net (fo=0)                   0.000     8.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.483    12.875    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[26]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X22Y50         FDRE (Setup_fdre_C_R)       -0.429    12.687    clock_divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.828ns (19.725%)  route 3.370ns (80.275%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  clock_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  clock_divider/count_reg[20]/Q
                         net (fo=2, routed)           0.812     6.610    clock_divider/count[20]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  clock_divider/count[31]_i_6/O
                         net (fo=1, routed)           0.633     7.367    clock_divider/count[31]_i_6_n_0
    SLICE_X23Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.491 f  clock_divider/count[31]_i_2/O
                         net (fo=2, routed)           0.947     8.438    clock_divider/count[31]_i_2_n_0
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.562 r  clock_divider/count[31]_i_1/O
                         net (fo=31, routed)          0.977     9.540    clock_divider/clock_out
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_s (IN)
                         net (fo=0)                   0.000     8.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.483    12.875    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[27]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X22Y50         FDRE (Setup_fdre_C_R)       -0.429    12.687    clock_divider/count_reg[27]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.828ns (19.725%)  route 3.370ns (80.275%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  clock_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  clock_divider/count_reg[20]/Q
                         net (fo=2, routed)           0.812     6.610    clock_divider/count[20]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  clock_divider/count[31]_i_6/O
                         net (fo=1, routed)           0.633     7.367    clock_divider/count[31]_i_6_n_0
    SLICE_X23Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.491 f  clock_divider/count[31]_i_2/O
                         net (fo=2, routed)           0.947     8.438    clock_divider/count[31]_i_2_n_0
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.562 r  clock_divider/count[31]_i_1/O
                         net (fo=31, routed)          0.977     9.540    clock_divider/clock_out
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_s (IN)
                         net (fo=0)                   0.000     8.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.483    12.875    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[28]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X22Y50         FDRE (Setup_fdre_C_R)       -0.429    12.687    clock_divider/count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.493%)  route 3.212ns (79.507%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  clock_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  clock_divider/count_reg[20]/Q
                         net (fo=2, routed)           0.812     6.610    clock_divider/count[20]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  clock_divider/count[31]_i_6/O
                         net (fo=1, routed)           0.633     7.367    clock_divider/count[31]_i_6_n_0
    SLICE_X23Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.491 f  clock_divider/count[31]_i_2/O
                         net (fo=2, routed)           0.947     8.438    clock_divider/count[31]_i_2_n_0
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.562 r  clock_divider/count[31]_i_1/O
                         net (fo=31, routed)          0.820     9.382    clock_divider/clock_out
    SLICE_X22Y51         FDRE                                         r  clock_divider/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_s (IN)
                         net (fo=0)                   0.000     8.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.483    12.875    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y51         FDRE                                         r  clock_divider/count_reg[29]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X22Y51         FDRE (Setup_fdre_C_R)       -0.429    12.687    clock_divider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.493%)  route 3.212ns (79.507%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  clock_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  clock_divider/count_reg[20]/Q
                         net (fo=2, routed)           0.812     6.610    clock_divider/count[20]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  clock_divider/count[31]_i_6/O
                         net (fo=1, routed)           0.633     7.367    clock_divider/count[31]_i_6_n_0
    SLICE_X23Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.491 f  clock_divider/count[31]_i_2/O
                         net (fo=2, routed)           0.947     8.438    clock_divider/count[31]_i_2_n_0
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.562 r  clock_divider/count[31]_i_1/O
                         net (fo=31, routed)          0.820     9.382    clock_divider/clock_out
    SLICE_X22Y51         FDRE                                         r  clock_divider/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_s (IN)
                         net (fo=0)                   0.000     8.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.483    12.875    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y51         FDRE                                         r  clock_divider/count_reg[30]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X22Y51         FDRE (Setup_fdre_C_R)       -0.429    12.687    clock_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.493%)  route 3.212ns (79.507%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  clock_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  clock_divider/count_reg[20]/Q
                         net (fo=2, routed)           0.812     6.610    clock_divider/count[20]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  clock_divider/count[31]_i_6/O
                         net (fo=1, routed)           0.633     7.367    clock_divider/count[31]_i_6_n_0
    SLICE_X23Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.491 f  clock_divider/count[31]_i_2/O
                         net (fo=2, routed)           0.947     8.438    clock_divider/count[31]_i_2_n_0
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.562 r  clock_divider/count[31]_i_1/O
                         net (fo=31, routed)          0.820     9.382    clock_divider/clock_out
    SLICE_X22Y51         FDRE                                         r  clock_divider/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_s (IN)
                         net (fo=0)                   0.000     8.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.483    12.875    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y51         FDRE                                         r  clock_divider/count_reg[31]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X22Y51         FDRE (Setup_fdre_C_R)       -0.429    12.687    clock_divider/count_reg[31]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.828ns (21.198%)  route 3.078ns (78.802%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  clock_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  clock_divider/count_reg[20]/Q
                         net (fo=2, routed)           0.812     6.610    clock_divider/count[20]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  clock_divider/count[31]_i_6/O
                         net (fo=1, routed)           0.633     7.367    clock_divider/count[31]_i_6_n_0
    SLICE_X23Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.491 f  clock_divider/count[31]_i_2/O
                         net (fo=2, routed)           0.947     8.438    clock_divider/count[31]_i_2_n_0
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.562 r  clock_divider/count[31]_i_1/O
                         net (fo=31, routed)          0.685     9.248    clock_divider/clock_out
    SLICE_X22Y49         FDRE                                         r  clock_divider/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_s (IN)
                         net (fo=0)                   0.000     8.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    12.891    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clock_divider/count_reg[21]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    12.852    clock_divider/count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.828ns (21.198%)  route 3.078ns (78.802%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  clock_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  clock_divider/count_reg[20]/Q
                         net (fo=2, routed)           0.812     6.610    clock_divider/count[20]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  clock_divider/count[31]_i_6/O
                         net (fo=1, routed)           0.633     7.367    clock_divider/count[31]_i_6_n_0
    SLICE_X23Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.491 f  clock_divider/count[31]_i_2/O
                         net (fo=2, routed)           0.947     8.438    clock_divider/count[31]_i_2_n_0
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.562 r  clock_divider/count[31]_i_1/O
                         net (fo=31, routed)          0.685     9.248    clock_divider/clock_out
    SLICE_X22Y49         FDRE                                         r  clock_divider/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_s (IN)
                         net (fo=0)                   0.000     8.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    12.891    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clock_divider/count_reg[22]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    12.852    clock_divider/count_reg[22]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.828ns (21.198%)  route 3.078ns (78.802%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.673     5.342    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  clock_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  clock_divider/count_reg[20]/Q
                         net (fo=2, routed)           0.812     6.610    clock_divider/count[20]
    SLICE_X23Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  clock_divider/count[31]_i_6/O
                         net (fo=1, routed)           0.633     7.367    clock_divider/count[31]_i_6_n_0
    SLICE_X23Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.491 f  clock_divider/count[31]_i_2/O
                         net (fo=2, routed)           0.947     8.438    clock_divider/count[31]_i_2_n_0
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.562 r  clock_divider/count[31]_i_1/O
                         net (fo=31, routed)          0.685     9.248    clock_divider/clock_out
    SLICE_X22Y49         FDRE                                         r  clock_divider/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_s (IN)
                         net (fo=0)                   0.000     8.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    12.891    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clock_divider/count_reg[23]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    12.852    clock_divider/count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  3.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clock_divider/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clock_divider/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.749    clock_divider/count[23]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  clock_divider/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.909    clock_divider/count0_carry__4_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  clock_divider/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.963    clock_divider/data0[25]
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.985    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[25]/C
                         clock pessimism             -0.247     1.739    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.844    clock_divider/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clock_divider/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clock_divider/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.749    clock_divider/count[23]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  clock_divider/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.909    clock_divider/count0_carry__4_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.974 r  clock_divider/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.974    clock_divider/data0[27]
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.985    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[27]/C
                         clock pessimism             -0.247     1.739    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.844    clock_divider/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.476%)  route 0.277ns (54.524%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.469    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  clock_divider/count_reg[27]/Q
                         net (fo=2, routed)           0.065     1.675    clock_divider/count[27]
    SLICE_X23Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.720 r  clock_divider/count[31]_i_3/O
                         net (fo=2, routed)           0.212     1.932    clock_divider/count[31]_i_3_n_0
    SLICE_X23Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.977 r  clock_divider/clock_out_i_1/O
                         net (fo=1, routed)           0.000     1.977    clock_divider/clock_out_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  clock_divider/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.989    clock_divider/clk_s_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clock_divider/clock_out_reg/C
                         clock pessimism             -0.247     1.743    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.091     1.834    clock_divider/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clock_divider/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clock_divider/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.749    clock_divider/count[23]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  clock_divider/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.909    clock_divider/count0_carry__4_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.999 r  clock_divider/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.999    clock_divider/data0[26]
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.985    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[26]/C
                         clock pessimism             -0.247     1.739    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.844    clock_divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clock_divider/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clock_divider/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.749    clock_divider/count[23]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  clock_divider/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.909    clock_divider/count0_carry__4_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.999 r  clock_divider/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.999    clock_divider/data0[28]
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.985    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  clock_divider/count_reg[28]/C
                         clock pessimism             -0.247     1.739    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.844    clock_divider/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clock_divider/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clock_divider/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.749    clock_divider/count[23]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  clock_divider/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.909    clock_divider/count0_carry__4_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.948 r  clock_divider/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.948    clock_divider/count0_carry__5_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.002 r  clock_divider/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.002    clock_divider/data0[29]
    SLICE_X22Y51         FDRE                                         r  clock_divider/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.985    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y51         FDRE                                         r  clock_divider/count_reg[29]/C
                         clock pessimism             -0.247     1.739    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.105     1.844    clock_divider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clock_divider/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clock_divider/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.749    clock_divider/count[23]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  clock_divider/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.909    clock_divider/count0_carry__4_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.948 r  clock_divider/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.948    clock_divider/count0_carry__5_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.013 r  clock_divider/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.013    clock_divider/data0[31]
    SLICE_X22Y51         FDRE                                         r  clock_divider/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.985    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y51         FDRE                                         r  clock_divider/count_reg[31]/C
                         clock pessimism             -0.247     1.739    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.105     1.844    clock_divider/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clock_divider/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clock_divider/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.749    clock_divider/count[23]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  clock_divider/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.909    clock_divider/count0_carry__4_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.948 r  clock_divider/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.948    clock_divider/count0_carry__5_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.038 r  clock_divider/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.038    clock_divider/data0[30]
    SLICE_X22Y51         FDRE                                         r  clock_divider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.985    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y51         FDRE                                         r  clock_divider/count_reg[30]/C
                         clock pessimism             -0.247     1.739    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.105     1.844    clock_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.474    clock_divider/clk_s_IBUF_BUFG
    SLICE_X23Y44         FDRE                                         r  clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  clock_divider/count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.782    clock_divider/count[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.042     1.824 r  clock_divider/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    clock_divider/count_0[0]
    SLICE_X23Y44         FDRE                                         r  clock_divider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.989    clock_divider/clk_s_IBUF_BUFG
    SLICE_X23Y44         FDRE                                         r  clock_divider/count_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    clock_divider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_divider/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  clock_divider/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clock_divider/count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.749    clock_divider/count[15]
    SLICE_X22Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  clock_divider/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.860    clock_divider/data0[15]
    SLICE_X22Y47         FDRE                                         r  clock_divider/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.990    clock_divider/clk_s_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  clock_divider/count_reg[15]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.105     1.580    clock_divider/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_s }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_s_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y46    clock_divider/clock_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y44    clock_divider/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y46    clock_divider/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y46    clock_divider/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y46    clock_divider/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y47    clock_divider/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y47    clock_divider/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y47    clock_divider/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y47    clock_divider/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clock_divider/clock_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clock_divider/clock_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y44    clock_divider/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y44    clock_divider/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clock_divider/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clock_divider/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clock_divider/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clock_divider/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clock_divider/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clock_divider/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clock_divider/clock_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clock_divider/clock_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y44    clock_divider/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y44    clock_divider/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clock_divider/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clock_divider/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clock_divider/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clock_divider/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clock_divider/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clock_divider/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piso/serial_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.754ns  (logic 4.081ns (70.925%)  route 1.673ns (29.075%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  piso/serial_out_reg/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  piso/serial_out_reg/Q
                         net (fo=1, routed)           1.673     2.191    serial_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.563     5.754 r  serial_OBUF_inst/O
                         net (fo=0)                   0.000     5.754    serial
    T14                                                               r  serial (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bits_sent_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bits_sent_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.098ns  (logic 1.080ns (21.186%)  route 4.018ns (78.814%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  bits_sent_reg[11]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bits_sent_reg[11]/Q
                         net (fo=3, routed)           1.145     1.601    bits_sent_reg_n_0_[11]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.146     1.747 f  bits_sent[31]_i_13/O
                         net (fo=1, routed)           0.824     2.571    bits_sent[31]_i_13_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.328     2.899 f  bits_sent[31]_i_5/O
                         net (fo=1, routed)           1.027     3.926    bits_sent[31]_i_5_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I3_O)        0.150     4.076 r  bits_sent[31]_i_1/O
                         net (fo=31, routed)          1.022     5.098    bits_sent[31]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  bits_sent_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bits_sent_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bits_sent_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.098ns  (logic 1.080ns (21.186%)  route 4.018ns (78.814%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  bits_sent_reg[11]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bits_sent_reg[11]/Q
                         net (fo=3, routed)           1.145     1.601    bits_sent_reg_n_0_[11]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.146     1.747 f  bits_sent[31]_i_13/O
                         net (fo=1, routed)           0.824     2.571    bits_sent[31]_i_13_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.328     2.899 f  bits_sent[31]_i_5/O
                         net (fo=1, routed)           1.027     3.926    bits_sent[31]_i_5_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I3_O)        0.150     4.076 r  bits_sent[31]_i_1/O
                         net (fo=31, routed)          1.022     5.098    bits_sent[31]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  bits_sent_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bits_sent_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bits_sent_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.098ns  (logic 1.080ns (21.186%)  route 4.018ns (78.814%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  bits_sent_reg[11]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bits_sent_reg[11]/Q
                         net (fo=3, routed)           1.145     1.601    bits_sent_reg_n_0_[11]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.146     1.747 f  bits_sent[31]_i_13/O
                         net (fo=1, routed)           0.824     2.571    bits_sent[31]_i_13_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.328     2.899 f  bits_sent[31]_i_5/O
                         net (fo=1, routed)           1.027     3.926    bits_sent[31]_i_5_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I3_O)        0.150     4.076 r  bits_sent[31]_i_1/O
                         net (fo=31, routed)          1.022     5.098    bits_sent[31]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  bits_sent_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bits_sent_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bits_sent_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 1.080ns (21.793%)  route 3.876ns (78.207%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  bits_sent_reg[11]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bits_sent_reg[11]/Q
                         net (fo=3, routed)           1.145     1.601    bits_sent_reg_n_0_[11]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.146     1.747 f  bits_sent[31]_i_13/O
                         net (fo=1, routed)           0.824     2.571    bits_sent[31]_i_13_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.328     2.899 f  bits_sent[31]_i_5/O
                         net (fo=1, routed)           1.027     3.926    bits_sent[31]_i_5_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I3_O)        0.150     4.076 r  bits_sent[31]_i_1/O
                         net (fo=31, routed)          0.880     4.956    bits_sent[31]_i_1_n_0
    SLICE_X43Y43         FDRE                                         r  bits_sent_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bits_sent_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bits_sent_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 1.080ns (21.793%)  route 3.876ns (78.207%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  bits_sent_reg[11]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bits_sent_reg[11]/Q
                         net (fo=3, routed)           1.145     1.601    bits_sent_reg_n_0_[11]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.146     1.747 f  bits_sent[31]_i_13/O
                         net (fo=1, routed)           0.824     2.571    bits_sent[31]_i_13_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.328     2.899 f  bits_sent[31]_i_5/O
                         net (fo=1, routed)           1.027     3.926    bits_sent[31]_i_5_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I3_O)        0.150     4.076 r  bits_sent[31]_i_1/O
                         net (fo=31, routed)          0.880     4.956    bits_sent[31]_i_1_n_0
    SLICE_X43Y43         FDRE                                         r  bits_sent_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bits_sent_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bits_sent_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 1.080ns (21.793%)  route 3.876ns (78.207%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  bits_sent_reg[11]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bits_sent_reg[11]/Q
                         net (fo=3, routed)           1.145     1.601    bits_sent_reg_n_0_[11]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.146     1.747 f  bits_sent[31]_i_13/O
                         net (fo=1, routed)           0.824     2.571    bits_sent[31]_i_13_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.328     2.899 f  bits_sent[31]_i_5/O
                         net (fo=1, routed)           1.027     3.926    bits_sent[31]_i_5_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I3_O)        0.150     4.076 r  bits_sent[31]_i_1/O
                         net (fo=31, routed)          0.880     4.956    bits_sent[31]_i_1_n_0
    SLICE_X43Y43         FDRE                                         r  bits_sent_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bits_sent_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bits_sent_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 1.080ns (21.793%)  route 3.876ns (78.207%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  bits_sent_reg[11]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bits_sent_reg[11]/Q
                         net (fo=3, routed)           1.145     1.601    bits_sent_reg_n_0_[11]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.146     1.747 f  bits_sent[31]_i_13/O
                         net (fo=1, routed)           0.824     2.571    bits_sent[31]_i_13_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.328     2.899 f  bits_sent[31]_i_5/O
                         net (fo=1, routed)           1.027     3.926    bits_sent[31]_i_5_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I3_O)        0.150     4.076 r  bits_sent[31]_i_1/O
                         net (fo=31, routed)          0.880     4.956    bits_sent[31]_i_1_n_0
    SLICE_X43Y43         FDRE                                         r  bits_sent_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bits_sent_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bits_sent_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.808ns  (logic 1.080ns (22.461%)  route 3.728ns (77.539%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  bits_sent_reg[11]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bits_sent_reg[11]/Q
                         net (fo=3, routed)           1.145     1.601    bits_sent_reg_n_0_[11]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.146     1.747 f  bits_sent[31]_i_13/O
                         net (fo=1, routed)           0.824     2.571    bits_sent[31]_i_13_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.328     2.899 f  bits_sent[31]_i_5/O
                         net (fo=1, routed)           1.027     3.926    bits_sent[31]_i_5_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I3_O)        0.150     4.076 r  bits_sent[31]_i_1/O
                         net (fo=31, routed)          0.732     4.808    bits_sent[31]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  bits_sent_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bits_sent_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bits_sent_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.808ns  (logic 1.080ns (22.461%)  route 3.728ns (77.539%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  bits_sent_reg[11]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bits_sent_reg[11]/Q
                         net (fo=3, routed)           1.145     1.601    bits_sent_reg_n_0_[11]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.146     1.747 f  bits_sent[31]_i_13/O
                         net (fo=1, routed)           0.824     2.571    bits_sent[31]_i_13_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.328     2.899 f  bits_sent[31]_i_5/O
                         net (fo=1, routed)           1.027     3.926    bits_sent[31]_i_5_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I3_O)        0.150     4.076 r  bits_sent[31]_i_1/O
                         net (fo=31, routed)          0.732     4.808    bits_sent[31]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  bits_sent_reg[18]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piso/data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            piso/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  piso/data_reg[5]/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  piso/data_reg[5]/Q
                         net (fo=1, routed)           0.059     0.187    piso/data_reg_n_0_[5]
    SLICE_X40Y39         FDRE                                         r  piso/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piso/data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            piso/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  piso/data_reg[7]/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  piso/data_reg[7]/Q
                         net (fo=1, routed)           0.062     0.190    piso/data_reg_n_0_[7]
    SLICE_X40Y39         FDRE                                         r  piso/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piso/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            piso/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  piso/data_reg[1]/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  piso/data_reg[1]/Q
                         net (fo=1, routed)           0.122     0.263    piso/data_reg_n_0_[1]
    SLICE_X40Y39         FDRE                                         r  piso/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piso/data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            piso/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  piso/data_reg[3]/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  piso/data_reg[3]/Q
                         net (fo=1, routed)           0.170     0.311    piso/data_reg_n_0_[3]
    SLICE_X40Y39         FDRE                                         r  piso/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piso/data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            piso/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE                         0.000     0.000 r  piso/data_reg[2]/C
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  piso/data_reg[2]/Q
                         net (fo=1, routed)           0.137     0.278    piso/data_reg_n_0_[2]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.045     0.323 r  piso/data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.323    piso/data[1]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  piso/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piso/data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            piso/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.154%)  route 0.145ns (43.846%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE                         0.000     0.000 r  piso/data_reg[4]/C
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  piso/data_reg[4]/Q
                         net (fo=1, routed)           0.145     0.286    piso/data_reg_n_0_[4]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.045     0.331 r  piso/data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.331    piso/data[3]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  piso/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bits_sent_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bits_sent_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  bits_sent_reg[12]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bits_sent_reg[12]/Q
                         net (fo=2, routed)           0.120     0.261    bits_sent_reg_n_0_[12]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  bits_sent_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    bits_sent_reg[12]_i_1_n_4
    SLICE_X43Y39         FDRE                                         r  bits_sent_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bits_sent_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bits_sent_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  bits_sent_reg[20]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bits_sent_reg[20]/Q
                         net (fo=2, routed)           0.120     0.261    bits_sent_reg_n_0_[20]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  bits_sent_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    bits_sent_reg[20]_i_1_n_4
    SLICE_X43Y41         FDRE                                         r  bits_sent_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bits_sent_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bits_sent_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  bits_sent_reg[4]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bits_sent_reg[4]/Q
                         net (fo=2, routed)           0.120     0.261    bits_sent_reg_n_0_[4]
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  bits_sent_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    bits_sent_reg[4]_i_1_n_4
    SLICE_X43Y37         FDRE                                         r  bits_sent_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bits_sent_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bits_sent_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE                         0.000     0.000 r  bits_sent_reg[8]/C
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bits_sent_reg[8]/Q
                         net (fo=3, routed)           0.120     0.261    bits_sent_reg_n_0_[8]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  bits_sent_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    bits_sent_reg[8]_i_1_n_4
    SLICE_X43Y38         FDRE                                         r  bits_sent_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_divider/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_s_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.920ns  (logic 4.123ns (52.060%)  route 3.797ns (47.940%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.341    clock_divider/clk_s_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clock_divider/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  clock_divider/clock_out_reg/Q
                         net (fo=2, routed)           0.742     6.539    clk_s_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.640 r  clk_s_out_OBUF_BUFG_inst/O
                         net (fo=44, routed)          3.055     9.695    clk_s_out_OBUF_BUFG
    T15                  OBUF (Prop_obuf_I_O)         3.566    13.261 r  clk_s_out_OBUF_inst/O
                         net (fo=0)                   0.000    13.261    clk_s_out
    T15                                                               r  clk_s_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_divider/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_s_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.434ns (58.373%)  route 1.022ns (41.627%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_s (IN)
                         net (fo=0)                   0.000     0.000    clk_s
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_s_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_s_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_s_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.474    clock_divider/clk_s_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clock_divider/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clock_divider/clock_out_reg/Q
                         net (fo=2, routed)           0.278     1.893    clk_s_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.919 r  clk_s_out_OBUF_BUFG_inst/O
                         net (fo=44, routed)          0.744     2.664    clk_s_out_OBUF_BUFG
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.930 r  clk_s_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.930    clk_s_out
    T15                                                               r  clk_s_out (OUT)
  -------------------------------------------------------------------    -------------------





